TimeQuest Timing Analyzer report for adat-interface
Sun Oct 29 02:09:11 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'm_clk'
 12. Slow Model Setup: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 13. Slow Model Setup: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 14. Slow Model Setup: 'ADAT_receiver:adat0_receiver|adat_latch'
 15. Slow Model Setup: 'tdm_pll|altpll_component|pll|clk[0]~1'
 16. Slow Model Setup: 'tdm_pll|altpll_component|pll|clk[0]'
 17. Slow Model Setup: 'ADAT_receiver:adat1_receiver|adat_latch'
 18. Slow Model Hold: 'm_clk'
 19. Slow Model Hold: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 20. Slow Model Hold: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 21. Slow Model Hold: 'tdm_pll|altpll_component|pll|clk[0]'
 22. Slow Model Hold: 'tdm_pll|altpll_component|pll|clk[0]~1'
 23. Slow Model Hold: 'ADAT_receiver:adat1_receiver|adat_latch'
 24. Slow Model Hold: 'ADAT_receiver:adat0_receiver|adat_latch'
 25. Slow Model Recovery: 'ADAT_receiver:adat0_receiver|adat_latch'
 26. Slow Model Recovery: 'ADAT_receiver:adat1_receiver|adat_latch'
 27. Slow Model Removal: 'ADAT_receiver:adat1_receiver|adat_latch'
 28. Slow Model Removal: 'ADAT_receiver:adat0_receiver|adat_latch'
 29. Slow Model Minimum Pulse Width: 'm_clk'
 30. Slow Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 31. Slow Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 32. Slow Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_latch'
 33. Slow Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_latch'
 34. Slow Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]'
 35. Slow Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]~1'
 36. Slow Model Minimum Pulse Width: 'adat0_bitclk_in'
 37. Slow Model Minimum Pulse Width: 'adat1_bitclk_in'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'm_clk'
 48. Fast Model Setup: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 49. Fast Model Setup: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 50. Fast Model Setup: 'tdm_pll|altpll_component|pll|clk[0]~1'
 51. Fast Model Setup: 'tdm_pll|altpll_component|pll|clk[0]'
 52. Fast Model Setup: 'ADAT_receiver:adat0_receiver|adat_latch'
 53. Fast Model Setup: 'ADAT_receiver:adat1_receiver|adat_latch'
 54. Fast Model Hold: 'm_clk'
 55. Fast Model Hold: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 56. Fast Model Hold: 'ADAT_receiver:adat1_receiver|adat_latch'
 57. Fast Model Hold: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 58. Fast Model Hold: 'tdm_pll|altpll_component|pll|clk[0]'
 59. Fast Model Hold: 'tdm_pll|altpll_component|pll|clk[0]~1'
 60. Fast Model Hold: 'ADAT_receiver:adat0_receiver|adat_latch'
 61. Fast Model Recovery: 'ADAT_receiver:adat0_receiver|adat_latch'
 62. Fast Model Recovery: 'ADAT_receiver:adat1_receiver|adat_latch'
 63. Fast Model Removal: 'ADAT_receiver:adat1_receiver|adat_latch'
 64. Fast Model Removal: 'ADAT_receiver:adat0_receiver|adat_latch'
 65. Fast Model Minimum Pulse Width: 'm_clk'
 66. Fast Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_bit_clk'
 67. Fast Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_bit_clk'
 68. Fast Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_latch'
 69. Fast Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_latch'
 70. Fast Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]'
 71. Fast Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]~1'
 72. Fast Model Minimum Pulse Width: 'adat0_bitclk_in'
 73. Fast Model Minimum Pulse Width: 'adat1_bitclk_in'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; adat-interface                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 32     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------+---------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master          ; Source                                ; Targets                                       ;
+-------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------+---------------------------------------+-----------------------------------------------+
; adat0_bitclk_in                           ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { adat0_bitclk_in }                           ;
; adat1_bitclk_in                           ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { adat1_bitclk_in }                           ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { ADAT_receiver:adat0_receiver|adat_bit_clk } ;
; ADAT_receiver:adat0_receiver|adat_latch   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { ADAT_receiver:adat0_receiver|adat_latch }   ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { ADAT_receiver:adat1_receiver|adat_bit_clk } ;
; ADAT_receiver:adat1_receiver|adat_latch   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { ADAT_receiver:adat1_receiver|adat_latch }   ;
; m_clk                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                 ;                                       ; { m_clk }                                     ;
; tdm_pll|altpll_component|pll|clk[0]       ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; adat0_bitclk_in ; tdm_pll|altpll_component|pll|inclk[0] ; { tdm_pll|altpll_component|pll|clk[0] }       ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; adat1_bitclk_in ; tdm_pll|altpll_component|pll|inclk[1] ; { tdm_pll|altpll_component|pll|clk[0] }       ;
+-------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------+---------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                         ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 90.56 MHz  ; 90.56 MHz       ; m_clk                                     ;      ;
; 164.07 MHz ; 164.07 MHz      ; tdm_pll|altpll_component|pll|clk[0]       ;      ;
; 164.07 MHz ; 164.07 MHz      ; tdm_pll|altpll_component|pll|clk[0]~1     ;      ;
; 206.87 MHz ; 206.87 MHz      ; ADAT_receiver:adat0_receiver|adat_bit_clk ;      ;
; 207.04 MHz ; 207.04 MHz      ; ADAT_receiver:adat1_receiver|adat_bit_clk ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; m_clk                                     ; -10.043 ; -704.719      ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -3.834  ; -711.192      ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; -3.830  ; -701.296      ;
; ADAT_receiver:adat0_receiver|adat_latch   ; -2.642  ; -421.036      ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; -1.754  ; -257.822      ;
; tdm_pll|altpll_component|pll|clk[0]       ; -1.744  ; -255.192      ;
; ADAT_receiver:adat1_receiver|adat_latch   ; -0.378  ; -30.582       ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; m_clk                                     ; -1.236 ; -2.146        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -0.735 ; -0.735        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.135  ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]       ; 0.656  ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; 0.666  ; 0.000         ;
; ADAT_receiver:adat1_receiver|adat_latch   ; 0.752  ; 0.000         ;
; ADAT_receiver:adat0_receiver|adat_latch   ; 2.692  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Recovery Summary                                      ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; ADAT_receiver:adat0_receiver|adat_latch ; -1.919 ; -368.448      ;
; ADAT_receiver:adat1_receiver|adat_latch ; -0.847 ; -162.624      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow Model Removal Summary                                      ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; ADAT_receiver:adat1_receiver|adat_latch ; 1.571 ; 0.000         ;
; ADAT_receiver:adat0_receiver|adat_latch ; 2.643 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; m_clk                                     ; -2.269 ; -333.453      ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -0.742 ; -672.252      ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; -0.742 ; -672.252      ;
; ADAT_receiver:adat0_receiver|adat_latch   ; -0.742 ; -284.928      ;
; ADAT_receiver:adat1_receiver|adat_latch   ; -0.742 ; -284.928      ;
; tdm_pll|altpll_component|pll|clk[0]       ; 23.758 ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; 23.758 ; 0.000         ;
; adat0_bitclk_in                           ; 50.000 ; 0.000         ;
; adat1_bitclk_in                           ; 50.000 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'm_clk'                                                                                                                                                           ;
+---------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -10.043 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 11.083     ;
; -9.802  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.844     ;
; -9.802  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.844     ;
; -9.795  ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 10.836     ;
; -9.795  ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 10.836     ;
; -9.791  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.833     ;
; -9.791  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.833     ;
; -9.786  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.828     ;
; -9.786  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.828     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.690  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.730     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.689  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.729     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.687  ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.727     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.680  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.720     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.679  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.719     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.677  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.717     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.673  ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.713     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.593  ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.633     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.582  ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.622     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.577  ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 10.617     ;
; -9.447  ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.489     ;
; -9.447  ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.489     ;
; -9.443  ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.485     ;
; -9.443  ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 10.485     ;
+---------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.834 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 4.884      ;
; -3.805 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 4.855      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.587 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.632      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.604      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.558 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 4.603      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.542 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.571      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.534 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.001      ; 4.575      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.533 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[87]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[86]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[85]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[84]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[83]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[82]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[81]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.523 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[80]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 4.553      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[143] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[142] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[141] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[140] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[139] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[138] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[137] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.521 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[14]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.576      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.513 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.011     ; 4.542      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[191] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[190] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[189] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[188] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[187] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.507 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[97]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.559      ;
; -3.505 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[5]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.009      ; 4.554      ;
; -3.505 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[4]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.009      ; 4.554      ;
; -3.505 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.009      ; 4.554      ;
; -3.505 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.009      ; 4.554      ;
; -3.505 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.009      ; 4.554      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[133] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[131] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[130] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[129] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[17]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[16]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.559      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.504 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.020     ; 4.524      ;
; -3.503 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[132] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 4.553      ;
; -3.503 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[127] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 4.553      ;
; -3.503 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[126] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 4.553      ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.830 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.016      ; 4.886      ;
; -3.792 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.016      ; 4.848      ;
; -3.701 ; ADAT_receiver:adat1_receiver|adat_data_shift[250] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.016      ; 4.757      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.544 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.602      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.603      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[170] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[169] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[168] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[167] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[16]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[15]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[14]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 4.586      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.531 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[172] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.598      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[130] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[129] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[125] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[43]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[42]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[40]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[39]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 4.588      ;
; -3.525 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[28]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 4.582      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[180] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[179] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[178] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[175] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[174] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.520 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 4.572      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[100] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[99]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[97]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[95]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.516 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[93]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.042      ; 4.598      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[35]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[34]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[33]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.511 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[29]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.029      ; 4.580      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[92]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[91]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[90]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[89]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[88]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[87]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[86]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[85]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.024      ; 4.570      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.506 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.018      ; 4.564      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[190] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[189] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[188] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[187] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.501 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[101] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.043      ; 4.584      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.032      ; 4.565      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.560      ;
; -3.493 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.027      ; 4.560      ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.642 ; ADAT_receiver:adat0_receiver|adat_data_out[5]   ; tdm_stage_reg[197] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.952     ; 1.730      ;
; -2.642 ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ; tdm_stage_reg[192] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.952     ; 1.730      ;
; -2.639 ; ADAT_receiver:adat0_receiver|adat_data_out[3]   ; tdm_stage_reg[195] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.952     ; 1.727      ;
; -2.639 ; ADAT_receiver:adat0_receiver|adat_data_out[1]   ; tdm_stage_reg[193] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.952     ; 1.727      ;
; -2.575 ; ADAT_receiver:adat0_receiver|adat_data_out[4]   ; tdm_stage_reg[196] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.952     ; 1.663      ;
; -2.427 ; ADAT_receiver:adat0_receiver|adat_data_out[171] ; tdm_stage_reg[363] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.507      ;
; -2.424 ; ADAT_receiver:adat0_receiver|adat_data_out[37]  ; tdm_stage_reg[229] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.504      ;
; -2.424 ; ADAT_receiver:adat0_receiver|adat_data_out[32]  ; tdm_stage_reg[224] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.504      ;
; -2.423 ; ADAT_receiver:adat0_receiver|adat_data_out[149] ; tdm_stage_reg[341] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.504      ;
; -2.420 ; ADAT_receiver:adat0_receiver|adat_data_out[38]  ; tdm_stage_reg[230] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.500      ;
; -2.418 ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; tdm_stage_reg[247] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.501      ;
; -2.417 ; ADAT_receiver:adat0_receiver|adat_data_out[101] ; tdm_stage_reg[293] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.497      ;
; -2.416 ; ADAT_receiver:adat0_receiver|adat_data_out[35]  ; tdm_stage_reg[227] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.496      ;
; -2.334 ; ADAT_receiver:adat0_receiver|adat_data_out[166] ; tdm_stage_reg[358] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.417      ;
; -2.332 ; ADAT_receiver:adat0_receiver|adat_data_out[121] ; tdm_stage_reg[313] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.414      ;
; -2.330 ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; tdm_stage_reg[245] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.413      ;
; -2.327 ; ADAT_receiver:adat0_receiver|adat_data_out[88]  ; tdm_stage_reg[280] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.409      ;
; -2.324 ; ADAT_receiver:adat0_receiver|adat_data_out[91]  ; tdm_stage_reg[283] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.406      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[173] ; tdm_stage_reg[365] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.360      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; tdm_stage_reg[242] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.363      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[28]  ; tdm_stage_reg[220] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.360      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[25]  ; tdm_stage_reg[217] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.360      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[8]   ; tdm_stage_reg[200] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.360      ;
; -2.280 ; ADAT_receiver:adat0_receiver|adat_data_out[7]   ; tdm_stage_reg[199] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.360      ;
; -2.279 ; ADAT_receiver:adat0_receiver|adat_data_out[132] ; tdm_stage_reg[324] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.361      ;
; -2.279 ; ADAT_receiver:adat0_receiver|adat_data_out[103] ; tdm_stage_reg[295] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.359      ;
; -2.279 ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; tdm_stage_reg[244] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.362      ;
; -2.279 ; ADAT_receiver:adat0_receiver|adat_data_out[27]  ; tdm_stage_reg[219] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.359      ;
; -2.279 ; ADAT_receiver:adat0_receiver|adat_data_out[24]  ; tdm_stage_reg[216] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.359      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[176] ; tdm_stage_reg[368] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.358      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; tdm_stage_reg[349] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.359      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; tdm_stage_reg[346] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.359      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[98]  ; tdm_stage_reg[290] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.358      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[85]  ; tdm_stage_reg[277] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.360      ;
; -2.278 ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ; tdm_stage_reg[202] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.358      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[178] ; tdm_stage_reg[370] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.357      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; tdm_stage_reg[246] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.360      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[42]  ; tdm_stage_reg[234] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.360      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[30]  ; tdm_stage_reg[222] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.357      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[26]  ; tdm_stage_reg[218] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.357      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ; tdm_stage_reg[204] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.357      ;
; -2.277 ; ADAT_receiver:adat0_receiver|adat_data_out[9]   ; tdm_stage_reg[201] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.357      ;
; -2.276 ; ADAT_receiver:adat0_receiver|adat_data_out[99]  ; tdm_stage_reg[291] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.356      ;
; -2.276 ; ADAT_receiver:adat0_receiver|adat_data_out[81]  ; tdm_stage_reg[273] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.358      ;
; -2.276 ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; tdm_stage_reg[240] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.359      ;
; -2.276 ; ADAT_receiver:adat0_receiver|adat_data_out[47]  ; tdm_stage_reg[239] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.359      ;
; -2.276 ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ; tdm_stage_reg[205] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.356      ;
; -2.275 ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; tdm_stage_reg[337] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.356      ;
; -2.275 ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; tdm_stage_reg[241] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.358      ;
; -2.274 ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; tdm_stage_reg[347] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.355      ;
; -2.273 ; ADAT_receiver:adat0_receiver|adat_data_out[68]  ; tdm_stage_reg[260] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.956     ; 1.357      ;
; -2.271 ; ADAT_receiver:adat0_receiver|adat_data_out[172] ; tdm_stage_reg[364] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.351      ;
; -2.271 ; ADAT_receiver:adat0_receiver|adat_data_out[168] ; tdm_stage_reg[360] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.354      ;
; -2.271 ; ADAT_receiver:adat0_receiver|adat_data_out[151] ; tdm_stage_reg[343] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.352      ;
; -2.271 ; ADAT_receiver:adat0_receiver|adat_data_out[83]  ; tdm_stage_reg[275] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.353      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; tdm_stage_reg[344] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.351      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[147] ; tdm_stage_reg[339] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.351      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[135] ; tdm_stage_reg[327] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.351      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[95]  ; tdm_stage_reg[287] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[93]  ; tdm_stage_reg[285] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[89]  ; tdm_stage_reg[281] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; tdm_stage_reg[269] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; tdm_stage_reg[268] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.270 ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; tdm_stage_reg[248] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.352      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[80]  ; tdm_stage_reg[272] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.351      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; tdm_stage_reg[267] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.351      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; tdm_stage_reg[253] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.351      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; tdm_stage_reg[251] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.351      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; tdm_stage_reg[250] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.351      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[43]  ; tdm_stage_reg[235] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.352      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[34]  ; tdm_stage_reg[226] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.349      ;
; -2.269 ; ADAT_receiver:adat0_receiver|adat_data_out[23]  ; tdm_stage_reg[215] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.350      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[177] ; tdm_stage_reg[369] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.348      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[175] ; tdm_stage_reg[367] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.348      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[169] ; tdm_stage_reg[361] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.351      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[150] ; tdm_stage_reg[342] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.349      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[148] ; tdm_stage_reg[340] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.349      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[102] ; tdm_stage_reg[294] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.348      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[84]  ; tdm_stage_reg[276] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.350      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[82]  ; tdm_stage_reg[274] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.350      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; tdm_stage_reg[264] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.350      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[69]  ; tdm_stage_reg[261] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.956     ; 1.352      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; tdm_stage_reg[252] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.350      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[45]  ; tdm_stage_reg[237] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.351      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[41]  ; tdm_stage_reg[233] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.351      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[40]  ; tdm_stage_reg[232] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.351      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[33]  ; tdm_stage_reg[225] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.348      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[19]  ; tdm_stage_reg[211] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.351      ;
; -2.268 ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ; tdm_stage_reg[203] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.348      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; tdm_stage_reg[348] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.348      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; tdm_stage_reg[265] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.349      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[70]  ; tdm_stage_reg[262] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.956     ; 1.351      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; tdm_stage_reg[249] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.958     ; 1.349      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[21]  ; tdm_stage_reg[213] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.350      ;
; -2.267 ; ADAT_receiver:adat0_receiver|adat_data_out[20]  ; tdm_stage_reg[212] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.350      ;
; -2.266 ; ADAT_receiver:adat0_receiver|adat_data_out[144] ; tdm_stage_reg[336] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.959     ; 1.347      ;
; -2.266 ; ADAT_receiver:adat0_receiver|adat_data_out[67]  ; tdm_stage_reg[259] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.956     ; 1.350      ;
; -2.266 ; ADAT_receiver:adat0_receiver|adat_data_out[66]  ; tdm_stage_reg[258] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.956     ; 1.350      ;
; -2.266 ; ADAT_receiver:adat0_receiver|adat_data_out[46]  ; tdm_stage_reg[238] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.957     ; 1.349      ;
; -2.264 ; ADAT_receiver:adat0_receiver|adat_data_out[100] ; tdm_stage_reg[292] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -1.960     ; 1.344      ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                                                                                   ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.754 ; tdm_stage_reg[78]  ; tdm_shift_reg[78]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.016     ; 1.778      ;
; -1.706 ; tdm_stage_reg[36]  ; tdm_shift_reg[36]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.000     ; 1.746      ;
; -1.680 ; tdm_stage_reg[116] ; tdm_shift_reg[116] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.007     ; 1.713      ;
; -1.639 ; tdm_stage_reg[102] ; tdm_shift_reg[102] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.007     ; 1.672      ;
; -1.639 ; tdm_stage_reg[108] ; tdm_shift_reg[108] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.007     ; 1.672      ;
; -1.545 ; tdm_stage_reg[156] ; tdm_shift_reg[156] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.580      ;
; -1.518 ; tdm_stage_reg[48]  ; tdm_shift_reg[48]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.552      ;
; -1.515 ; tdm_stage_reg[57]  ; tdm_shift_reg[57]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.549      ;
; -1.510 ; tdm_stage_reg[59]  ; tdm_shift_reg[59]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.544      ;
; -1.493 ; tdm_stage_reg[167] ; tdm_shift_reg[167] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.527      ;
; -1.492 ; tdm_stage_reg[173] ; tdm_shift_reg[173] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.526      ;
; -1.491 ; tdm_stage_reg[150] ; tdm_shift_reg[150] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.527      ;
; -1.490 ; tdm_stage_reg[71]  ; tdm_shift_reg[71]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.525      ;
; -1.490 ; tdm_stage_reg[148] ; tdm_shift_reg[148] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.526      ;
; -1.490 ; tdm_stage_reg[155] ; tdm_shift_reg[155] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.525      ;
; -1.489 ; tdm_stage_reg[119] ; tdm_shift_reg[119] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.526      ;
; -1.489 ; tdm_stage_reg[179] ; tdm_shift_reg[179] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.525      ;
; -1.488 ; tdm_stage_reg[129] ; tdm_shift_reg[129] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.526      ;
; -1.488 ; tdm_stage_reg[165] ; tdm_shift_reg[165] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.522      ;
; -1.487 ; tdm_stage_reg[10]  ; tdm_shift_reg[10]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.522      ;
; -1.487 ; tdm_stage_reg[72]  ; tdm_shift_reg[72]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.522      ;
; -1.487 ; tdm_stage_reg[157] ; tdm_shift_reg[157] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.522      ;
; -1.486 ; tdm_stage_reg[146] ; tdm_shift_reg[146] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.522      ;
; -1.484 ; tdm_stage_reg[75]  ; tdm_shift_reg[75]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.519      ;
; -1.483 ; tdm_stage_reg[172] ; tdm_shift_reg[172] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.517      ;
; -1.482 ; tdm_stage_reg[65]  ; tdm_shift_reg[65]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.519      ;
; -1.482 ; tdm_stage_reg[137] ; tdm_shift_reg[137] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.517      ;
; -1.480 ; tdm_stage_reg[0]   ; tdm_shift_reg[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.516      ;
; -1.480 ; tdm_stage_reg[143] ; tdm_shift_reg[143] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.517      ;
; -1.480 ; tdm_stage_reg[160] ; tdm_shift_reg[160] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.514      ;
; -1.479 ; tdm_stage_reg[73]  ; tdm_shift_reg[73]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.514      ;
; -1.478 ; tdm_stage_reg[144] ; tdm_shift_reg[144] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.515      ;
; -1.477 ; tdm_stage_reg[147] ; tdm_shift_reg[147] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.513      ;
; -1.477 ; tdm_stage_reg[188] ; tdm_shift_reg[188] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.513      ;
; -1.476 ; tdm_stage_reg[111] ; tdm_shift_reg[111] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.511      ;
; -1.476 ; tdm_stage_reg[166] ; tdm_shift_reg[166] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.510      ;
; -1.475 ; tdm_stage_reg[130] ; tdm_shift_reg[130] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.513      ;
; -1.475 ; tdm_stage_reg[134] ; tdm_shift_reg[134] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.510      ;
; -1.474 ; tdm_stage_reg[176] ; tdm_shift_reg[176] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.510      ;
; -1.473 ; tdm_stage_reg[122] ; tdm_shift_reg[122] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.510      ;
; -1.473 ; tdm_stage_reg[133] ; tdm_shift_reg[133] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.511      ;
; -1.453 ; tdm_stage_reg[115] ; tdm_shift_reg[115] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.488      ;
; -1.364 ; tdm_stage_reg[180] ; tdm_shift_reg[180] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.400      ;
; -1.363 ; tdm_stage_reg[123] ; tdm_shift_reg[123] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.400      ;
; -1.358 ; tdm_stage_reg[171] ; tdm_shift_reg[171] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.392      ;
; -1.349 ; tdm_stage_reg[61]  ; tdm_shift_reg[61]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.383      ;
; -1.342 ; tdm_stage_reg[58]  ; tdm_shift_reg[58]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.376      ;
; -1.341 ; tdm_stage_reg[56]  ; tdm_shift_reg[56]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.375      ;
; -1.340 ; tdm_stage_reg[60]  ; tdm_shift_reg[60]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.374      ;
; -1.338 ; tdm_stage_reg[55]  ; tdm_shift_reg[55]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.372      ;
; -1.334 ; tdm_stage_reg[127] ; tdm_shift_reg[127] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.372      ;
; -1.325 ; tdm_stage_reg[189] ; tdm_shift_reg[189] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.361      ;
; -1.323 ; tdm_stage_reg[76]  ; tdm_shift_reg[76]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.360      ;
; -1.322 ; tdm_stage_reg[138] ; tdm_shift_reg[138] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.357      ;
; -1.322 ; tdm_stage_reg[140] ; tdm_shift_reg[140] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.359      ;
; -1.320 ; tdm_stage_reg[125] ; tdm_shift_reg[125] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.358      ;
; -1.318 ; tdm_stage_reg[113] ; tdm_shift_reg[113] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.353      ;
; -1.318 ; tdm_stage_reg[135] ; tdm_shift_reg[135] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.353      ;
; -1.317 ; tdm_stage_reg[62]  ; tdm_shift_reg[62]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.351      ;
; -1.317 ; tdm_stage_reg[136] ; tdm_shift_reg[136] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.352      ;
; -1.316 ; tdm_stage_reg[8]   ; tdm_shift_reg[8]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.353      ;
; -1.316 ; tdm_stage_reg[69]  ; tdm_shift_reg[69]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.351      ;
; -1.316 ; tdm_stage_reg[132] ; tdm_shift_reg[132] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.351      ;
; -1.316 ; tdm_stage_reg[174] ; tdm_shift_reg[174] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.352      ;
; -1.316 ; tdm_stage_reg[187] ; tdm_shift_reg[187] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.352      ;
; -1.316 ; tdm_stage_reg[190] ; tdm_shift_reg[190] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.352      ;
; -1.315 ; tdm_stage_reg[106] ; tdm_shift_reg[106] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.352      ;
; -1.315 ; tdm_stage_reg[110] ; tdm_shift_reg[110] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.352      ;
; -1.315 ; tdm_stage_reg[112] ; tdm_shift_reg[112] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.350      ;
; -1.315 ; tdm_stage_reg[139] ; tdm_shift_reg[139] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.350      ;
; -1.315 ; tdm_stage_reg[149] ; tdm_shift_reg[149] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.351      ;
; -1.315 ; tdm_stage_reg[163] ; tdm_shift_reg[163] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.349      ;
; -1.315 ; tdm_stage_reg[169] ; tdm_shift_reg[169] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.349      ;
; -1.315 ; tdm_stage_reg[177] ; tdm_shift_reg[177] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.351      ;
; -1.315 ; tdm_stage_reg[191] ; tdm_shift_reg[191] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.351      ;
; -1.314 ; tdm_stage_reg[46]  ; tdm_shift_reg[46]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.349      ;
; -1.314 ; tdm_stage_reg[66]  ; tdm_shift_reg[66]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.351      ;
; -1.314 ; tdm_stage_reg[118] ; tdm_shift_reg[118] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.351      ;
; -1.314 ; tdm_stage_reg[128] ; tdm_shift_reg[128] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.002     ; 1.352      ;
; -1.314 ; tdm_stage_reg[153] ; tdm_shift_reg[153] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.349      ;
; -1.314 ; tdm_stage_reg[158] ; tdm_shift_reg[158] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.349      ;
; -1.314 ; tdm_stage_reg[162] ; tdm_shift_reg[162] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.348      ;
; -1.314 ; tdm_stage_reg[168] ; tdm_shift_reg[168] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.348      ;
; -1.313 ; tdm_stage_reg[18]  ; tdm_shift_reg[18]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.349      ;
; -1.313 ; tdm_stage_reg[19]  ; tdm_shift_reg[19]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.350      ;
; -1.313 ; tdm_stage_reg[67]  ; tdm_shift_reg[67]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.350      ;
; -1.313 ; tdm_stage_reg[68]  ; tdm_shift_reg[68]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.350      ;
; -1.313 ; tdm_stage_reg[70]  ; tdm_shift_reg[70]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.348      ;
; -1.313 ; tdm_stage_reg[74]  ; tdm_shift_reg[74]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.348      ;
; -1.313 ; tdm_stage_reg[117] ; tdm_shift_reg[117] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.348      ;
; -1.313 ; tdm_stage_reg[145] ; tdm_shift_reg[145] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.350      ;
; -1.313 ; tdm_stage_reg[154] ; tdm_shift_reg[154] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.005     ; 1.348      ;
; -1.312 ; tdm_stage_reg[64]  ; tdm_shift_reg[64]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.349      ;
; -1.311 ; tdm_stage_reg[124] ; tdm_shift_reg[124] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.348      ;
; -1.311 ; tdm_stage_reg[151] ; tdm_shift_reg[151] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.347      ;
; -1.311 ; tdm_stage_reg[152] ; tdm_shift_reg[152] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.347      ;
; -1.310 ; tdm_stage_reg[142] ; tdm_shift_reg[142] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.347      ;
; -1.308 ; tdm_stage_reg[120] ; tdm_shift_reg[120] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.003     ; 1.345      ;
; -1.308 ; tdm_stage_reg[178] ; tdm_shift_reg[178] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.004     ; 1.344      ;
; -1.307 ; tdm_stage_reg[37]  ; tdm_shift_reg[37]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -1.006     ; 1.341      ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tdm_pll|altpll_component|pll|clk[0]'                                                                                                                   ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.744 ; tdm_stage_reg[78]  ; tdm_shift_reg[78]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.006     ; 1.778      ;
; -1.696 ; tdm_stage_reg[36]  ; tdm_shift_reg[36]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.990     ; 1.746      ;
; -1.670 ; tdm_stage_reg[116] ; tdm_shift_reg[116] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.997     ; 1.713      ;
; -1.629 ; tdm_stage_reg[102] ; tdm_shift_reg[102] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.997     ; 1.672      ;
; -1.629 ; tdm_stage_reg[108] ; tdm_shift_reg[108] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.997     ; 1.672      ;
; -1.535 ; tdm_stage_reg[156] ; tdm_shift_reg[156] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.580      ;
; -1.508 ; tdm_stage_reg[48]  ; tdm_shift_reg[48]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.552      ;
; -1.505 ; tdm_stage_reg[57]  ; tdm_shift_reg[57]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.549      ;
; -1.500 ; tdm_stage_reg[59]  ; tdm_shift_reg[59]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.544      ;
; -1.483 ; tdm_stage_reg[167] ; tdm_shift_reg[167] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.527      ;
; -1.482 ; tdm_stage_reg[173] ; tdm_shift_reg[173] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.526      ;
; -1.481 ; tdm_stage_reg[150] ; tdm_shift_reg[150] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.527      ;
; -1.480 ; tdm_stage_reg[71]  ; tdm_shift_reg[71]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.525      ;
; -1.480 ; tdm_stage_reg[148] ; tdm_shift_reg[148] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.526      ;
; -1.480 ; tdm_stage_reg[155] ; tdm_shift_reg[155] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.525      ;
; -1.479 ; tdm_stage_reg[119] ; tdm_shift_reg[119] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.526      ;
; -1.479 ; tdm_stage_reg[179] ; tdm_shift_reg[179] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.525      ;
; -1.478 ; tdm_stage_reg[129] ; tdm_shift_reg[129] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.526      ;
; -1.478 ; tdm_stage_reg[165] ; tdm_shift_reg[165] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.522      ;
; -1.477 ; tdm_stage_reg[10]  ; tdm_shift_reg[10]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.522      ;
; -1.477 ; tdm_stage_reg[72]  ; tdm_shift_reg[72]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.522      ;
; -1.477 ; tdm_stage_reg[157] ; tdm_shift_reg[157] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.522      ;
; -1.476 ; tdm_stage_reg[146] ; tdm_shift_reg[146] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.522      ;
; -1.474 ; tdm_stage_reg[75]  ; tdm_shift_reg[75]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.519      ;
; -1.473 ; tdm_stage_reg[172] ; tdm_shift_reg[172] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.517      ;
; -1.472 ; tdm_stage_reg[65]  ; tdm_shift_reg[65]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.519      ;
; -1.472 ; tdm_stage_reg[137] ; tdm_shift_reg[137] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.517      ;
; -1.470 ; tdm_stage_reg[0]   ; tdm_shift_reg[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.516      ;
; -1.470 ; tdm_stage_reg[143] ; tdm_shift_reg[143] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.517      ;
; -1.470 ; tdm_stage_reg[160] ; tdm_shift_reg[160] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.514      ;
; -1.469 ; tdm_stage_reg[73]  ; tdm_shift_reg[73]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.514      ;
; -1.468 ; tdm_stage_reg[144] ; tdm_shift_reg[144] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.515      ;
; -1.467 ; tdm_stage_reg[147] ; tdm_shift_reg[147] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.513      ;
; -1.467 ; tdm_stage_reg[188] ; tdm_shift_reg[188] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.513      ;
; -1.466 ; tdm_stage_reg[111] ; tdm_shift_reg[111] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.511      ;
; -1.466 ; tdm_stage_reg[166] ; tdm_shift_reg[166] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.510      ;
; -1.465 ; tdm_stage_reg[130] ; tdm_shift_reg[130] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.513      ;
; -1.465 ; tdm_stage_reg[134] ; tdm_shift_reg[134] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.510      ;
; -1.464 ; tdm_stage_reg[176] ; tdm_shift_reg[176] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.510      ;
; -1.463 ; tdm_stage_reg[122] ; tdm_shift_reg[122] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.510      ;
; -1.463 ; tdm_stage_reg[133] ; tdm_shift_reg[133] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.511      ;
; -1.443 ; tdm_stage_reg[115] ; tdm_shift_reg[115] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.488      ;
; -1.354 ; tdm_stage_reg[180] ; tdm_shift_reg[180] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.400      ;
; -1.353 ; tdm_stage_reg[123] ; tdm_shift_reg[123] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.400      ;
; -1.348 ; tdm_stage_reg[171] ; tdm_shift_reg[171] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.392      ;
; -1.339 ; tdm_stage_reg[61]  ; tdm_shift_reg[61]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.383      ;
; -1.332 ; tdm_stage_reg[58]  ; tdm_shift_reg[58]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.376      ;
; -1.331 ; tdm_stage_reg[56]  ; tdm_shift_reg[56]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.375      ;
; -1.330 ; tdm_stage_reg[60]  ; tdm_shift_reg[60]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.374      ;
; -1.328 ; tdm_stage_reg[55]  ; tdm_shift_reg[55]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.372      ;
; -1.324 ; tdm_stage_reg[127] ; tdm_shift_reg[127] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.372      ;
; -1.315 ; tdm_stage_reg[189] ; tdm_shift_reg[189] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.361      ;
; -1.313 ; tdm_stage_reg[76]  ; tdm_shift_reg[76]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.360      ;
; -1.312 ; tdm_stage_reg[138] ; tdm_shift_reg[138] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.357      ;
; -1.312 ; tdm_stage_reg[140] ; tdm_shift_reg[140] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.359      ;
; -1.310 ; tdm_stage_reg[125] ; tdm_shift_reg[125] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.358      ;
; -1.308 ; tdm_stage_reg[113] ; tdm_shift_reg[113] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.353      ;
; -1.308 ; tdm_stage_reg[135] ; tdm_shift_reg[135] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.353      ;
; -1.307 ; tdm_stage_reg[62]  ; tdm_shift_reg[62]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.351      ;
; -1.307 ; tdm_stage_reg[136] ; tdm_shift_reg[136] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.352      ;
; -1.306 ; tdm_stage_reg[8]   ; tdm_shift_reg[8]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.353      ;
; -1.306 ; tdm_stage_reg[69]  ; tdm_shift_reg[69]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.351      ;
; -1.306 ; tdm_stage_reg[132] ; tdm_shift_reg[132] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.351      ;
; -1.306 ; tdm_stage_reg[174] ; tdm_shift_reg[174] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.352      ;
; -1.306 ; tdm_stage_reg[187] ; tdm_shift_reg[187] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.352      ;
; -1.306 ; tdm_stage_reg[190] ; tdm_shift_reg[190] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.352      ;
; -1.305 ; tdm_stage_reg[106] ; tdm_shift_reg[106] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.352      ;
; -1.305 ; tdm_stage_reg[110] ; tdm_shift_reg[110] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.352      ;
; -1.305 ; tdm_stage_reg[112] ; tdm_shift_reg[112] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.350      ;
; -1.305 ; tdm_stage_reg[139] ; tdm_shift_reg[139] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.350      ;
; -1.305 ; tdm_stage_reg[149] ; tdm_shift_reg[149] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.351      ;
; -1.305 ; tdm_stage_reg[163] ; tdm_shift_reg[163] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.349      ;
; -1.305 ; tdm_stage_reg[169] ; tdm_shift_reg[169] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.349      ;
; -1.305 ; tdm_stage_reg[177] ; tdm_shift_reg[177] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.351      ;
; -1.305 ; tdm_stage_reg[191] ; tdm_shift_reg[191] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.351      ;
; -1.304 ; tdm_stage_reg[46]  ; tdm_shift_reg[46]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.349      ;
; -1.304 ; tdm_stage_reg[66]  ; tdm_shift_reg[66]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.351      ;
; -1.304 ; tdm_stage_reg[118] ; tdm_shift_reg[118] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.351      ;
; -1.304 ; tdm_stage_reg[128] ; tdm_shift_reg[128] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.992     ; 1.352      ;
; -1.304 ; tdm_stage_reg[153] ; tdm_shift_reg[153] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.349      ;
; -1.304 ; tdm_stage_reg[158] ; tdm_shift_reg[158] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.349      ;
; -1.304 ; tdm_stage_reg[162] ; tdm_shift_reg[162] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.348      ;
; -1.304 ; tdm_stage_reg[168] ; tdm_shift_reg[168] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.348      ;
; -1.303 ; tdm_stage_reg[18]  ; tdm_shift_reg[18]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.349      ;
; -1.303 ; tdm_stage_reg[19]  ; tdm_shift_reg[19]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.350      ;
; -1.303 ; tdm_stage_reg[67]  ; tdm_shift_reg[67]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.350      ;
; -1.303 ; tdm_stage_reg[68]  ; tdm_shift_reg[68]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.350      ;
; -1.303 ; tdm_stage_reg[70]  ; tdm_shift_reg[70]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.348      ;
; -1.303 ; tdm_stage_reg[74]  ; tdm_shift_reg[74]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.348      ;
; -1.303 ; tdm_stage_reg[117] ; tdm_shift_reg[117] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.348      ;
; -1.303 ; tdm_stage_reg[145] ; tdm_shift_reg[145] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.350      ;
; -1.303 ; tdm_stage_reg[154] ; tdm_shift_reg[154] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.995     ; 1.348      ;
; -1.302 ; tdm_stage_reg[64]  ; tdm_shift_reg[64]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.349      ;
; -1.301 ; tdm_stage_reg[124] ; tdm_shift_reg[124] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.348      ;
; -1.301 ; tdm_stage_reg[151] ; tdm_shift_reg[151] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.347      ;
; -1.301 ; tdm_stage_reg[152] ; tdm_shift_reg[152] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.347      ;
; -1.300 ; tdm_stage_reg[142] ; tdm_shift_reg[142] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.347      ;
; -1.298 ; tdm_stage_reg[120] ; tdm_shift_reg[120] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.993     ; 1.345      ;
; -1.298 ; tdm_stage_reg[178] ; tdm_shift_reg[178] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.994     ; 1.344      ;
; -1.297 ; tdm_stage_reg[37]  ; tdm_shift_reg[37]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.996     ; 1.341      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.378 ; ADAT_receiver:adat1_receiver|adat_data_out[83]  ; tdm_stage_reg[83]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.400      ;
; -0.377 ; ADAT_receiver:adat1_receiver|adat_data_out[92]  ; tdm_stage_reg[92]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.398      ;
; -0.369 ; ADAT_receiver:adat1_receiver|adat_data_out[43]  ; tdm_stage_reg[43]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.391      ;
; -0.342 ; ADAT_receiver:adat1_receiver|adat_data_out[6]   ; tdm_stage_reg[6]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.361      ;
; -0.340 ; ADAT_receiver:adat1_receiver|adat_data_out[90]  ; tdm_stage_reg[90]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.361      ;
; -0.340 ; ADAT_receiver:adat1_receiver|adat_data_out[89]  ; tdm_stage_reg[89]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.361      ;
; -0.340 ; ADAT_receiver:adat1_receiver|adat_data_out[17]  ; tdm_stage_reg[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.360      ;
; -0.340 ; ADAT_receiver:adat1_receiver|adat_data_out[7]   ; tdm_stage_reg[7]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.359      ;
; -0.339 ; ADAT_receiver:adat1_receiver|adat_data_out[54]  ; tdm_stage_reg[54]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.360      ;
; -0.339 ; ADAT_receiver:adat1_receiver|adat_data_out[24]  ; tdm_stage_reg[24]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.358      ;
; -0.339 ; ADAT_receiver:adat1_receiver|adat_data_out[2]   ; tdm_stage_reg[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.358      ;
; -0.339 ; ADAT_receiver:adat1_receiver|adat_data_out[1]   ; tdm_stage_reg[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.358      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[93]  ; tdm_stage_reg[93]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.360      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[49]  ; tdm_stage_reg[49]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.359      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[45]  ; tdm_stage_reg[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.360      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[41]  ; tdm_stage_reg[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.360      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[21]  ; tdm_stage_reg[21]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.357      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ; tdm_stage_reg[11]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.358      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[5]   ; tdm_stage_reg[5]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.357      ;
; -0.338 ; ADAT_receiver:adat1_receiver|adat_data_out[3]   ; tdm_stage_reg[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.357      ;
; -0.337 ; ADAT_receiver:adat1_receiver|adat_data_out[100] ; tdm_stage_reg[100] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.359      ;
; -0.337 ; ADAT_receiver:adat1_receiver|adat_data_out[96]  ; tdm_stage_reg[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.359      ;
; -0.337 ; ADAT_receiver:adat1_receiver|adat_data_out[44]  ; tdm_stage_reg[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.359      ;
; -0.337 ; ADAT_receiver:adat1_receiver|adat_data_out[16]  ; tdm_stage_reg[16]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.357      ;
; -0.336 ; ADAT_receiver:adat1_receiver|adat_data_out[95]  ; tdm_stage_reg[95]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.358      ;
; -0.336 ; ADAT_receiver:adat1_receiver|adat_data_out[87]  ; tdm_stage_reg[87]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.357      ;
; -0.336 ; ADAT_receiver:adat1_receiver|adat_data_out[52]  ; tdm_stage_reg[52]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.357      ;
; -0.336 ; ADAT_receiver:adat1_receiver|adat_data_out[26]  ; tdm_stage_reg[26]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.355      ;
; -0.333 ; ADAT_receiver:adat1_receiver|adat_data_out[80]  ; tdm_stage_reg[80]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.355      ;
; -0.332 ; ADAT_receiver:adat1_receiver|adat_data_out[29]  ; tdm_stage_reg[29]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.353      ;
; -0.332 ; ADAT_receiver:adat1_receiver|adat_data_out[25]  ; tdm_stage_reg[25]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.351      ;
; -0.331 ; ADAT_receiver:adat1_receiver|adat_data_out[103] ; tdm_stage_reg[103] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.350      ;
; -0.331 ; ADAT_receiver:adat1_receiver|adat_data_out[88]  ; tdm_stage_reg[88]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.352      ;
; -0.331 ; ADAT_receiver:adat1_receiver|adat_data_out[35]  ; tdm_stage_reg[35]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.352      ;
; -0.331 ; ADAT_receiver:adat1_receiver|adat_data_out[33]  ; tdm_stage_reg[33]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.352      ;
; -0.330 ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; tdm_stage_reg[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.352      ;
; -0.330 ; ADAT_receiver:adat1_receiver|adat_data_out[107] ; tdm_stage_reg[107] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.349      ;
; -0.330 ; ADAT_receiver:adat1_receiver|adat_data_out[99]  ; tdm_stage_reg[99]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.352      ;
; -0.330 ; ADAT_receiver:adat1_receiver|adat_data_out[86]  ; tdm_stage_reg[86]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.351      ;
; -0.330 ; ADAT_receiver:adat1_receiver|adat_data_out[20]  ; tdm_stage_reg[20]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.349      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; tdm_stage_reg[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.351      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; tdm_stage_reg[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.351      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[105] ; tdm_stage_reg[105] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.348      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[104] ; tdm_stage_reg[104] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.348      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[98]  ; tdm_stage_reg[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.351      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[82]  ; tdm_stage_reg[82]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.351      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[77]  ; tdm_stage_reg[77]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.351      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[22]  ; tdm_stage_reg[22]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.348      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[15]  ; tdm_stage_reg[15]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.349      ;
; -0.329 ; ADAT_receiver:adat1_receiver|adat_data_out[14]  ; tdm_stage_reg[14]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.349      ;
; -0.328 ; ADAT_receiver:adat1_receiver|adat_data_out[85]  ; tdm_stage_reg[85]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.349      ;
; -0.328 ; ADAT_receiver:adat1_receiver|adat_data_out[81]  ; tdm_stage_reg[81]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.350      ;
; -0.328 ; ADAT_receiver:adat1_receiver|adat_data_out[30]  ; tdm_stage_reg[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.349      ;
; -0.328 ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ; tdm_stage_reg[12]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.348      ;
; -0.327 ; ADAT_receiver:adat1_receiver|adat_data_out[32]  ; tdm_stage_reg[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.348      ;
; -0.326 ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; tdm_stage_reg[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.348      ;
; -0.324 ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; tdm_stage_reg[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.346      ;
; -0.323 ; ADAT_receiver:adat1_receiver|adat_data_out[84]  ; tdm_stage_reg[84]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.343      ;
; -0.322 ; ADAT_receiver:adat1_receiver|adat_data_out[53]  ; tdm_stage_reg[53]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.343      ;
; -0.320 ; ADAT_receiver:adat1_receiver|adat_data_out[47]  ; tdm_stage_reg[47]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.341      ;
; -0.320 ; ADAT_receiver:adat1_receiver|adat_data_out[42]  ; tdm_stage_reg[42]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.342      ;
; -0.319 ; ADAT_receiver:adat1_receiver|adat_data_out[94]  ; tdm_stage_reg[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.341      ;
; -0.319 ; ADAT_receiver:adat1_receiver|adat_data_out[31]  ; tdm_stage_reg[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.340      ;
; -0.317 ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; tdm_stage_reg[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.339      ;
; -0.317 ; ADAT_receiver:adat1_receiver|adat_data_out[126] ; tdm_stage_reg[126] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.339      ;
; -0.316 ; ADAT_receiver:adat1_receiver|adat_data_out[51]  ; tdm_stage_reg[51]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.337      ;
; -0.315 ; ADAT_receiver:adat1_receiver|adat_data_out[40]  ; tdm_stage_reg[40]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.337      ;
; -0.288 ; ADAT_receiver:adat1_receiver|adat_data_out[91]  ; tdm_stage_reg[91]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.309      ;
; -0.275 ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; tdm_stage_reg[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.297      ;
; -0.257 ; ADAT_receiver:adat1_receiver|adat_data_out[36]  ; tdm_stage_reg[36]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.277      ;
; -0.257 ; ADAT_receiver:adat1_receiver|adat_data_out[4]   ; tdm_stage_reg[4]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.276      ;
; -0.250 ; ADAT_receiver:adat1_receiver|adat_data_out[109] ; tdm_stage_reg[109] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.269      ;
; -0.250 ; ADAT_receiver:adat1_receiver|adat_data_out[23]  ; tdm_stage_reg[23]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.021     ; 1.269      ;
; -0.247 ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ; tdm_stage_reg[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.020     ; 1.267      ;
; -0.244 ; ADAT_receiver:adat1_receiver|adat_data_out[79]  ; tdm_stage_reg[79]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.266      ;
; -0.244 ; ADAT_receiver:adat1_receiver|adat_data_out[34]  ; tdm_stage_reg[34]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.265      ;
; -0.243 ; ADAT_receiver:adat1_receiver|adat_data_out[97]  ; tdm_stage_reg[97]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.265      ;
; -0.237 ; ADAT_receiver:adat1_receiver|adat_data_out[50]  ; tdm_stage_reg[50]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.258      ;
; -0.235 ; ADAT_receiver:adat1_receiver|adat_data_out[39]  ; tdm_stage_reg[39]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.018     ; 1.257      ;
; -0.186 ; ADAT_receiver:adat1_receiver|adat_data_out[113] ; tdm_stage_reg[113] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.207      ;
; -0.185 ; ADAT_receiver:adat1_receiver|adat_data_out[112] ; tdm_stage_reg[112] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.206      ;
; -0.184 ; ADAT_receiver:adat1_receiver|adat_data_out[114] ; tdm_stage_reg[114] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.205      ;
; -0.183 ; ADAT_receiver:adat1_receiver|adat_data_out[117] ; tdm_stage_reg[117] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.204      ;
; -0.178 ; ADAT_receiver:adat1_receiver|adat_data_out[175] ; tdm_stage_reg[175] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.199      ;
; -0.178 ; ADAT_receiver:adat1_receiver|adat_data_out[124] ; tdm_stage_reg[124] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.199      ;
; -0.178 ; ADAT_receiver:adat1_receiver|adat_data_out[74]  ; tdm_stage_reg[74]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.199      ;
; -0.178 ; ADAT_receiver:adat1_receiver|adat_data_out[64]  ; tdm_stage_reg[64]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.199      ;
; -0.177 ; ADAT_receiver:adat1_receiver|adat_data_out[170] ; tdm_stage_reg[170] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.198      ;
; -0.177 ; ADAT_receiver:adat1_receiver|adat_data_out[127] ; tdm_stage_reg[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.198      ;
; -0.177 ; ADAT_receiver:adat1_receiver|adat_data_out[59]  ; tdm_stage_reg[59]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.198      ;
; -0.175 ; ADAT_receiver:adat1_receiver|adat_data_out[146] ; tdm_stage_reg[146] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.196      ;
; -0.175 ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; tdm_stage_reg[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.196      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[187] ; tdm_stage_reg[187] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; tdm_stage_reg[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[161] ; tdm_stage_reg[161] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[143] ; tdm_stage_reg[143] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[140] ; tdm_stage_reg[140] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[129] ; tdm_stage_reg[129] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[119] ; tdm_stage_reg[119] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
; -0.035 ; ADAT_receiver:adat1_receiver|adat_data_out[69]  ; tdm_stage_reg[69]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; -0.019     ; 1.056      ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'm_clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -1.236 ; ADAT_receiver:adat0_receiver|adat_bit_clk            ; ADAT_receiver:adat0_receiver|adat_bitclk             ; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk       ; 0.000        ; 2.752      ; 2.126      ;
; -0.910 ; ADAT_receiver:adat1_receiver|adat_bit_clk            ; ADAT_receiver:adat1_receiver|adat_bitclk             ; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk       ; 0.000        ; 2.735      ; 2.435      ;
; -0.736 ; ADAT_receiver:adat0_receiver|adat_bit_clk            ; ADAT_receiver:adat0_receiver|adat_bitclk             ; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk       ; -0.500       ; 2.752      ; 2.126      ;
; -0.410 ; ADAT_receiver:adat1_receiver|adat_bit_clk            ; ADAT_receiver:adat1_receiver|adat_bitclk             ; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk       ; -0.500       ; 2.735      ; 2.435      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]     ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.047      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data[0]            ; ADAT_receiver:adat0_receiver|adat_data[1]            ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; ADAT_receiver:adat1_receiver|adat_data[0]            ; ADAT_receiver:adat1_receiver|adat_data[1]            ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.053      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[11]  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[11]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.055      ;
; 0.752  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[11]  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[11]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.058      ;
; 0.753  ; ADAT_receiver:adat0_receiver|wait_increase[15]       ; ADAT_receiver:adat0_receiver|wait_increase[15]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; ADAT_receiver:adat1_receiver|wait_increase[15]       ; ADAT_receiver:adat1_receiver|wait_increase[15]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.059      ;
; 0.757  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.063      ;
; 0.757  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[9]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.063      ;
; 0.757  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[7]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.063      ;
; 0.900  ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[0] ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[1] ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.206      ;
; 0.908  ; ADAT_receiver:adat1_receiver|adat_input_shift[0]     ; ADAT_receiver:adat1_receiver|adat_input_shift[1]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.214      ;
; 1.060  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat0_receiver|adat_sync_mask_time[8]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.366      ;
; 1.066  ; ADAT_receiver:adat1_receiver|adat_sync_mask          ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[0] ; m_clk                                     ; m_clk       ; 0.000        ; -0.001     ; 1.371      ;
; 1.143  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[7]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.449      ;
; 1.143  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[3]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.449      ;
; 1.146  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.452      ;
; 1.151  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[1]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.457      ;
; 1.164  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.470      ;
; 1.167  ; ADAT_receiver:adat0_receiver|wait_increase[0]        ; ADAT_receiver:adat0_receiver|wait_increase[0]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.473      ;
; 1.167  ; ADAT_receiver:adat1_receiver|wait_increase[0]        ; ADAT_receiver:adat1_receiver|wait_increase[0]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.473      ;
; 1.172  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[7]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[9]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[5]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[0]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[7]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[8]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[1]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[4]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[6]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[10]  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[10]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.478      ;
; 1.173  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[0]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.479      ;
; 1.175  ; ADAT_receiver:adat0_receiver|wait_increase[1]        ; ADAT_receiver:adat0_receiver|wait_increase[1]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; ADAT_receiver:adat1_receiver|wait_increase[1]        ; ADAT_receiver:adat1_receiver|wait_increase[1]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; ADAT_receiver:adat0_receiver|wait_increase[2]        ; ADAT_receiver:adat0_receiver|wait_increase[2]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ADAT_receiver:adat0_receiver|wait_increase[9]        ; ADAT_receiver:adat0_receiver|wait_increase[9]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ADAT_receiver:adat1_receiver|wait_increase[2]        ; ADAT_receiver:adat1_receiver|wait_increase[2]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ADAT_receiver:adat1_receiver|wait_increase[9]        ; ADAT_receiver:adat1_receiver|wait_increase[9]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; ADAT_receiver:adat0_receiver|wait_increase[4]        ; ADAT_receiver:adat0_receiver|wait_increase[4]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|wait_increase[7]        ; ADAT_receiver:adat0_receiver|wait_increase[7]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|wait_increase[11]       ; ADAT_receiver:adat0_receiver|wait_increase[11]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|wait_increase[13]       ; ADAT_receiver:adat0_receiver|wait_increase[13]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|wait_increase[14]       ; ADAT_receiver:adat0_receiver|wait_increase[14]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[0]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[2]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[5]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[0]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[2]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[5]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|wait_increase[4]        ; ADAT_receiver:adat1_receiver|wait_increase[4]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|wait_increase[7]        ; ADAT_receiver:adat1_receiver|wait_increase[7]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|wait_increase[11]       ; ADAT_receiver:adat1_receiver|wait_increase[11]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|wait_increase[13]       ; ADAT_receiver:adat1_receiver|wait_increase[13]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ADAT_receiver:adat1_receiver|wait_increase[14]       ; ADAT_receiver:adat1_receiver|wait_increase[14]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.483      ;
; 1.178  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[6]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.484      ;
; 1.181  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.487      ;
; 1.181  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[8]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.487      ;
; 1.186  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.492      ;
; 1.187  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[4]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.493      ;
; 1.188  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[7]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.494      ;
; 1.193  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[3]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.499      ;
; 1.203  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[5]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.509      ;
; 1.203  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[5]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.509      ;
; 1.216  ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]     ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.522      ;
; 1.216  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[8]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.522      ;
; 1.220  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[6]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.526      ;
; 1.221  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.527      ;
; 1.221  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[1]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.527      ;
; 1.221  ; ADAT_receiver:adat1_receiver|adat_bit_counter[3]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[3]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.527      ;
; 1.221  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[8]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.527      ;
; 1.224  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[6]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.530      ;
; 1.225  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat0_receiver|wait_increase[3]        ; ADAT_receiver:adat0_receiver|wait_increase[3]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat0_receiver|wait_increase[8]        ; ADAT_receiver:adat0_receiver|wait_increase[8]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat0_receiver|wait_increase[10]       ; ADAT_receiver:adat0_receiver|wait_increase[10]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat1_receiver|wait_increase[3]        ; ADAT_receiver:adat1_receiver|wait_increase[3]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat1_receiver|wait_increase[8]        ; ADAT_receiver:adat1_receiver|wait_increase[8]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ADAT_receiver:adat1_receiver|wait_increase[10]       ; ADAT_receiver:adat1_receiver|wait_increase[10]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat0_receiver|wait_increase[5]        ; ADAT_receiver:adat0_receiver|wait_increase[5]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat0_receiver|wait_increase[6]        ; ADAT_receiver:adat0_receiver|wait_increase[6]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat0_receiver|wait_increase[12]       ; ADAT_receiver:adat0_receiver|wait_increase[12]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[3]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[4]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[3]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[4]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat1_receiver|wait_increase[5]        ; ADAT_receiver:adat1_receiver|wait_increase[5]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat1_receiver|wait_increase[6]        ; ADAT_receiver:adat1_receiver|wait_increase[6]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ADAT_receiver:adat1_receiver|wait_increase[12]       ; ADAT_receiver:adat1_receiver|wait_increase[12]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 1.532      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.735 ; ADAT_receiver:adat0_receiver|adat_data[0]         ; ADAT_receiver:adat0_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 1.480      ; 1.051      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data[1]         ; ADAT_receiver:adat0_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 1.480      ; 1.219      ;
; 0.733  ; ADAT_receiver:adat0_receiver|adat_data_shift[125] ; ADAT_receiver:adat0_receiver|adat_data_shift[126] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.039      ;
; 0.734  ; ADAT_receiver:adat0_receiver|adat_data_shift[15]  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.040      ;
; 0.734  ; ADAT_receiver:adat0_receiver|adat_data_shift[85]  ; ADAT_receiver:adat0_receiver|adat_data_shift[86]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.040      ;
; 0.735  ; ADAT_receiver:adat0_receiver|adat_data_shift[235] ; ADAT_receiver:adat0_receiver|adat_data_shift[236] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.041      ;
; 0.736  ; ADAT_receiver:adat0_receiver|adat_data_shift[90]  ; ADAT_receiver:adat0_receiver|adat_data_shift[91]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.042      ;
; 0.736  ; ADAT_receiver:adat0_receiver|adat_data_shift[100] ; ADAT_receiver:adat0_receiver|adat_data_shift[101] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.042      ;
; 0.736  ; ADAT_receiver:adat0_receiver|adat_data_shift[200] ; ADAT_receiver:adat0_receiver|adat_data_shift[201] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.042      ;
; 0.737  ; ADAT_receiver:adat0_receiver|adat_data_shift[205] ; ADAT_receiver:adat0_receiver|adat_data_shift[206] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.043      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_data_shift[21]  ; ADAT_receiver:adat0_receiver|adat_data_shift[22]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_data_shift[70]  ; ADAT_receiver:adat0_receiver|adat_data_shift[71]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_data_shift[155] ; ADAT_receiver:adat0_receiver|adat_data_shift[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_data_shift[170] ; ADAT_receiver:adat0_receiver|adat_data_shift[171] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; ADAT_receiver:adat0_receiver|adat_data_shift[188] ; ADAT_receiver:adat0_receiver|adat_data_out[150]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; ADAT_receiver:adat0_receiver|adat_data_shift[151] ; ADAT_receiver:adat0_receiver|adat_data_shift[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; ADAT_receiver:adat0_receiver|adat_data_shift[206] ; ADAT_receiver:adat0_receiver|adat_data_shift[207] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; ADAT_receiver:adat0_receiver|adat_data_shift[239] ; ADAT_receiver:adat0_receiver|adat_data_shift[240] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[19]  ; ADAT_receiver:adat0_receiver|adat_data_shift[20]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[35]  ; ADAT_receiver:adat0_receiver|adat_data_shift[36]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[37]  ; ADAT_receiver:adat0_receiver|adat_data_shift[38]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[154] ; ADAT_receiver:adat0_receiver|adat_data_shift[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[177] ; ADAT_receiver:adat0_receiver|adat_data_shift[178] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[215] ; ADAT_receiver:adat0_receiver|adat_data_shift[216] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[225] ; ADAT_receiver:adat0_receiver|adat_data_shift[226] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[228] ; ADAT_receiver:adat0_receiver|adat_data_shift[229] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; ADAT_receiver:adat0_receiver|adat_data_shift[240] ; ADAT_receiver:adat0_receiver|adat_data_shift[241] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[10]  ; ADAT_receiver:adat0_receiver|adat_data_shift[11]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[45]  ; ADAT_receiver:adat0_receiver|adat_data_shift[46]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[75]  ; ADAT_receiver:adat0_receiver|adat_data_shift[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[213] ; ADAT_receiver:adat0_receiver|adat_data_out[170]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[119] ; ADAT_receiver:adat0_receiver|adat_data_out[95]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_data_out[20]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; ADAT_receiver:adat0_receiver|adat_data_shift[23]  ; ADAT_receiver:adat0_receiver|adat_data_out[18]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[23]  ; ADAT_receiver:adat0_receiver|adat_data_shift[24]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[82]  ; ADAT_receiver:adat0_receiver|adat_data_shift[83]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[92]  ; ADAT_receiver:adat0_receiver|adat_data_shift[93]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[212] ; ADAT_receiver:adat0_receiver|adat_data_out[169]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[191] ; ADAT_receiver:adat0_receiver|adat_data_out[152]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_data_out[12]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[5]   ; ADAT_receiver:adat0_receiver|adat_data_shift[6]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_data_shift[17]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[95]  ; ADAT_receiver:adat0_receiver|adat_data_shift[96]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[105] ; ADAT_receiver:adat0_receiver|adat_data_shift[106] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[107] ; ADAT_receiver:adat0_receiver|adat_data_shift[108] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; ADAT_receiver:adat0_receiver|adat_data_shift[165] ; ADAT_receiver:adat0_receiver|adat_data_shift[166] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[12]  ; ADAT_receiver:adat0_receiver|adat_data_shift[13]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[25]  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_data_shift[27]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[56]  ; ADAT_receiver:adat0_receiver|adat_data_shift[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[78]  ; ADAT_receiver:adat0_receiver|adat_data_shift[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[130] ; ADAT_receiver:adat0_receiver|adat_data_shift[131] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[133] ; ADAT_receiver:adat0_receiver|adat_data_shift[134] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[183] ; ADAT_receiver:adat0_receiver|adat_data_shift[184] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[212] ; ADAT_receiver:adat0_receiver|adat_data_shift[213] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[217] ; ADAT_receiver:adat0_receiver|adat_data_shift[218] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[220] ; ADAT_receiver:adat0_receiver|adat_data_shift[221] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[197] ; ADAT_receiver:adat0_receiver|adat_data_out[157]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[113] ; ADAT_receiver:adat0_receiver|adat_data_out[90]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[107] ; ADAT_receiver:adat0_receiver|adat_data_out[85]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_data_out[77]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[82]  ; ADAT_receiver:adat0_receiver|adat_data_out[65]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; ADAT_receiver:adat0_receiver|adat_data_shift[74]  ; ADAT_receiver:adat0_receiver|adat_data_out[59]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[4]   ; ADAT_receiver:adat0_receiver|adat_data_shift[5]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[55]  ; ADAT_receiver:adat0_receiver|adat_data_shift[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_data_shift[98]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[115] ; ADAT_receiver:adat0_receiver|adat_data_shift[116] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[195] ; ADAT_receiver:adat0_receiver|adat_data_shift[196] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[196] ; ADAT_receiver:adat0_receiver|adat_data_shift[197] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[196] ; ADAT_receiver:adat0_receiver|adat_data_out[156]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[183] ; ADAT_receiver:adat0_receiver|adat_data_out[146]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; ADAT_receiver:adat0_receiver|adat_data_shift[32]  ; ADAT_receiver:adat0_receiver|adat_data_out[25]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[113] ; ADAT_receiver:adat0_receiver|adat_data_shift[114] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[131] ; ADAT_receiver:adat0_receiver|adat_data_shift[132] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[134] ; ADAT_receiver:adat0_receiver|adat_data_shift[135] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[138] ; ADAT_receiver:adat0_receiver|adat_data_shift[139] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[140] ; ADAT_receiver:adat0_receiver|adat_data_shift[141] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[150] ; ADAT_receiver:adat0_receiver|adat_data_shift[151] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[156] ; ADAT_receiver:adat0_receiver|adat_data_shift[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[175] ; ADAT_receiver:adat0_receiver|adat_data_shift[176] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[180] ; ADAT_receiver:adat0_receiver|adat_data_shift[181] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[210] ; ADAT_receiver:adat0_receiver|adat_data_shift[211] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[236] ; ADAT_receiver:adat0_receiver|adat_data_shift[237] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[249] ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[254] ; ADAT_receiver:adat0_receiver|adat_data_shift[255] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[217] ; ADAT_receiver:adat0_receiver|adat_data_out[173]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[92]  ; ADAT_receiver:adat0_receiver|adat_data_out[73]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[78]  ; ADAT_receiver:adat0_receiver|adat_data_out[62]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[12]  ; ADAT_receiver:adat0_receiver|adat_data_out[9]     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; ADAT_receiver:adat0_receiver|adat_data_shift[4]   ; ADAT_receiver:adat0_receiver|adat_data_out[3]     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[13]  ; ADAT_receiver:adat0_receiver|adat_data_shift[14]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[54]  ; ADAT_receiver:adat0_receiver|adat_data_shift[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[57]  ; ADAT_receiver:adat0_receiver|adat_data_shift[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[96]  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[98]  ; ADAT_receiver:adat0_receiver|adat_data_shift[99]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[132] ; ADAT_receiver:adat0_receiver|adat_data_shift[133] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[191] ; ADAT_receiver:adat0_receiver|adat_data_shift[192] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[194] ; ADAT_receiver:adat0_receiver|adat_data_shift[195] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[214] ; ADAT_receiver:adat0_receiver|adat_data_shift[215] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; ADAT_receiver:adat0_receiver|adat_data_shift[218] ; ADAT_receiver:adat0_receiver|adat_data_shift[219] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.135 ; ADAT_receiver:adat1_receiver|adat_data[0]         ; ADAT_receiver:adat1_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.613      ; 1.054      ;
; 0.296 ; ADAT_receiver:adat1_receiver|adat_data[1]         ; ADAT_receiver:adat1_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.613      ; 1.215      ;
; 0.733 ; ADAT_receiver:adat1_receiver|adat_data_shift[40]  ; ADAT_receiver:adat1_receiver|adat_data_shift[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; ADAT_receiver:adat1_receiver|adat_data_shift[55]  ; ADAT_receiver:adat1_receiver|adat_data_shift[56]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; ADAT_receiver:adat1_receiver|adat_data_shift[65]  ; ADAT_receiver:adat1_receiver|adat_data_shift[66]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; ADAT_receiver:adat1_receiver|adat_data_shift[0]   ; ADAT_receiver:adat1_receiver|adat_data_shift[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; ADAT_receiver:adat1_receiver|adat_data_shift[254] ; ADAT_receiver:adat1_receiver|adat_data_shift[255] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; ADAT_receiver:adat1_receiver|adat_data_shift[230] ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.041      ;
; 0.737 ; ADAT_receiver:adat1_receiver|adat_data_shift[195] ; ADAT_receiver:adat1_receiver|adat_data_shift[196] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; ADAT_receiver:adat1_receiver|adat_data_shift[30]  ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; ADAT_receiver:adat1_receiver|adat_data_shift[115] ; ADAT_receiver:adat1_receiver|adat_data_shift[116] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; ADAT_receiver:adat1_receiver|adat_data_shift[240] ; ADAT_receiver:adat1_receiver|adat_data_shift[241] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; ADAT_receiver:adat1_receiver|adat_data_shift[150] ; ADAT_receiver:adat1_receiver|adat_data_shift[151] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; ADAT_receiver:adat1_receiver|adat_data_shift[47]  ; ADAT_receiver:adat1_receiver|adat_data_shift[48]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; ADAT_receiver:adat1_receiver|adat_data_shift[58]  ; ADAT_receiver:adat1_receiver|adat_data_shift[59]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; ADAT_receiver:adat1_receiver|adat_data_shift[95]  ; ADAT_receiver:adat1_receiver|adat_data_shift[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; ADAT_receiver:adat1_receiver|adat_data_shift[215] ; ADAT_receiver:adat1_receiver|adat_data_shift[216] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; ADAT_receiver:adat1_receiver|adat_data_shift[225] ; ADAT_receiver:adat1_receiver|adat_data_shift[226] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; ADAT_receiver:adat1_receiver|adat_data_shift[154] ; ADAT_receiver:adat1_receiver|adat_data_shift[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; ADAT_receiver:adat1_receiver|adat_data_shift[204] ; ADAT_receiver:adat1_receiver|adat_data_shift[205] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; ADAT_receiver:adat1_receiver|adat_data_shift[217] ; ADAT_receiver:adat1_receiver|adat_data_shift[218] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; ADAT_receiver:adat1_receiver|adat_data_shift[104] ; ADAT_receiver:adat1_receiver|adat_data_out[83]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[21]  ; ADAT_receiver:adat1_receiver|adat_data_shift[22]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[113] ; ADAT_receiver:adat1_receiver|adat_data_shift[114] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[130] ; ADAT_receiver:adat1_receiver|adat_data_shift[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[165] ; ADAT_receiver:adat1_receiver|adat_data_shift[166] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[193] ; ADAT_receiver:adat1_receiver|adat_data_shift[194] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[229] ; ADAT_receiver:adat1_receiver|adat_data_out[183]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_data_out[24]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[127] ; ADAT_receiver:adat1_receiver|adat_data_shift[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[212] ; ADAT_receiver:adat1_receiver|adat_data_shift[213] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[239] ; ADAT_receiver:adat1_receiver|adat_data_shift[240] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[132] ; ADAT_receiver:adat1_receiver|adat_data_out[105]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[121] ; ADAT_receiver:adat1_receiver|adat_data_out[96]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_data_out[35]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[29]  ; ADAT_receiver:adat1_receiver|adat_data_out[23]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; ADAT_receiver:adat1_receiver|adat_data_shift[17]  ; ADAT_receiver:adat1_receiver|adat_data_out[13]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[7]   ; ADAT_receiver:adat1_receiver|adat_data_shift[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[17]  ; ADAT_receiver:adat1_receiver|adat_data_shift[18]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[25]  ; ADAT_receiver:adat1_receiver|adat_data_shift[26]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[43]  ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[81]  ; ADAT_receiver:adat1_receiver|adat_data_shift[82]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[132] ; ADAT_receiver:adat1_receiver|adat_data_shift[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[112] ; ADAT_receiver:adat1_receiver|adat_data_out[89]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ADAT_receiver:adat1_receiver|adat_data_shift[12]  ; ADAT_receiver:adat1_receiver|adat_data_out[9]     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[12]  ; ADAT_receiver:adat1_receiver|adat_data_shift[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_data_shift[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_data_shift[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[121] ; ADAT_receiver:adat1_receiver|adat_data_shift[122] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[148] ; ADAT_receiver:adat1_receiver|adat_data_shift[149] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[172] ; ADAT_receiver:adat1_receiver|adat_data_shift[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[180] ; ADAT_receiver:adat1_receiver|adat_data_shift[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[190] ; ADAT_receiver:adat1_receiver|adat_data_shift[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[220] ; ADAT_receiver:adat1_receiver|adat_data_shift[221] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_data_shift[232] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[235] ; ADAT_receiver:adat1_receiver|adat_data_shift[236] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[124] ; ADAT_receiver:adat1_receiver|adat_data_out[99]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[113] ; ADAT_receiver:adat1_receiver|adat_data_out[90]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[103] ; ADAT_receiver:adat1_receiver|adat_data_out[82]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[43]  ; ADAT_receiver:adat1_receiver|adat_data_out[34]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ADAT_receiver:adat1_receiver|adat_data_shift[7]   ; ADAT_receiver:adat1_receiver|adat_data_out[5]     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[29]  ; ADAT_receiver:adat1_receiver|adat_data_shift[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[70]  ; ADAT_receiver:adat1_receiver|adat_data_shift[71]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[88]  ; ADAT_receiver:adat1_receiver|adat_data_shift[89]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[104] ; ADAT_receiver:adat1_receiver|adat_data_shift[105] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[134] ; ADAT_receiver:adat1_receiver|adat_data_shift[135] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[229] ; ADAT_receiver:adat1_receiver|adat_data_shift[230] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[21]  ; ADAT_receiver:adat1_receiver|adat_data_out[16]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; ADAT_receiver:adat1_receiver|adat_data_shift[6]   ; ADAT_receiver:adat1_receiver|adat_data_out[4]     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[6]   ; ADAT_receiver:adat1_receiver|adat_data_shift[7]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[16]  ; ADAT_receiver:adat1_receiver|adat_data_shift[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[20]  ; ADAT_receiver:adat1_receiver|adat_data_shift[21]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[23]  ; ADAT_receiver:adat1_receiver|adat_data_shift[24]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[54]  ; ADAT_receiver:adat1_receiver|adat_data_shift[55]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[64]  ; ADAT_receiver:adat1_receiver|adat_data_shift[65]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[80]  ; ADAT_receiver:adat1_receiver|adat_data_shift[81]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[103] ; ADAT_receiver:adat1_receiver|adat_data_shift[104] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[107] ; ADAT_receiver:adat1_receiver|adat_data_shift[108] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[112] ; ADAT_receiver:adat1_receiver|adat_data_shift[113] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[126] ; ADAT_receiver:adat1_receiver|adat_data_shift[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[138] ; ADAT_receiver:adat1_receiver|adat_data_shift[139] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[156] ; ADAT_receiver:adat1_receiver|adat_data_shift[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[163] ; ADAT_receiver:adat1_receiver|adat_data_shift[164] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[205] ; ADAT_receiver:adat1_receiver|adat_data_shift[206] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[207] ; ADAT_receiver:adat1_receiver|adat_data_shift[208] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_data_out[184]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[134] ; ADAT_receiver:adat1_receiver|adat_data_out[107]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ADAT_receiver:adat1_receiver|adat_data_shift[16]  ; ADAT_receiver:adat1_receiver|adat_data_out[12]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[19]  ; ADAT_receiver:adat1_receiver|adat_data_shift[20]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[93]  ; ADAT_receiver:adat1_receiver|adat_data_shift[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[97]  ; ADAT_receiver:adat1_receiver|adat_data_shift[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[153] ; ADAT_receiver:adat1_receiver|adat_data_shift[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[64]  ; ADAT_receiver:adat1_receiver|adat_data_out[51]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[54]  ; ADAT_receiver:adat1_receiver|adat_data_out[43]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ADAT_receiver:adat1_receiver|adat_data_shift[52]  ; ADAT_receiver:adat1_receiver|adat_data_out[41]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; ADAT_receiver:adat1_receiver|adat_data_shift[52]  ; ADAT_receiver:adat1_receiver|adat_data_shift[53]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; ADAT_receiver:adat1_receiver|adat_data_shift[67]  ; ADAT_receiver:adat1_receiver|adat_data_shift[68]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; ADAT_receiver:adat1_receiver|adat_data_shift[89]  ; ADAT_receiver:adat1_receiver|adat_data_shift[90]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; ADAT_receiver:adat1_receiver|adat_data_shift[137] ; ADAT_receiver:adat1_receiver|adat_data_shift[138] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; ADAT_receiver:adat1_receiver|adat_data_shift[139] ; ADAT_receiver:adat1_receiver|adat_data_shift[140] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 1.057      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tdm_pll|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.656 ; tdm_stage_reg[362] ; tdm_shift_reg[362] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.040      ;
; 0.657 ; tdm_stage_reg[328] ; tdm_shift_reg[328] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.041      ;
; 0.658 ; tdm_stage_reg[371] ; tdm_shift_reg[371] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.042      ;
; 0.663 ; tdm_stage_reg[196] ; tdm_shift_reg[196] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.047      ;
; 0.663 ; tdm_stage_reg[255] ; tdm_shift_reg[255] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.047      ;
; 0.663 ; tdm_stage_reg[287] ; tdm_shift_reg[287] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.047      ;
; 0.664 ; tdm_stage_reg[216] ; tdm_shift_reg[216] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.048      ;
; 0.664 ; tdm_stage_reg[281] ; tdm_shift_reg[281] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.048      ;
; 0.664 ; tdm_stage_reg[296] ; tdm_shift_reg[296] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.048      ;
; 0.665 ; tdm_stage_reg[211] ; tdm_shift_reg[211] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.049      ;
; 0.665 ; tdm_stage_reg[217] ; tdm_shift_reg[217] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.049      ;
; 0.665 ; tdm_stage_reg[249] ; tdm_shift_reg[249] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.049      ;
; 0.666 ; tdm_stage_reg[193] ; tdm_shift_reg[193] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[237] ; tdm_shift_reg[237] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[285] ; tdm_shift_reg[285] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[292] ; tdm_shift_reg[292] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[324] ; tdm_shift_reg[324] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[349] ; tdm_shift_reg[349] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.666 ; tdm_stage_reg[368] ; tdm_shift_reg[368] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.667 ; tdm_stage_reg[195] ; tdm_shift_reg[195] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[205] ; tdm_shift_reg[205] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[218] ; tdm_shift_reg[218] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[226] ; tdm_shift_reg[226] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[241] ; tdm_shift_reg[241] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[243] ; tdm_shift_reg[243] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[252] ; tdm_shift_reg[252] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[253] ; tdm_shift_reg[253] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[260] ; tdm_shift_reg[260] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[267] ; tdm_shift_reg[267] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[275] ; tdm_shift_reg[275] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[295] ; tdm_shift_reg[295] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[313] ; tdm_shift_reg[313] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[320] ; tdm_shift_reg[320] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[327] ; tdm_shift_reg[327] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[336] ; tdm_shift_reg[336] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[340] ; tdm_shift_reg[340] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[346] ; tdm_shift_reg[346] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[358] ; tdm_shift_reg[358] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.667 ; tdm_stage_reg[363] ; tdm_shift_reg[363] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.668 ; tdm_stage_reg[197] ; tdm_shift_reg[197] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[200] ; tdm_shift_reg[200] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[201] ; tdm_shift_reg[201] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[220] ; tdm_shift_reg[220] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[224] ; tdm_shift_reg[224] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[228] ; tdm_shift_reg[228] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[229] ; tdm_shift_reg[229] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[236] ; tdm_shift_reg[236] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[238] ; tdm_shift_reg[238] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[259] ; tdm_shift_reg[259] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[262] ; tdm_shift_reg[262] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[263] ; tdm_shift_reg[263] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[268] ; tdm_shift_reg[268] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[274] ; tdm_shift_reg[274] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[276] ; tdm_shift_reg[276] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[282] ; tdm_shift_reg[282] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[283] ; tdm_shift_reg[283] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[291] ; tdm_shift_reg[291] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[294] ; tdm_shift_reg[294] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[326] ; tdm_shift_reg[326] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[341] ; tdm_shift_reg[341] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[342] ; tdm_shift_reg[342] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[343] ; tdm_shift_reg[343] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[344] ; tdm_shift_reg[344] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[361] ; tdm_shift_reg[361] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[364] ; tdm_shift_reg[364] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[366] ; tdm_shift_reg[366] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.668 ; tdm_stage_reg[367] ; tdm_shift_reg[367] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.669 ; tdm_stage_reg[192] ; tdm_shift_reg[192] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[207] ; tdm_shift_reg[207] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[212] ; tdm_shift_reg[212] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[230] ; tdm_shift_reg[230] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[231] ; tdm_shift_reg[231] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[239] ; tdm_shift_reg[239] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[240] ; tdm_shift_reg[240] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[246] ; tdm_shift_reg[246] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[247] ; tdm_shift_reg[247] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[254] ; tdm_shift_reg[254] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[257] ; tdm_shift_reg[257] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[270] ; tdm_shift_reg[270] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[273] ; tdm_shift_reg[273] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[278] ; tdm_shift_reg[278] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[279] ; tdm_shift_reg[279] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[286] ; tdm_shift_reg[286] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[290] ; tdm_shift_reg[290] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[337] ; tdm_shift_reg[337] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[338] ; tdm_shift_reg[338] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[369] ; tdm_shift_reg[369] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.669 ; tdm_stage_reg[370] ; tdm_shift_reg[370] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.053      ;
; 0.670 ; tdm_stage_reg[198] ; tdm_shift_reg[198] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[199] ; tdm_shift_reg[199] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[204] ; tdm_shift_reg[204] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[210] ; tdm_shift_reg[210] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[213] ; tdm_shift_reg[213] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[222] ; tdm_shift_reg[222] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[223] ; tdm_shift_reg[223] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[225] ; tdm_shift_reg[225] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[233] ; tdm_shift_reg[233] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[250] ; tdm_shift_reg[250] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[265] ; tdm_shift_reg[265] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.670 ; tdm_stage_reg[271] ; tdm_shift_reg[271] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
+-------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                                                                                   ;
+-------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.666 ; tdm_stage_reg[362] ; tdm_shift_reg[362] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.040      ;
; 0.667 ; tdm_stage_reg[328] ; tdm_shift_reg[328] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.041      ;
; 0.668 ; tdm_stage_reg[371] ; tdm_shift_reg[371] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.042      ;
; 0.673 ; tdm_stage_reg[196] ; tdm_shift_reg[196] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.047      ;
; 0.673 ; tdm_stage_reg[255] ; tdm_shift_reg[255] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.047      ;
; 0.673 ; tdm_stage_reg[287] ; tdm_shift_reg[287] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.047      ;
; 0.674 ; tdm_stage_reg[216] ; tdm_shift_reg[216] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.048      ;
; 0.674 ; tdm_stage_reg[281] ; tdm_shift_reg[281] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.048      ;
; 0.674 ; tdm_stage_reg[296] ; tdm_shift_reg[296] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.048      ;
; 0.675 ; tdm_stage_reg[211] ; tdm_shift_reg[211] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.049      ;
; 0.675 ; tdm_stage_reg[217] ; tdm_shift_reg[217] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.049      ;
; 0.675 ; tdm_stage_reg[249] ; tdm_shift_reg[249] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.049      ;
; 0.676 ; tdm_stage_reg[193] ; tdm_shift_reg[193] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[237] ; tdm_shift_reg[237] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[285] ; tdm_shift_reg[285] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[292] ; tdm_shift_reg[292] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[324] ; tdm_shift_reg[324] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[349] ; tdm_shift_reg[349] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.676 ; tdm_stage_reg[368] ; tdm_shift_reg[368] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.050      ;
; 0.677 ; tdm_stage_reg[195] ; tdm_shift_reg[195] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[205] ; tdm_shift_reg[205] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[218] ; tdm_shift_reg[218] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[226] ; tdm_shift_reg[226] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[241] ; tdm_shift_reg[241] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[243] ; tdm_shift_reg[243] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[252] ; tdm_shift_reg[252] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[253] ; tdm_shift_reg[253] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[260] ; tdm_shift_reg[260] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[267] ; tdm_shift_reg[267] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[275] ; tdm_shift_reg[275] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[295] ; tdm_shift_reg[295] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[313] ; tdm_shift_reg[313] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[320] ; tdm_shift_reg[320] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[327] ; tdm_shift_reg[327] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[336] ; tdm_shift_reg[336] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[340] ; tdm_shift_reg[340] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[346] ; tdm_shift_reg[346] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[358] ; tdm_shift_reg[358] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.677 ; tdm_stage_reg[363] ; tdm_shift_reg[363] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.051      ;
; 0.678 ; tdm_stage_reg[197] ; tdm_shift_reg[197] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[200] ; tdm_shift_reg[200] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[201] ; tdm_shift_reg[201] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[220] ; tdm_shift_reg[220] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[224] ; tdm_shift_reg[224] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[228] ; tdm_shift_reg[228] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[229] ; tdm_shift_reg[229] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[236] ; tdm_shift_reg[236] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[238] ; tdm_shift_reg[238] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[259] ; tdm_shift_reg[259] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[262] ; tdm_shift_reg[262] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[263] ; tdm_shift_reg[263] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[268] ; tdm_shift_reg[268] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[274] ; tdm_shift_reg[274] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[276] ; tdm_shift_reg[276] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[282] ; tdm_shift_reg[282] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[283] ; tdm_shift_reg[283] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[291] ; tdm_shift_reg[291] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[294] ; tdm_shift_reg[294] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[326] ; tdm_shift_reg[326] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[341] ; tdm_shift_reg[341] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[342] ; tdm_shift_reg[342] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[343] ; tdm_shift_reg[343] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[344] ; tdm_shift_reg[344] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[361] ; tdm_shift_reg[361] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[364] ; tdm_shift_reg[364] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[366] ; tdm_shift_reg[366] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.678 ; tdm_stage_reg[367] ; tdm_shift_reg[367] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.052      ;
; 0.679 ; tdm_stage_reg[192] ; tdm_shift_reg[192] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[207] ; tdm_shift_reg[207] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[212] ; tdm_shift_reg[212] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[230] ; tdm_shift_reg[230] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[231] ; tdm_shift_reg[231] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[239] ; tdm_shift_reg[239] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[240] ; tdm_shift_reg[240] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[246] ; tdm_shift_reg[246] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[247] ; tdm_shift_reg[247] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[254] ; tdm_shift_reg[254] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[257] ; tdm_shift_reg[257] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[270] ; tdm_shift_reg[270] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[273] ; tdm_shift_reg[273] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[278] ; tdm_shift_reg[278] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[279] ; tdm_shift_reg[279] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[286] ; tdm_shift_reg[286] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[290] ; tdm_shift_reg[290] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[337] ; tdm_shift_reg[337] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[338] ; tdm_shift_reg[338] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[369] ; tdm_shift_reg[369] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.679 ; tdm_stage_reg[370] ; tdm_shift_reg[370] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.053      ;
; 0.680 ; tdm_stage_reg[198] ; tdm_shift_reg[198] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[199] ; tdm_shift_reg[199] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[204] ; tdm_shift_reg[204] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[210] ; tdm_shift_reg[210] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[213] ; tdm_shift_reg[213] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[222] ; tdm_shift_reg[222] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[223] ; tdm_shift_reg[223] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[225] ; tdm_shift_reg[225] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[233] ; tdm_shift_reg[233] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[250] ; tdm_shift_reg[250] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[265] ; tdm_shift_reg[265] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
; 0.680 ; tdm_stage_reg[271] ; tdm_shift_reg[271] ; ADAT_receiver:adat0_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.068      ; 1.054      ;
+-------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                                                                  ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.752 ; ADAT_receiver:adat1_receiver|adat_data_out[136] ; tdm_stage_reg[136] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.039      ;
; 0.754 ; ADAT_receiver:adat1_receiver|adat_data_out[123] ; tdm_stage_reg[123] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.041      ;
; 0.754 ; ADAT_receiver:adat1_receiver|adat_data_out[116] ; tdm_stage_reg[116] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.041      ;
; 0.754 ; ADAT_receiver:adat1_receiver|adat_data_out[115] ; tdm_stage_reg[115] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.041      ;
; 0.754 ; ADAT_receiver:adat1_receiver|adat_data_out[111] ; tdm_stage_reg[111] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.041      ;
; 0.755 ; ADAT_receiver:adat1_receiver|adat_data_out[191] ; tdm_stage_reg[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.042      ;
; 0.759 ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; tdm_stage_reg[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.046      ;
; 0.759 ; ADAT_receiver:adat1_receiver|adat_data_out[70]  ; tdm_stage_reg[70]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.046      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[190] ; tdm_stage_reg[190] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[180] ; tdm_stage_reg[180] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[178] ; tdm_stage_reg[178] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[167] ; tdm_stage_reg[167] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[165] ; tdm_stage_reg[165] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; tdm_stage_reg[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[141] ; tdm_stage_reg[141] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[134] ; tdm_stage_reg[134] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[133] ; tdm_stage_reg[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[128] ; tdm_stage_reg[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[110] ; tdm_stage_reg[110] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[102] ; tdm_stage_reg[102] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[67]  ; tdm_stage_reg[67]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[62]  ; tdm_stage_reg[62]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[61]  ; tdm_stage_reg[61]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[56]  ; tdm_stage_reg[56]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ; tdm_stage_reg[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.760 ; ADAT_receiver:adat1_receiver|adat_data_out[122] ; tdm_stage_reg[122] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.047      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; tdm_stage_reg[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[149] ; tdm_stage_reg[149] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[147] ; tdm_stage_reg[147] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[125] ; tdm_stage_reg[125] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[73]  ; tdm_stage_reg[73]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[65]  ; tdm_stage_reg[65]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[37]  ; tdm_stage_reg[37]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[19]  ; tdm_stage_reg[19]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.761 ; ADAT_receiver:adat1_receiver|adat_data_out[8]   ; tdm_stage_reg[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.048      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[189] ; tdm_stage_reg[189] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; tdm_stage_reg[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[169] ; tdm_stage_reg[169] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[166] ; tdm_stage_reg[166] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[138] ; tdm_stage_reg[138] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[78]  ; tdm_stage_reg[78]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[57]  ; tdm_stage_reg[57]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[46]  ; tdm_stage_reg[46]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[27]  ; tdm_stage_reg[27]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.762 ; ADAT_receiver:adat1_receiver|adat_data_out[75]  ; tdm_stage_reg[75]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.049      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[179] ; tdm_stage_reg[179] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[163] ; tdm_stage_reg[163] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[160] ; tdm_stage_reg[160] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; tdm_stage_reg[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; tdm_stage_reg[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[148] ; tdm_stage_reg[148] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[145] ; tdm_stage_reg[145] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[144] ; tdm_stage_reg[144] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[130] ; tdm_stage_reg[130] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[118] ; tdm_stage_reg[118] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.763 ; ADAT_receiver:adat1_receiver|adat_data_out[48]  ; tdm_stage_reg[48]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.050      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[188] ; tdm_stage_reg[188] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[168] ; tdm_stage_reg[168] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[151] ; tdm_stage_reg[151] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[150] ; tdm_stage_reg[150] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[135] ; tdm_stage_reg[135] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[131] ; tdm_stage_reg[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[121] ; tdm_stage_reg[121] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[108] ; tdm_stage_reg[108] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.764 ; ADAT_receiver:adat1_receiver|adat_data_out[38]  ; tdm_stage_reg[38]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.051      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[162] ; tdm_stage_reg[162] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; tdm_stage_reg[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[139] ; tdm_stage_reg[139] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[132] ; tdm_stage_reg[132] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[101] ; tdm_stage_reg[101] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[76]  ; tdm_stage_reg[76]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[71]  ; tdm_stage_reg[71]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[68]  ; tdm_stage_reg[68]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.765 ; ADAT_receiver:adat1_receiver|adat_data_out[55]  ; tdm_stage_reg[55]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.052      ;
; 0.766 ; ADAT_receiver:adat1_receiver|adat_data_out[106] ; tdm_stage_reg[106] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.053      ;
; 0.766 ; ADAT_receiver:adat1_receiver|adat_data_out[72]  ; tdm_stage_reg[72]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.053      ;
; 0.766 ; ADAT_receiver:adat1_receiver|adat_data_out[58]  ; tdm_stage_reg[58]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.053      ;
; 0.766 ; ADAT_receiver:adat1_receiver|adat_data_out[28]  ; tdm_stage_reg[28]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.053      ;
; 0.766 ; ADAT_receiver:adat1_receiver|adat_data_out[18]  ; tdm_stage_reg[18]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.053      ;
; 0.767 ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; tdm_stage_reg[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.054      ;
; 0.767 ; ADAT_receiver:adat1_receiver|adat_data_out[66]  ; tdm_stage_reg[66]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.054      ;
; 0.767 ; ADAT_receiver:adat1_receiver|adat_data_out[172] ; tdm_stage_reg[172] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.054      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[177] ; tdm_stage_reg[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[174] ; tdm_stage_reg[174] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; tdm_stage_reg[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[164] ; tdm_stage_reg[164] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[152] ; tdm_stage_reg[152] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[142] ; tdm_stage_reg[142] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[137] ; tdm_stage_reg[137] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[120] ; tdm_stage_reg[120] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.768 ; ADAT_receiver:adat1_receiver|adat_data_out[63]  ; tdm_stage_reg[63]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.055      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[187] ; tdm_stage_reg[187] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; tdm_stage_reg[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[161] ; tdm_stage_reg[161] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[143] ; tdm_stage_reg[143] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[140] ; tdm_stage_reg[140] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[129] ; tdm_stage_reg[129] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[119] ; tdm_stage_reg[119] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[69]  ; tdm_stage_reg[69]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
; 0.769 ; ADAT_receiver:adat1_receiver|adat_data_out[60]  ; tdm_stage_reg[60]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; -0.019     ; 1.056      ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                                                                  ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.692 ; ADAT_receiver:adat0_receiver|adat_data_out[124] ; tdm_stage_reg[316] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.040      ;
; 2.693 ; ADAT_receiver:adat0_receiver|adat_data_out[2]   ; tdm_stage_reg[194] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.041      ;
; 2.694 ; ADAT_receiver:adat0_receiver|adat_data_out[129] ; tdm_stage_reg[321] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.042      ;
; 2.695 ; ADAT_receiver:adat0_receiver|adat_data_out[184] ; tdm_stage_reg[376] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.043      ;
; 2.697 ; ADAT_receiver:adat0_receiver|adat_data_out[188] ; tdm_stage_reg[380] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.045      ;
; 2.697 ; ADAT_receiver:adat0_receiver|adat_data_out[185] ; tdm_stage_reg[377] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.045      ;
; 2.698 ; ADAT_receiver:adat0_receiver|adat_data_out[113] ; tdm_stage_reg[305] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.046      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[163] ; tdm_stage_reg[355] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[158] ; tdm_stage_reg[350] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[143] ; tdm_stage_reg[335] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[106] ; tdm_stage_reg[298] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[114] ; tdm_stage_reg[306] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.699 ; ADAT_receiver:adat0_receiver|adat_data_out[162] ; tdm_stage_reg[354] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.047      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[186] ; tdm_stage_reg[378] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[165] ; tdm_stage_reg[357] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[137] ; tdm_stage_reg[329] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[125] ; tdm_stage_reg[317] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[119] ; tdm_stage_reg[311] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[105] ; tdm_stage_reg[297] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[97]  ; tdm_stage_reg[289] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[17]  ; tdm_stage_reg[209] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[16]  ; tdm_stage_reg[208] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.700 ; ADAT_receiver:adat0_receiver|adat_data_out[14]  ; tdm_stage_reg[206] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.048      ;
; 2.701 ; ADAT_receiver:adat0_receiver|adat_data_out[187] ; tdm_stage_reg[379] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.049      ;
; 2.701 ; ADAT_receiver:adat0_receiver|adat_data_out[181] ; tdm_stage_reg[373] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.049      ;
; 2.701 ; ADAT_receiver:adat0_receiver|adat_data_out[127] ; tdm_stage_reg[319] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.049      ;
; 2.702 ; ADAT_receiver:adat0_receiver|adat_data_out[183] ; tdm_stage_reg[375] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.050      ;
; 2.702 ; ADAT_receiver:adat0_receiver|adat_data_out[182] ; tdm_stage_reg[374] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.050      ;
; 2.702 ; ADAT_receiver:adat0_receiver|adat_data_out[142] ; tdm_stage_reg[334] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.050      ;
; 2.702 ; ADAT_receiver:adat0_receiver|adat_data_out[118] ; tdm_stage_reg[310] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.050      ;
; 2.702 ; ADAT_receiver:adat0_receiver|adat_data_out[107] ; tdm_stage_reg[299] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.050      ;
; 2.703 ; ADAT_receiver:adat0_receiver|adat_data_out[189] ; tdm_stage_reg[381] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.051      ;
; 2.703 ; ADAT_receiver:adat0_receiver|adat_data_out[138] ; tdm_stage_reg[330] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.051      ;
; 2.703 ; ADAT_receiver:adat0_receiver|adat_data_out[120] ; tdm_stage_reg[312] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.051      ;
; 2.703 ; ADAT_receiver:adat0_receiver|adat_data_out[111] ; tdm_stage_reg[303] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.051      ;
; 2.704 ; ADAT_receiver:adat0_receiver|adat_data_out[159] ; tdm_stage_reg[351] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.052      ;
; 2.704 ; ADAT_receiver:adat0_receiver|adat_data_out[116] ; tdm_stage_reg[308] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.052      ;
; 2.704 ; ADAT_receiver:adat0_receiver|adat_data_out[109] ; tdm_stage_reg[301] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.052      ;
; 2.705 ; ADAT_receiver:adat0_receiver|adat_data_out[141] ; tdm_stage_reg[333] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.053      ;
; 2.705 ; ADAT_receiver:adat0_receiver|adat_data_out[130] ; tdm_stage_reg[322] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.053      ;
; 2.706 ; ADAT_receiver:adat0_receiver|adat_data_out[190] ; tdm_stage_reg[382] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.054      ;
; 2.706 ; ADAT_receiver:adat0_receiver|adat_data_out[131] ; tdm_stage_reg[323] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.054      ;
; 2.706 ; ADAT_receiver:adat0_receiver|adat_data_out[110] ; tdm_stage_reg[302] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.054      ;
; 2.707 ; ADAT_receiver:adat0_receiver|adat_data_out[161] ; tdm_stage_reg[353] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.055      ;
; 2.707 ; ADAT_receiver:adat0_receiver|adat_data_out[160] ; tdm_stage_reg[352] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.055      ;
; 2.708 ; ADAT_receiver:adat0_receiver|adat_data_out[191] ; tdm_stage_reg[383] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.056      ;
; 2.708 ; ADAT_receiver:adat0_receiver|adat_data_out[139] ; tdm_stage_reg[331] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.056      ;
; 2.708 ; ADAT_receiver:adat0_receiver|adat_data_out[133] ; tdm_stage_reg[325] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.056      ;
; 2.708 ; ADAT_receiver:adat0_receiver|adat_data_out[112] ; tdm_stage_reg[304] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.056      ;
; 2.708 ; ADAT_receiver:adat0_receiver|adat_data_out[108] ; tdm_stage_reg[300] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.056      ;
; 2.709 ; ADAT_receiver:adat0_receiver|adat_data_out[117] ; tdm_stage_reg[309] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.057      ;
; 2.848 ; ADAT_receiver:adat0_receiver|adat_data_out[115] ; tdm_stage_reg[307] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.196      ;
; 2.849 ; ADAT_receiver:adat0_receiver|adat_data_out[96]  ; tdm_stage_reg[288] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.197      ;
; 2.850 ; ADAT_receiver:adat0_receiver|adat_data_out[164] ; tdm_stage_reg[356] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.198      ;
; 2.850 ; ADAT_receiver:adat0_receiver|adat_data_out[140] ; tdm_stage_reg[332] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.198      ;
; 2.850 ; ADAT_receiver:adat0_receiver|adat_data_out[126] ; tdm_stage_reg[318] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.198      ;
; 2.854 ; ADAT_receiver:adat0_receiver|adat_data_out[180] ; tdm_stage_reg[372] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.202      ;
; 2.855 ; ADAT_receiver:adat0_receiver|adat_data_out[122] ; tdm_stage_reg[314] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.203      ;
; 2.858 ; ADAT_receiver:adat0_receiver|adat_data_out[123] ; tdm_stage_reg[315] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.206      ;
; 2.906 ; ADAT_receiver:adat0_receiver|adat_data_out[179] ; tdm_stage_reg[371] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.256      ;
; 2.906 ; ADAT_receiver:adat0_receiver|adat_data_out[29]  ; tdm_stage_reg[221] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.256      ;
; 2.914 ; ADAT_receiver:adat0_receiver|adat_data_out[65]  ; tdm_stage_reg[257] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.264      ;
; 2.915 ; ADAT_receiver:adat0_receiver|adat_data_out[31]  ; tdm_stage_reg[223] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.261      ;
; 2.915 ; ADAT_receiver:adat0_receiver|adat_data_out[15]  ; tdm_stage_reg[207] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.264      ;
; 2.916 ; ADAT_receiver:adat0_receiver|adat_data_out[167] ; tdm_stage_reg[359] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.265      ;
; 2.916 ; ADAT_receiver:adat0_receiver|adat_data_out[90]  ; tdm_stage_reg[282] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.264      ;
; 2.916 ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; tdm_stage_reg[266] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.264      ;
; 2.916 ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; tdm_stage_reg[255] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.264      ;
; 2.916 ; ADAT_receiver:adat0_receiver|adat_data_out[44]  ; tdm_stage_reg[236] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.265      ;
; 2.921 ; ADAT_receiver:adat0_receiver|adat_data_out[134] ; tdm_stage_reg[326] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.268      ;
; 2.922 ; ADAT_receiver:adat0_receiver|adat_data_out[6]   ; tdm_stage_reg[198] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.268      ;
; 2.923 ; ADAT_receiver:adat0_receiver|adat_data_out[174] ; tdm_stage_reg[366] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.269      ;
; 2.923 ; ADAT_receiver:adat0_receiver|adat_data_out[146] ; tdm_stage_reg[338] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.270      ;
; 2.923 ; ADAT_receiver:adat0_receiver|adat_data_out[104] ; tdm_stage_reg[296] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.269      ;
; 2.924 ; ADAT_receiver:adat0_receiver|adat_data_out[87]  ; tdm_stage_reg[279] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.272      ;
; 2.929 ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; tdm_stage_reg[345] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.276      ;
; 2.990 ; ADAT_receiver:adat0_receiver|adat_data_out[71]  ; tdm_stage_reg[263] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.340      ;
; 2.991 ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; tdm_stage_reg[271] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.339      ;
; 2.992 ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; tdm_stage_reg[320] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.340      ;
; 2.992 ; ADAT_receiver:adat0_receiver|adat_data_out[86]  ; tdm_stage_reg[278] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.340      ;
; 2.992 ; ADAT_receiver:adat0_receiver|adat_data_out[22]  ; tdm_stage_reg[214] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.341      ;
; 2.993 ; ADAT_receiver:adat0_receiver|adat_data_out[94]  ; tdm_stage_reg[286] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.341      ;
; 2.993 ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; tdm_stage_reg[254] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.341      ;
; 2.993 ; ADAT_receiver:adat0_receiver|adat_data_out[36]  ; tdm_stage_reg[228] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.339      ;
; 2.994 ; ADAT_receiver:adat0_receiver|adat_data_out[170] ; tdm_stage_reg[362] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.343      ;
; 2.994 ; ADAT_receiver:adat0_receiver|adat_data_out[136] ; tdm_stage_reg[328] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.341      ;
; 2.994 ; ADAT_receiver:adat0_receiver|adat_data_out[92]  ; tdm_stage_reg[284] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.342      ;
; 2.994 ; ADAT_receiver:adat0_receiver|adat_data_out[39]  ; tdm_stage_reg[231] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.340      ;
; 2.995 ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; tdm_stage_reg[270] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.343      ;
; 2.995 ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; tdm_stage_reg[243] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.344      ;
; 2.997 ; ADAT_receiver:adat0_receiver|adat_data_out[18]  ; tdm_stage_reg[210] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.346      ;
; 2.998 ; ADAT_receiver:adat0_receiver|adat_data_out[100] ; tdm_stage_reg[292] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.960     ; 1.344      ;
; 2.998 ; ADAT_receiver:adat0_receiver|adat_data_out[64]  ; tdm_stage_reg[256] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.348      ;
; 3.000 ; ADAT_receiver:adat0_receiver|adat_data_out[144] ; tdm_stage_reg[336] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.347      ;
; 3.000 ; ADAT_receiver:adat0_receiver|adat_data_out[67]  ; tdm_stage_reg[259] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.350      ;
; 3.000 ; ADAT_receiver:adat0_receiver|adat_data_out[66]  ; tdm_stage_reg[258] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.350      ;
; 3.000 ; ADAT_receiver:adat0_receiver|adat_data_out[46]  ; tdm_stage_reg[238] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.957     ; 1.349      ;
; 3.001 ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; tdm_stage_reg[348] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.959     ; 1.348      ;
; 3.001 ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; tdm_stage_reg[265] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.958     ; 1.349      ;
; 3.001 ; ADAT_receiver:adat0_receiver|adat_data_out[70]  ; tdm_stage_reg[262] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -1.956     ; 1.351      ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node            ; Launch Clock                        ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[383] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[382] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[381] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[380] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[379] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[378] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[377] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[376] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[375] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[374] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[373] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[372] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.054     ; 2.905      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[371] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.055     ; 2.904      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[370] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[369] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[368] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[367] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[366] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[365] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[364] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[363] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.070     ; 2.889      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[362] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.045     ; 2.914      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[361] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.045     ; 2.914      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[360] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.045     ; 2.914      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[359] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.045     ; 2.914      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[358] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.045     ; 2.914      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[357] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[356] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[355] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[353] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[352] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[351] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[350] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.044     ; 2.915      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[349] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[348] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[347] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[346] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[345] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[344] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[343] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[342] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[341] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[340] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[339] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[338] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[337] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.073     ; 2.886      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[336] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.051     ; 2.908      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[335] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[334] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[333] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[332] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[331] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[330] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[329] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[328] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.035     ; 2.924      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[327] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.035     ; 2.924      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[326] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.035     ; 2.924      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[325] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[324] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[323] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[322] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[321] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.037     ; 2.922      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[320] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[319] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[318] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[317] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[316] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[315] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[314] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[313] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[312] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.042     ; 2.917      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[311] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.065     ; 2.894      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[310] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.065     ; 2.894      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[308] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.065     ; 2.894      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[305] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.065     ; 2.894      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[304] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.065     ; 2.894      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[303] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[302] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[301] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[300] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[299] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[298] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[297] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.068     ; 2.891      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[296] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[295] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[294] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[293] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[292] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[291] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[290] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.043     ; 2.916      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[289] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.040     ; 2.919      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[287] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[286] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[285] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[284] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[283] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[282] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[281] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[280] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.048     ; 2.911      ;
; -1.919 ; tdm_sr_latch ; tdm_stage_reg[279] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.062     ; 2.897      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node            ; Launch Clock                        ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[191] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[190] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[189] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[188] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[187] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[186] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[185] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[184] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[183] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[182] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[181] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.025      ; 2.912      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[180] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[179] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[178] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[177] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[176] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[175] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[174] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.004      ; 2.891      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[173] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[171] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[170] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[169] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[168] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[167] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.019      ; 2.906      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[166] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[165] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[164] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[163] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[162] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[161] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[160] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.002      ; 2.889      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[159] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[158] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[157] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[156] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[155] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[154] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[153] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[152] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[151] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[150] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[149] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[148] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[147] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[146] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.018      ; 2.905      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[145] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[144] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[143] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[142] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[141] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[140] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[139] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[138] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[137] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[136] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[135] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[134] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[133] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[132] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.012      ; 2.899      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[131] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[130] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[129] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[128] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[127] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[126] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.013      ; 2.900      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[125] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.009      ; 2.896      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[124] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[123] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[121] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[120] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[119] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[118] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.006      ; 2.893      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[117] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[116] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.010      ; 2.897      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[115] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[114] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[113] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[112] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.991      ; 2.878      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[110] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[109] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.014      ; 2.901      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[108] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[107] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.014      ; 2.901      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[106] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[105] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.014      ; 2.901      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[104] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.014      ; 2.901      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[103] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.014      ; 2.901      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[102] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.017      ; 2.904      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[101] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[100] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[99]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[98]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[97]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[96]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[95]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[94]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[93]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.035      ; 2.922      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[92]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.016      ; 2.903      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[91]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.016      ; 2.903      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[90]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.016      ; 2.903      ;
; -0.847 ; tdm_sr_latch ; tdm_stage_reg[89]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 1.016      ; 2.903      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                        ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node            ; Launch Clock                          ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[191] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[190] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[189] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[188] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[187] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[186] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[185] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[184] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[183] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[182] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[181] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.035      ; 2.912      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[180] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[179] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[178] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[177] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[176] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[175] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[174] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.014      ; 2.891      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[173] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[171] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[170] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[169] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[168] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[167] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.029      ; 2.906      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[166] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[165] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[164] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[163] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[162] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[161] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[160] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.012      ; 2.889      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[159] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[158] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[157] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[156] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[155] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[154] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[153] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[152] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[151] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[150] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[149] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[148] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[147] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[146] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.028      ; 2.905      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[145] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[144] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[143] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[142] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[141] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[140] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[139] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[138] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[137] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[136] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[135] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[134] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[133] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[132] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.022      ; 2.899      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[131] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[130] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[129] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[128] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[127] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[126] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.023      ; 2.900      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[125] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.019      ; 2.896      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[124] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[123] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[121] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[120] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[119] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[118] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.016      ; 2.893      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[117] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[116] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.020      ; 2.897      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[115] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[114] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[113] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[112] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.001      ; 2.878      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[110] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[109] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.024      ; 2.901      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[108] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[107] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.024      ; 2.901      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[106] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[105] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.024      ; 2.901      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[104] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.024      ; 2.901      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[103] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.024      ; 2.901      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[102] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.027      ; 2.904      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[101] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[100] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[99]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[98]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[97]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[96]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[95]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[94]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[93]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.045      ; 2.922      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[92]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.026      ; 2.903      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.026      ; 2.903      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[90]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.026      ; 2.903      ;
; 1.571 ; tdm_sr_latch ; tdm_stage_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 1.026      ; 2.903      ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                        ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node            ; Launch Clock                          ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[383] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[382] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[381] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[380] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[379] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[378] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[377] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[376] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[375] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[374] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[373] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[372] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.044     ; 2.905      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[371] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.045     ; 2.904      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[370] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[369] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[368] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[367] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[366] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[365] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[364] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[363] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.060     ; 2.889      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[362] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.035     ; 2.914      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[361] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.035     ; 2.914      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[360] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.035     ; 2.914      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[359] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.035     ; 2.914      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[358] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.035     ; 2.914      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[357] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[356] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[355] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[353] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[352] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[351] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[350] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.034     ; 2.915      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[349] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[348] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[347] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[346] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[345] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[344] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[343] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[342] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[341] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[340] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[339] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[338] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[337] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.063     ; 2.886      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[336] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.041     ; 2.908      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[335] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[334] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[333] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[332] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[331] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[330] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[329] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[328] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.025     ; 2.924      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[327] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.025     ; 2.924      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[326] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.025     ; 2.924      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[325] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[324] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[323] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[322] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[321] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.027     ; 2.922      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[320] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[319] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[318] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[317] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[316] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[315] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[314] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[313] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[312] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.032     ; 2.917      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[311] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.055     ; 2.894      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[310] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.055     ; 2.894      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[308] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.055     ; 2.894      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[305] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.055     ; 2.894      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[304] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.055     ; 2.894      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[303] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[302] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[301] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[300] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[299] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[298] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[297] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.058     ; 2.891      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[296] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[295] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[294] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[293] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[292] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[291] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[290] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.033     ; 2.916      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[289] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.030     ; 2.919      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[287] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[286] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[285] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[284] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[283] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[282] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[281] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[280] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.038     ; 2.911      ;
; 2.643 ; tdm_sr_latch ; tdm_stage_reg[279] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.052     ; 2.897      ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'm_clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[0]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[0]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[10] ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[10] ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[11] ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[11] ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[1]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[1]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[2]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[2]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[3]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[3]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[4]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[4]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[5]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[5]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[6]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[6]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[7]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[7]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[8]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[8]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[9]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[9]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[0]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[0]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[10] ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[10] ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[11] ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[11] ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[1]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[1]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[2]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[2]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[3]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[3]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[4]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[4]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[5]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[5]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[6]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[6]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[7]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[7]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[8]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[8]  ;
; -2.269 ; 0.500        ; 2.769          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[9]  ;
; -2.269 ; 0.500        ; 2.769          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[9]  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; m_clk ; Rise       ; m_clk                                               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bitclk            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bitclk            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[0]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[0]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_detect       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_detect       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[100] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[100] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[101] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[101] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[102] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[102] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[103] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[103] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[104] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[104] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[105] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[105] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[106] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[106] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[107] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[107] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[108] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[108] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[109] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[109] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[110] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[110] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[111] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[111] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[112] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[112] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[113] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[113] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[114] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[114] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[115] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[115] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[116] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[116] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[117] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[117] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[118] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[118] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[119] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[119] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[120] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[120] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[121] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[121] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[122] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[122] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[123] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[123] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[124] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[124] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[125] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[125] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[126] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[126] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[127] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[127] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[128] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[128] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[129] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[129] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[130] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[130] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[131] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[131] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[132] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[132] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[133] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[133] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[134] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[134] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[135] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[135] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[136] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[136] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[137] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[137] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[138] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[138] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[139] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[139] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[140] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[140] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[141] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[141] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[142] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[142] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[143] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[143] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[144] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[144] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[100] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[100] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[101] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[101] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[102] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[102] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[103] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[103] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[104] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[104] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[105] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[105] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[106] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[106] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[107] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[107] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[108] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[108] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[109] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[109] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[110] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[110] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[111] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[111] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[112] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[112] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[113] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[113] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[114] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[114] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[115] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[115] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[116] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[116] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[117] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[117] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[118] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[118] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[119] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[119] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[120] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[120] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[121] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[121] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[122] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[122] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[123] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[123] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[124] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[124] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[125] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[125] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[126] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[126] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[127] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[127] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[128] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[128] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[129] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[129] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[130] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[130] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[131] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[131] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[132] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[132] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[133] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[133] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[134] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[134] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[135] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[135] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[136] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[136] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[137] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[137] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[138] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[138] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[139] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[139] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[140] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[140] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[141] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[141] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[142] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[142] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[143] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[143] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[144] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[144] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_latch'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[192] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[192] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[193] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[193] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[194] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[194] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[195] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[195] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[196] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[196] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[197] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[197] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[198] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[198] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[199] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[199] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[200] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[200] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[201] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[201] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[202] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[202] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[203] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[203] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[204] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[204] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[205] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[205] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[206] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[206] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[207] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[207] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[208] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[208] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[209] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[209] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[210] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[210] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[211] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[211] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[212] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[212] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[213] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[213] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[214] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[214] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[215] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[215] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[216] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[216] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[217] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[217] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[218] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[218] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[219] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[219] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[220] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[220] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[221] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[221] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[222] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[222] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[223] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[223] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[224] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[224] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[225] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[225] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[226] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[226] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[227] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[227] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[228] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[228] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[229] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[229] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[230] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[230] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[231] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[231] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[232] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[232] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[233] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[233] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[234] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[234] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[235] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[235] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[236] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[236] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[237] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[237] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[238] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[238] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[239] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[239] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[240] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[240] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[241] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[241] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_latch'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[100] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[100] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[101] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[101] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[102] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[102] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[103] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[103] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[104] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[104] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[105] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[105] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[106] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[106] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[107] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[107] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[108] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[108] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[109] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[109] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[10]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[10]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[110] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[110] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[111] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[111] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[112] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[112] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[113] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[113] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[114] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[114] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[115] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[115] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[116] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[116] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[117] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[117] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[118] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[118] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[119] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[119] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[11]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[11]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[120] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[120] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[121] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[121] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[122] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[122] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[123] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[123] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[124] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[124] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[125] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[125] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[126] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[126] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[127] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[127] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[128] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[128] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[129] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[129] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[12]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[12]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[130] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[130] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[131] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[131] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[132] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[132] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[133] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[133] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[134] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[134] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[135] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[135] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[136] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[136] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[137] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[137] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[138] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[138] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[139] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[139] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[13]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[13]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[140] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[140] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[141] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[141] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[142] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[142] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[143] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[143] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[144] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[144] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[0]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[0]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[1]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[1]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[2]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[2]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[3]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[3]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[4]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[4]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[5]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[5]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[6]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[6]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[7]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[7]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[8]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[8]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_data~reg0      ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_data~reg0      ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[0]   ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[0]   ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[100] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[100] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[101] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[101] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[102] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[102] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[103] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[103] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[104] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[104] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[105] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[105] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[106] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[106] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[107] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[107] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[108] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[108] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[109] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[109] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[10]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[10]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[110] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[110] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[111] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[111] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[112] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[112] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[113] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[113] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[114] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[114] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[115] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[115] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[116] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[116] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[117] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[117] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[118] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[118] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[119] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[119] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[11]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[11]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[120] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[120] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[121] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[121] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[122] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[122] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[123] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[123] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[124] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[124] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[125] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[125] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[126] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[126] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[127] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[127] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[128] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[128] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[129] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[129] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[12]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[12]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[130] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[130] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[131] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[131] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[132] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[132] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[133] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[133] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[134] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[134] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[135] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[135] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[0]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[0]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[1]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[1]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[2]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[2]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[3]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[3]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[4]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[4]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[5]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[5]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[6]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[6]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[7]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[7]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[8]    ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[8]    ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_data~reg0      ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_data~reg0      ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[0]   ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[0]   ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[100] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[100] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[101] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[101] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[102] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[102] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[103] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[103] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[104] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[104] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[105] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[105] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[106] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[106] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[107] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[107] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[108] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[108] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[109] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[109] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[10]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[10]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[110] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[110] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[111] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[111] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[112] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[112] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[113] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[113] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[114] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[114] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[115] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[115] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[116] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[116] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[117] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[117] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[118] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[118] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[119] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[119] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[11]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[11]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[120] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[120] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[121] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[121] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[122] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[122] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[123] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[123] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[124] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[124] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[125] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[125] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[126] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[126] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[127] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[127] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[128] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[128] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[129] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[129] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[12]  ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[12]  ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[130] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[130] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[131] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[131] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[132] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[132] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[133] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[133] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[134] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[134] ;
; 23.758 ; 25.000       ; 1.242          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[135] ;
; 23.758 ; 25.000       ; 1.242          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[135] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'adat0_bitclk_in'                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[0] ;
; 97.059 ; 100.000      ; 2.941          ; Port Rate        ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in                       ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'adat1_bitclk_in'                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[1] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[1] ;
; 97.059 ; 100.000      ; 2.941          ; Port Rate        ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in                       ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; adat0_in  ; m_clk      ; 0.520 ; 0.520 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; 0.742 ; 0.742 ; Rise       ; m_clk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; adat0_in  ; m_clk      ; 0.118 ; 0.118 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; 0.179 ; 0.179 ; Rise       ; m_clk           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.194 ; 9.194 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.111 ; 9.111 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 8.775 ; 8.775 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.135 ; 9.135 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.194 ; 9.194 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.276 ; 8.276 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.276 ; 8.276 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.263 ; 8.263 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.260 ; 8.260 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.274 ; 8.274 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 7.235 ; 7.235 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 7.063 ; 7.063 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 4.195 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 7.550 ; 7.550 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 7.629 ; 7.629 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 4.195 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 4.185 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 7.540 ; 7.540 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 7.619 ; 7.619 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 4.185 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 8.775 ; 8.775 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.111 ; 9.111 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 8.775 ; 8.775 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.135 ; 9.135 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.194 ; 9.194 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.260 ; 8.260 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.276 ; 8.276 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.263 ; 8.263 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.260 ; 8.260 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.274 ; 8.274 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 7.235 ; 7.235 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 7.063 ; 7.063 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 4.195 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 7.550 ; 7.550 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 7.629 ; 7.629 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 4.195 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 4.185 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 7.540 ; 7.540 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 7.619 ; 7.619 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 4.185 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+--------------------------------------------------------------------+
; Fast Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; m_clk                                     ; -1.358 ; -105.359      ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; -0.656 ; -96.535       ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -0.652 ; -101.350      ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; -0.289 ; -22.453       ;
; tdm_pll|altpll_component|pll|clk[0]       ; -0.279 ; -20.533       ;
; ADAT_receiver:adat0_receiver|adat_latch   ; -0.184 ; -11.041       ;
; ADAT_receiver:adat1_receiver|adat_latch   ; 0.608  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; m_clk                                     ; -1.011 ; -1.923        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -0.079 ; -0.079        ;
; ADAT_receiver:adat1_receiver|adat_latch   ; 0.162  ; 0.000         ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.223  ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]       ; 0.228  ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; 0.238  ; 0.000         ;
; ADAT_receiver:adat0_receiver|adat_latch   ; 0.864  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Recovery Summary                                      ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; ADAT_receiver:adat0_receiver|adat_latch ; -0.081 ; -15.552       ;
; ADAT_receiver:adat1_receiver|adat_latch ; 0.320  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Removal Summary                                      ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; ADAT_receiver:adat1_receiver|adat_latch ; 0.550 ; 0.000         ;
; ADAT_receiver:adat0_receiver|adat_latch ; 0.951 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; m_clk                                     ; -1.519 ; -224.292      ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; -0.500 ; -453.000      ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; -0.500 ; -453.000      ;
; ADAT_receiver:adat0_receiver|adat_latch   ; -0.500 ; -192.000      ;
; ADAT_receiver:adat1_receiver|adat_latch   ; -0.500 ; -192.000      ;
; tdm_pll|altpll_component|pll|clk[0]       ; 24.000 ; 0.000         ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; 24.000 ; 0.000         ;
; adat0_bitclk_in                           ; 50.000 ; 0.000         ;
; adat1_bitclk_in                           ; 50.000 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'm_clk'                                                                                                                                                          ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.358 ; ADAT_receiver:adat0_receiver|adat_sync_mask      ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; -0.015     ; 2.375      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.348 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.380      ;
; -1.291 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.324      ;
; -1.291 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.324      ;
; -1.291 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 2.325      ;
; -1.291 ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; ADAT_receiver:adat1_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.002      ; 2.325      ;
; -1.283 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.316      ;
; -1.283 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.316      ;
; -1.281 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_data[0]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.314      ;
; -1.281 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_data[1]        ; m_clk        ; m_clk       ; 1.000        ; 0.001      ; 2.314      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.255 ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.287      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.247 ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.279      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.246 ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.278      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.245 ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.277      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.242 ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.274      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.241 ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.273      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.237 ; ADAT_receiver:adat1_receiver|adat_bit_counter[2] ; ADAT_receiver:adat1_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.269      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.257      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[4] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[6] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.217 ; ADAT_receiver:adat0_receiver|adat_bit_counter[5] ; ADAT_receiver:adat0_receiver|adat_bit_counter[7] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.249      ;
; -1.215 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[0] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.247      ;
; -1.215 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[1] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.247      ;
; -1.215 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[2] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.247      ;
; -1.215 ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; ADAT_receiver:adat0_receiver|adat_bit_counter[3] ; m_clk        ; m_clk       ; 1.000        ; 0.000      ; 2.247      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.656 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.703      ;
; -0.639 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.686      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.589 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.638      ;
; -0.588 ; ADAT_receiver:adat1_receiver|adat_data_shift[250] ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.635      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[170] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[169] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[168] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[167] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.582 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[172] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.637      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.581 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.641      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[16]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[15]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[14]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.579 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.623      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[43]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[42]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[40]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.576 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[39]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.020      ; 1.628      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[180] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[179] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[178] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[175] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[174] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.575 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.008      ; 1.615      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[130] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[129] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[125] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.574 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[28]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.572 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.017      ; 1.621      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[170] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[169] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[168] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[167] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.565 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[172] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.023      ; 1.620      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[100] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[99]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[97]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[95]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[93]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.035      ; 1.631      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.564 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.624      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[35]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[34]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[33]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.563 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[29]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.028      ; 1.623      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[16]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[15]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[14]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.562 ; ADAT_receiver:adat1_receiver|adat_data_shift[247] ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.606      ;
; -0.559 ; ADAT_receiver:adat1_receiver|adat_data_shift[246] ; ADAT_receiver:adat1_receiver|adat_data_out[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 1.000        ; 0.037      ; 1.628      ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.652 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.694      ;
; -0.638 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.680      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.615 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.652      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.605 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.639      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.005      ; 1.638      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.596 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.618      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.592 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.608      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.591 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.002      ; 1.625      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.604      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.578 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.016     ; 1.594      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[87]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[86]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[85]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[84]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[83]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[82]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[81]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.577 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[80]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.599      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[143] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[142] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[141] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[140] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[139] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[138] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[137] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.575 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[14]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.015      ; 1.622      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[191] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[190] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[189] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[188] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[187] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[97]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.012      ; 1.614      ;
; -0.570 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.007      ; 1.609      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[5]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.609      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[4]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.609      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.609      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.609      ;
; -0.567 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.010      ; 1.609      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[133] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[131] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[130] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[129] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[17]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.564 ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_data_out[16]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; 0.014      ; 1.610      ;
; -0.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[87]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.585      ;
; -0.563 ; ADAT_receiver:adat0_receiver|adat_data_shift[251] ; ADAT_receiver:adat0_receiver|adat_data_out[86]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 1.000        ; -0.010     ; 1.585      ;
+--------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                                                                                   ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.289 ; tdm_stage_reg[78]  ; tdm_shift_reg[78]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.703     ; 0.618      ;
; -0.250 ; tdm_stage_reg[36]  ; tdm_shift_reg[36]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.687     ; 0.595      ;
; -0.248 ; tdm_stage_reg[116] ; tdm_shift_reg[116] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.695     ; 0.585      ;
; -0.225 ; tdm_stage_reg[102] ; tdm_shift_reg[102] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.563      ;
; -0.224 ; tdm_stage_reg[108] ; tdm_shift_reg[108] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.562      ;
; -0.215 ; tdm_stage_reg[156] ; tdm_shift_reg[156] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.553      ;
; -0.209 ; tdm_stage_reg[48]  ; tdm_shift_reg[48]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.541      ;
; -0.207 ; tdm_stage_reg[59]  ; tdm_shift_reg[59]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.539      ;
; -0.206 ; tdm_stage_reg[0]   ; tdm_shift_reg[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.546      ;
; -0.206 ; tdm_stage_reg[57]  ; tdm_shift_reg[57]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.538      ;
; -0.201 ; tdm_stage_reg[115] ; tdm_shift_reg[115] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.540      ;
; -0.192 ; tdm_stage_reg[167] ; tdm_shift_reg[167] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.531      ;
; -0.191 ; tdm_stage_reg[173] ; tdm_shift_reg[173] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.530      ;
; -0.187 ; tdm_stage_reg[148] ; tdm_shift_reg[148] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.526      ;
; -0.187 ; tdm_stage_reg[150] ; tdm_shift_reg[150] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.526      ;
; -0.187 ; tdm_stage_reg[155] ; tdm_shift_reg[155] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.525      ;
; -0.186 ; tdm_stage_reg[65]  ; tdm_shift_reg[65]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.527      ;
; -0.186 ; tdm_stage_reg[71]  ; tdm_shift_reg[71]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.525      ;
; -0.186 ; tdm_stage_reg[137] ; tdm_shift_reg[137] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.525      ;
; -0.185 ; tdm_stage_reg[10]  ; tdm_shift_reg[10]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.523      ;
; -0.185 ; tdm_stage_reg[119] ; tdm_shift_reg[119] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.526      ;
; -0.185 ; tdm_stage_reg[143] ; tdm_shift_reg[143] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.525      ;
; -0.185 ; tdm_stage_reg[144] ; tdm_shift_reg[144] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.525      ;
; -0.185 ; tdm_stage_reg[157] ; tdm_shift_reg[157] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.523      ;
; -0.185 ; tdm_stage_reg[160] ; tdm_shift_reg[160] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.524      ;
; -0.184 ; tdm_stage_reg[75]  ; tdm_shift_reg[75]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.523      ;
; -0.184 ; tdm_stage_reg[129] ; tdm_shift_reg[129] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.525      ;
; -0.184 ; tdm_stage_reg[165] ; tdm_shift_reg[165] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.523      ;
; -0.183 ; tdm_stage_reg[72]  ; tdm_shift_reg[72]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.522      ;
; -0.183 ; tdm_stage_reg[130] ; tdm_shift_reg[130] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.524      ;
; -0.183 ; tdm_stage_reg[134] ; tdm_shift_reg[134] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.522      ;
; -0.183 ; tdm_stage_reg[146] ; tdm_shift_reg[146] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.522      ;
; -0.183 ; tdm_stage_reg[172] ; tdm_shift_reg[172] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.522      ;
; -0.183 ; tdm_stage_reg[179] ; tdm_shift_reg[179] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.523      ;
; -0.183 ; tdm_stage_reg[188] ; tdm_shift_reg[188] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.523      ;
; -0.182 ; tdm_stage_reg[133] ; tdm_shift_reg[133] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.523      ;
; -0.182 ; tdm_stage_reg[166] ; tdm_shift_reg[166] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.521      ;
; -0.180 ; tdm_stage_reg[73]  ; tdm_shift_reg[73]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.519      ;
; -0.180 ; tdm_stage_reg[111] ; tdm_shift_reg[111] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.519      ;
; -0.180 ; tdm_stage_reg[147] ; tdm_shift_reg[147] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.519      ;
; -0.178 ; tdm_stage_reg[122] ; tdm_shift_reg[122] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.519      ;
; -0.176 ; tdm_stage_reg[176] ; tdm_shift_reg[176] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.516      ;
; -0.161 ; tdm_stage_reg[123] ; tdm_shift_reg[123] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.502      ;
; -0.160 ; tdm_stage_reg[180] ; tdm_shift_reg[180] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.500      ;
; -0.159 ; tdm_stage_reg[61]  ; tdm_shift_reg[61]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.491      ;
; -0.157 ; tdm_stage_reg[58]  ; tdm_shift_reg[58]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.489      ;
; -0.156 ; tdm_stage_reg[56]  ; tdm_shift_reg[56]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.488      ;
; -0.156 ; tdm_stage_reg[60]  ; tdm_shift_reg[60]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.488      ;
; -0.156 ; tdm_stage_reg[171] ; tdm_shift_reg[171] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.495      ;
; -0.155 ; tdm_stage_reg[55]  ; tdm_shift_reg[55]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.700     ; 0.487      ;
; -0.143 ; tdm_stage_reg[127] ; tdm_shift_reg[127] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.484      ;
; -0.138 ; tdm_stage_reg[76]  ; tdm_shift_reg[76]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.479      ;
; -0.138 ; tdm_stage_reg[138] ; tdm_shift_reg[138] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.477      ;
; -0.138 ; tdm_stage_reg[189] ; tdm_shift_reg[189] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.478      ;
; -0.137 ; tdm_stage_reg[125] ; tdm_shift_reg[125] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.478      ;
; -0.137 ; tdm_stage_reg[135] ; tdm_shift_reg[135] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.476      ;
; -0.137 ; tdm_stage_reg[140] ; tdm_shift_reg[140] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.477      ;
; -0.136 ; tdm_stage_reg[62]  ; tdm_shift_reg[62]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.475      ;
; -0.136 ; tdm_stage_reg[132] ; tdm_shift_reg[132] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.475      ;
; -0.136 ; tdm_stage_reg[139] ; tdm_shift_reg[139] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.475      ;
; -0.136 ; tdm_stage_reg[153] ; tdm_shift_reg[153] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.474      ;
; -0.135 ; tdm_stage_reg[69]  ; tdm_shift_reg[69]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[112] ; tdm_shift_reg[112] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[113] ; tdm_shift_reg[113] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[136] ; tdm_shift_reg[136] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[149] ; tdm_shift_reg[149] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[163] ; tdm_shift_reg[163] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.135 ; tdm_stage_reg[169] ; tdm_shift_reg[169] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.474      ;
; -0.134 ; tdm_stage_reg[18]  ; tdm_shift_reg[18]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.473      ;
; -0.134 ; tdm_stage_reg[19]  ; tdm_shift_reg[19]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.474      ;
; -0.134 ; tdm_stage_reg[70]  ; tdm_shift_reg[70]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.473      ;
; -0.134 ; tdm_stage_reg[106] ; tdm_shift_reg[106] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.475      ;
; -0.134 ; tdm_stage_reg[110] ; tdm_shift_reg[110] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.475      ;
; -0.134 ; tdm_stage_reg[128] ; tdm_shift_reg[128] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.475      ;
; -0.134 ; tdm_stage_reg[152] ; tdm_shift_reg[152] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.473      ;
; -0.134 ; tdm_stage_reg[154] ; tdm_shift_reg[154] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.472      ;
; -0.134 ; tdm_stage_reg[158] ; tdm_shift_reg[158] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.472      ;
; -0.134 ; tdm_stage_reg[174] ; tdm_shift_reg[174] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.474      ;
; -0.134 ; tdm_stage_reg[177] ; tdm_shift_reg[177] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.474      ;
; -0.134 ; tdm_stage_reg[187] ; tdm_shift_reg[187] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.474      ;
; -0.134 ; tdm_stage_reg[191] ; tdm_shift_reg[191] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.474      ;
; -0.133 ; tdm_stage_reg[46]  ; tdm_shift_reg[46]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.472      ;
; -0.133 ; tdm_stage_reg[66]  ; tdm_shift_reg[66]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.474      ;
; -0.133 ; tdm_stage_reg[74]  ; tdm_shift_reg[74]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.472      ;
; -0.133 ; tdm_stage_reg[117] ; tdm_shift_reg[117] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.472      ;
; -0.133 ; tdm_stage_reg[118] ; tdm_shift_reg[118] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.474      ;
; -0.133 ; tdm_stage_reg[145] ; tdm_shift_reg[145] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.473      ;
; -0.133 ; tdm_stage_reg[162] ; tdm_shift_reg[162] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.472      ;
; -0.133 ; tdm_stage_reg[168] ; tdm_shift_reg[168] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.472      ;
; -0.133 ; tdm_stage_reg[190] ; tdm_shift_reg[190] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.473      ;
; -0.132 ; tdm_stage_reg[8]   ; tdm_shift_reg[8]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.473      ;
; -0.132 ; tdm_stage_reg[64]  ; tdm_shift_reg[64]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.473      ;
; -0.132 ; tdm_stage_reg[67]  ; tdm_shift_reg[67]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.473      ;
; -0.132 ; tdm_stage_reg[142] ; tdm_shift_reg[142] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.472      ;
; -0.132 ; tdm_stage_reg[151] ; tdm_shift_reg[151] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.471      ;
; -0.131 ; tdm_stage_reg[37]  ; tdm_shift_reg[37]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.693     ; 0.470      ;
; -0.131 ; tdm_stage_reg[68]  ; tdm_shift_reg[68]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.472      ;
; -0.131 ; tdm_stage_reg[124] ; tdm_shift_reg[124] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.691     ; 0.472      ;
; -0.131 ; tdm_stage_reg[159] ; tdm_shift_reg[159] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.694     ; 0.469      ;
; -0.131 ; tdm_stage_reg[178] ; tdm_shift_reg[178] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0]~1 ; 1.000        ; -0.692     ; 0.471      ;
+--------+--------------------+--------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tdm_pll|altpll_component|pll|clk[0]'                                                                                                                   ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.279 ; tdm_stage_reg[78]  ; tdm_shift_reg[78]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.693     ; 0.618      ;
; -0.240 ; tdm_stage_reg[36]  ; tdm_shift_reg[36]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.677     ; 0.595      ;
; -0.238 ; tdm_stage_reg[116] ; tdm_shift_reg[116] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.685     ; 0.585      ;
; -0.215 ; tdm_stage_reg[102] ; tdm_shift_reg[102] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.563      ;
; -0.214 ; tdm_stage_reg[108] ; tdm_shift_reg[108] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.562      ;
; -0.205 ; tdm_stage_reg[156] ; tdm_shift_reg[156] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.553      ;
; -0.199 ; tdm_stage_reg[48]  ; tdm_shift_reg[48]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.541      ;
; -0.197 ; tdm_stage_reg[59]  ; tdm_shift_reg[59]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.539      ;
; -0.196 ; tdm_stage_reg[0]   ; tdm_shift_reg[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.546      ;
; -0.196 ; tdm_stage_reg[57]  ; tdm_shift_reg[57]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.538      ;
; -0.191 ; tdm_stage_reg[115] ; tdm_shift_reg[115] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.540      ;
; -0.182 ; tdm_stage_reg[167] ; tdm_shift_reg[167] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.531      ;
; -0.181 ; tdm_stage_reg[173] ; tdm_shift_reg[173] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.530      ;
; -0.177 ; tdm_stage_reg[148] ; tdm_shift_reg[148] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.526      ;
; -0.177 ; tdm_stage_reg[150] ; tdm_shift_reg[150] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.526      ;
; -0.177 ; tdm_stage_reg[155] ; tdm_shift_reg[155] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.525      ;
; -0.176 ; tdm_stage_reg[65]  ; tdm_shift_reg[65]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.527      ;
; -0.176 ; tdm_stage_reg[71]  ; tdm_shift_reg[71]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.525      ;
; -0.176 ; tdm_stage_reg[137] ; tdm_shift_reg[137] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.525      ;
; -0.175 ; tdm_stage_reg[10]  ; tdm_shift_reg[10]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.523      ;
; -0.175 ; tdm_stage_reg[119] ; tdm_shift_reg[119] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.526      ;
; -0.175 ; tdm_stage_reg[143] ; tdm_shift_reg[143] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.525      ;
; -0.175 ; tdm_stage_reg[144] ; tdm_shift_reg[144] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.525      ;
; -0.175 ; tdm_stage_reg[157] ; tdm_shift_reg[157] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.523      ;
; -0.175 ; tdm_stage_reg[160] ; tdm_shift_reg[160] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.524      ;
; -0.174 ; tdm_stage_reg[75]  ; tdm_shift_reg[75]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.523      ;
; -0.174 ; tdm_stage_reg[129] ; tdm_shift_reg[129] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.525      ;
; -0.174 ; tdm_stage_reg[165] ; tdm_shift_reg[165] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.523      ;
; -0.173 ; tdm_stage_reg[72]  ; tdm_shift_reg[72]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.522      ;
; -0.173 ; tdm_stage_reg[130] ; tdm_shift_reg[130] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.524      ;
; -0.173 ; tdm_stage_reg[134] ; tdm_shift_reg[134] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.522      ;
; -0.173 ; tdm_stage_reg[146] ; tdm_shift_reg[146] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.522      ;
; -0.173 ; tdm_stage_reg[172] ; tdm_shift_reg[172] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.522      ;
; -0.173 ; tdm_stage_reg[179] ; tdm_shift_reg[179] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.523      ;
; -0.173 ; tdm_stage_reg[188] ; tdm_shift_reg[188] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.523      ;
; -0.172 ; tdm_stage_reg[133] ; tdm_shift_reg[133] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.523      ;
; -0.172 ; tdm_stage_reg[166] ; tdm_shift_reg[166] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.521      ;
; -0.170 ; tdm_stage_reg[73]  ; tdm_shift_reg[73]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.519      ;
; -0.170 ; tdm_stage_reg[111] ; tdm_shift_reg[111] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.519      ;
; -0.170 ; tdm_stage_reg[147] ; tdm_shift_reg[147] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.519      ;
; -0.168 ; tdm_stage_reg[122] ; tdm_shift_reg[122] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.519      ;
; -0.166 ; tdm_stage_reg[176] ; tdm_shift_reg[176] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.516      ;
; -0.151 ; tdm_stage_reg[123] ; tdm_shift_reg[123] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.502      ;
; -0.150 ; tdm_stage_reg[180] ; tdm_shift_reg[180] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.500      ;
; -0.149 ; tdm_stage_reg[61]  ; tdm_shift_reg[61]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.491      ;
; -0.147 ; tdm_stage_reg[58]  ; tdm_shift_reg[58]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.489      ;
; -0.146 ; tdm_stage_reg[56]  ; tdm_shift_reg[56]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.488      ;
; -0.146 ; tdm_stage_reg[60]  ; tdm_shift_reg[60]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.488      ;
; -0.146 ; tdm_stage_reg[171] ; tdm_shift_reg[171] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.495      ;
; -0.145 ; tdm_stage_reg[55]  ; tdm_shift_reg[55]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.690     ; 0.487      ;
; -0.133 ; tdm_stage_reg[127] ; tdm_shift_reg[127] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.484      ;
; -0.128 ; tdm_stage_reg[76]  ; tdm_shift_reg[76]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.479      ;
; -0.128 ; tdm_stage_reg[138] ; tdm_shift_reg[138] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.477      ;
; -0.128 ; tdm_stage_reg[189] ; tdm_shift_reg[189] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.478      ;
; -0.127 ; tdm_stage_reg[125] ; tdm_shift_reg[125] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.478      ;
; -0.127 ; tdm_stage_reg[135] ; tdm_shift_reg[135] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.476      ;
; -0.127 ; tdm_stage_reg[140] ; tdm_shift_reg[140] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.477      ;
; -0.126 ; tdm_stage_reg[62]  ; tdm_shift_reg[62]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.475      ;
; -0.126 ; tdm_stage_reg[132] ; tdm_shift_reg[132] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.475      ;
; -0.126 ; tdm_stage_reg[139] ; tdm_shift_reg[139] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.475      ;
; -0.126 ; tdm_stage_reg[153] ; tdm_shift_reg[153] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.474      ;
; -0.125 ; tdm_stage_reg[69]  ; tdm_shift_reg[69]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[112] ; tdm_shift_reg[112] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[113] ; tdm_shift_reg[113] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[136] ; tdm_shift_reg[136] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[149] ; tdm_shift_reg[149] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[163] ; tdm_shift_reg[163] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.125 ; tdm_stage_reg[169] ; tdm_shift_reg[169] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.474      ;
; -0.124 ; tdm_stage_reg[18]  ; tdm_shift_reg[18]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.473      ;
; -0.124 ; tdm_stage_reg[19]  ; tdm_shift_reg[19]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.474      ;
; -0.124 ; tdm_stage_reg[70]  ; tdm_shift_reg[70]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.473      ;
; -0.124 ; tdm_stage_reg[106] ; tdm_shift_reg[106] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.475      ;
; -0.124 ; tdm_stage_reg[110] ; tdm_shift_reg[110] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.475      ;
; -0.124 ; tdm_stage_reg[128] ; tdm_shift_reg[128] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.475      ;
; -0.124 ; tdm_stage_reg[152] ; tdm_shift_reg[152] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.473      ;
; -0.124 ; tdm_stage_reg[154] ; tdm_shift_reg[154] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.472      ;
; -0.124 ; tdm_stage_reg[158] ; tdm_shift_reg[158] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.472      ;
; -0.124 ; tdm_stage_reg[174] ; tdm_shift_reg[174] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.474      ;
; -0.124 ; tdm_stage_reg[177] ; tdm_shift_reg[177] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.474      ;
; -0.124 ; tdm_stage_reg[187] ; tdm_shift_reg[187] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.474      ;
; -0.124 ; tdm_stage_reg[191] ; tdm_shift_reg[191] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.474      ;
; -0.123 ; tdm_stage_reg[46]  ; tdm_shift_reg[46]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.472      ;
; -0.123 ; tdm_stage_reg[66]  ; tdm_shift_reg[66]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.474      ;
; -0.123 ; tdm_stage_reg[74]  ; tdm_shift_reg[74]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.472      ;
; -0.123 ; tdm_stage_reg[117] ; tdm_shift_reg[117] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.472      ;
; -0.123 ; tdm_stage_reg[118] ; tdm_shift_reg[118] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.474      ;
; -0.123 ; tdm_stage_reg[145] ; tdm_shift_reg[145] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.473      ;
; -0.123 ; tdm_stage_reg[162] ; tdm_shift_reg[162] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.472      ;
; -0.123 ; tdm_stage_reg[168] ; tdm_shift_reg[168] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.472      ;
; -0.123 ; tdm_stage_reg[190] ; tdm_shift_reg[190] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.473      ;
; -0.122 ; tdm_stage_reg[8]   ; tdm_shift_reg[8]   ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.473      ;
; -0.122 ; tdm_stage_reg[64]  ; tdm_shift_reg[64]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.473      ;
; -0.122 ; tdm_stage_reg[67]  ; tdm_shift_reg[67]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.473      ;
; -0.122 ; tdm_stage_reg[142] ; tdm_shift_reg[142] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.472      ;
; -0.122 ; tdm_stage_reg[151] ; tdm_shift_reg[151] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.471      ;
; -0.121 ; tdm_stage_reg[37]  ; tdm_shift_reg[37]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.683     ; 0.470      ;
; -0.121 ; tdm_stage_reg[68]  ; tdm_shift_reg[68]  ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.472      ;
; -0.121 ; tdm_stage_reg[124] ; tdm_shift_reg[124] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.681     ; 0.472      ;
; -0.121 ; tdm_stage_reg[159] ; tdm_shift_reg[159] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.684     ; 0.469      ;
; -0.121 ; tdm_stage_reg[178] ; tdm_shift_reg[178] ; ADAT_receiver:adat1_receiver|adat_latch ; tdm_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.682     ; 0.471      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.184 ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ; tdm_stage_reg[192] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.621     ; 0.595      ;
; -0.183 ; ADAT_receiver:adat0_receiver|adat_data_out[5]   ; tdm_stage_reg[197] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.621     ; 0.594      ;
; -0.183 ; ADAT_receiver:adat0_receiver|adat_data_out[1]   ; tdm_stage_reg[193] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.621     ; 0.594      ;
; -0.182 ; ADAT_receiver:adat0_receiver|adat_data_out[3]   ; tdm_stage_reg[195] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.621     ; 0.593      ;
; -0.178 ; ADAT_receiver:adat0_receiver|adat_data_out[4]   ; tdm_stage_reg[196] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.621     ; 0.589      ;
; -0.158 ; ADAT_receiver:adat0_receiver|adat_data_out[171] ; tdm_stage_reg[363] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.562      ;
; -0.156 ; ADAT_receiver:adat0_receiver|adat_data_out[32]  ; tdm_stage_reg[224] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.560      ;
; -0.155 ; ADAT_receiver:adat0_receiver|adat_data_out[149] ; tdm_stage_reg[341] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.559      ;
; -0.155 ; ADAT_receiver:adat0_receiver|adat_data_out[37]  ; tdm_stage_reg[229] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.559      ;
; -0.154 ; ADAT_receiver:adat0_receiver|adat_data_out[38]  ; tdm_stage_reg[230] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.558      ;
; -0.152 ; ADAT_receiver:adat0_receiver|adat_data_out[101] ; tdm_stage_reg[293] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.556      ;
; -0.152 ; ADAT_receiver:adat0_receiver|adat_data_out[55]  ; tdm_stage_reg[247] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.558      ;
; -0.151 ; ADAT_receiver:adat0_receiver|adat_data_out[35]  ; tdm_stage_reg[227] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.555      ;
; -0.139 ; ADAT_receiver:adat0_receiver|adat_data_out[121] ; tdm_stage_reg[313] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.545      ;
; -0.139 ; ADAT_receiver:adat0_receiver|adat_data_out[53]  ; tdm_stage_reg[245] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.545      ;
; -0.102 ; ADAT_receiver:adat0_receiver|adat_data_out[166] ; tdm_stage_reg[358] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.508      ;
; -0.099 ; ADAT_receiver:adat0_receiver|adat_data_out[88]  ; tdm_stage_reg[280] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.504      ;
; -0.094 ; ADAT_receiver:adat0_receiver|adat_data_out[91]  ; tdm_stage_reg[283] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.499      ;
; -0.075 ; ADAT_receiver:adat0_receiver|adat_data_out[173] ; tdm_stage_reg[365] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.479      ;
; -0.075 ; ADAT_receiver:adat0_receiver|adat_data_out[27]  ; tdm_stage_reg[219] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.479      ;
; -0.075 ; ADAT_receiver:adat0_receiver|adat_data_out[25]  ; tdm_stage_reg[217] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.479      ;
; -0.075 ; ADAT_receiver:adat0_receiver|adat_data_out[8]   ; tdm_stage_reg[200] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.479      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[176] ; tdm_stage_reg[368] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[157] ; tdm_stage_reg[349] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[123] ; tdm_stage_reg[315] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.479      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[103] ; tdm_stage_reg[295] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[98]  ; tdm_stage_reg[290] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[28]  ; tdm_stage_reg[220] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[24]  ; tdm_stage_reg[216] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.074 ; ADAT_receiver:adat0_receiver|adat_data_out[7]   ; tdm_stage_reg[199] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.478      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[154] ; tdm_stage_reg[346] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.477      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[132] ; tdm_stage_reg[324] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.479      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[50]  ; tdm_stage_reg[242] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.479      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[42]  ; tdm_stage_reg[234] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.479      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[26]  ; tdm_stage_reg[218] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.477      ;
; -0.073 ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ; tdm_stage_reg[204] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.477      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[180] ; tdm_stage_reg[372] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.477      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[178] ; tdm_stage_reg[370] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[145] ; tdm_stage_reg[337] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[99]  ; tdm_stage_reg[291] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[54]  ; tdm_stage_reg[246] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.478      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[52]  ; tdm_stage_reg[244] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.478      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[30]  ; tdm_stage_reg[222] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ; tdm_stage_reg[205] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ; tdm_stage_reg[202] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.072 ; ADAT_receiver:adat0_receiver|adat_data_out[9]   ; tdm_stage_reg[201] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.476      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[155] ; tdm_stage_reg[347] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.475      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[151] ; tdm_stage_reg[343] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.475      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[147] ; tdm_stage_reg[339] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.475      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[135] ; tdm_stage_reg[327] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.475      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[122] ; tdm_stage_reg[314] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.476      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[85]  ; tdm_stage_reg[277] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[81]  ; tdm_stage_reg[273] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[68]  ; tdm_stage_reg[260] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[49]  ; tdm_stage_reg[241] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[48]  ; tdm_stage_reg[240] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.071 ; ADAT_receiver:adat0_receiver|adat_data_out[47]  ; tdm_stage_reg[239] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.477      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[172] ; tdm_stage_reg[364] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.474      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[164] ; tdm_stage_reg[356] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.475      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[152] ; tdm_stage_reg[344] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.474      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[140] ; tdm_stage_reg[332] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.475      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[126] ; tdm_stage_reg[318] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.475      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[89]  ; tdm_stage_reg[281] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.475      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[56]  ; tdm_stage_reg[248] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.475      ;
; -0.070 ; ADAT_receiver:adat0_receiver|adat_data_out[23]  ; tdm_stage_reg[215] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.474      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[150] ; tdm_stage_reg[342] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.473      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[148] ; tdm_stage_reg[340] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.473      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[95]  ; tdm_stage_reg[287] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.474      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[83]  ; tdm_stage_reg[275] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.475      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[59]  ; tdm_stage_reg[251] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.474      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[34]  ; tdm_stage_reg[226] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.473      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[33]  ; tdm_stage_reg[225] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.473      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ; tdm_stage_reg[203] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.473      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[96]  ; tdm_stage_reg[288] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.474      ;
; -0.069 ; ADAT_receiver:adat0_receiver|adat_data_out[115] ; tdm_stage_reg[307] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[177] ; tdm_stage_reg[369] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.472      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[175] ; tdm_stage_reg[367] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.472      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[168] ; tdm_stage_reg[360] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[156] ; tdm_stage_reg[348] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.472      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[102] ; tdm_stage_reg[294] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.472      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[93]  ; tdm_stage_reg[285] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.473      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[80]  ; tdm_stage_reg[272] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[76]  ; tdm_stage_reg[268] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[72]  ; tdm_stage_reg[264] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[69]  ; tdm_stage_reg[261] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[66]  ; tdm_stage_reg[258] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.474      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[61]  ; tdm_stage_reg[253] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.473      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[60]  ; tdm_stage_reg[252] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.473      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[58]  ; tdm_stage_reg[250] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.473      ;
; -0.068 ; ADAT_receiver:adat0_receiver|adat_data_out[57]  ; tdm_stage_reg[249] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.627     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[144] ; tdm_stage_reg[336] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.471      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[100] ; tdm_stage_reg[292] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.628     ; 0.471      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[84]  ; tdm_stage_reg[276] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[82]  ; tdm_stage_reg[274] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; tdm_stage_reg[269] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; tdm_stage_reg[267] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; tdm_stage_reg[265] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[70]  ; tdm_stage_reg[262] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[67]  ; tdm_stage_reg[259] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
; -0.067 ; ADAT_receiver:adat0_receiver|adat_data_out[45]  ; tdm_stage_reg[237] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; -0.626     ; 0.473      ;
+--------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                                                                 ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.608 ; ADAT_receiver:adat1_receiver|adat_data_out[83]  ; tdm_stage_reg[83]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.499      ;
; 0.609 ; ADAT_receiver:adat1_receiver|adat_data_out[92]  ; tdm_stage_reg[92]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.498      ;
; 0.615 ; ADAT_receiver:adat1_receiver|adat_data_out[43]  ; tdm_stage_reg[43]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.492      ;
; 0.621 ; ADAT_receiver:adat1_receiver|adat_data_out[91]  ; tdm_stage_reg[91]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.486      ;
; 0.625 ; ADAT_receiver:adat1_receiver|adat_data_out[185] ; tdm_stage_reg[185] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.482      ;
; 0.626 ; ADAT_receiver:adat1_receiver|adat_data_out[6]   ; tdm_stage_reg[6]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.480      ;
; 0.627 ; ADAT_receiver:adat1_receiver|adat_data_out[113] ; tdm_stage_reg[113] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.479      ;
; 0.627 ; ADAT_receiver:adat1_receiver|adat_data_out[112] ; tdm_stage_reg[112] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.479      ;
; 0.627 ; ADAT_receiver:adat1_receiver|adat_data_out[17]  ; tdm_stage_reg[17]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.478      ;
; 0.627 ; ADAT_receiver:adat1_receiver|adat_data_out[7]   ; tdm_stage_reg[7]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.479      ;
; 0.628 ; ADAT_receiver:adat1_receiver|adat_data_out[114] ; tdm_stage_reg[114] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.478      ;
; 0.628 ; ADAT_receiver:adat1_receiver|adat_data_out[89]  ; tdm_stage_reg[89]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.479      ;
; 0.628 ; ADAT_receiver:adat1_receiver|adat_data_out[24]  ; tdm_stage_reg[24]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.477      ;
; 0.628 ; ADAT_receiver:adat1_receiver|adat_data_out[1]   ; tdm_stage_reg[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.478      ;
; 0.628 ; ADAT_receiver:adat1_receiver|adat_data_out[3]   ; tdm_stage_reg[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[100] ; tdm_stage_reg[100] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[96]  ; tdm_stage_reg[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[95]  ; tdm_stage_reg[95]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[90]  ; tdm_stage_reg[90]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[45]  ; tdm_stage_reg[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.478      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[21]  ; tdm_stage_reg[21]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.476      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ; tdm_stage_reg[11]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.476      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[5]   ; tdm_stage_reg[5]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.477      ;
; 0.629 ; ADAT_receiver:adat1_receiver|adat_data_out[2]   ; tdm_stage_reg[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.477      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[175] ; tdm_stage_reg[175] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.476      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[124] ; tdm_stage_reg[124] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.476      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[117] ; tdm_stage_reg[117] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.476      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[93]  ; tdm_stage_reg[93]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.477      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[74]  ; tdm_stage_reg[74]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.476      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[64]  ; tdm_stage_reg[64]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.476      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[54]  ; tdm_stage_reg[54]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.477      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[49]  ; tdm_stage_reg[49]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.477      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[26]  ; tdm_stage_reg[26]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.475      ;
; 0.630 ; ADAT_receiver:adat1_receiver|adat_data_out[16]  ; tdm_stage_reg[16]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.475      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[170] ; tdm_stage_reg[170] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.475      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[127] ; tdm_stage_reg[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.475      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[87]  ; tdm_stage_reg[87]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.476      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[44]  ; tdm_stage_reg[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.476      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[41]  ; tdm_stage_reg[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.476      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[29]  ; tdm_stage_reg[29]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.475      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[25]  ; tdm_stage_reg[25]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.474      ;
; 0.631 ; ADAT_receiver:adat1_receiver|adat_data_out[59]  ; tdm_stage_reg[59]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[186] ; tdm_stage_reg[186] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[146] ; tdm_stage_reg[146] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.474      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[107] ; tdm_stage_reg[107] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.473      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[105] ; tdm_stage_reg[105] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.473      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[99]  ; tdm_stage_reg[99]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[88]  ; tdm_stage_reg[88]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[80]  ; tdm_stage_reg[80]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[52]  ; tdm_stage_reg[52]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.475      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[35]  ; tdm_stage_reg[35]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.474      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[33]  ; tdm_stage_reg[33]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.474      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[15]  ; tdm_stage_reg[15]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.473      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[14]  ; tdm_stage_reg[14]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.473      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ; tdm_stage_reg[12]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.473      ;
; 0.632 ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ; tdm_stage_reg[10]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.474      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[181] ; tdm_stage_reg[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.474      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[104] ; tdm_stage_reg[104] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.472      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[103] ; tdm_stage_reg[103] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.472      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[98]  ; tdm_stage_reg[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.474      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[86]  ; tdm_stage_reg[86]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.474      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[81]  ; tdm_stage_reg[81]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.474      ;
; 0.633 ; ADAT_receiver:adat1_receiver|adat_data_out[22]  ; tdm_stage_reg[22]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.472      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[182] ; tdm_stage_reg[182] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.473      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[85]  ; tdm_stage_reg[85]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.473      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[84]  ; tdm_stage_reg[84]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.471      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[82]  ; tdm_stage_reg[82]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.473      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[77]  ; tdm_stage_reg[77]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.473      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[30]  ; tdm_stage_reg[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.472      ;
; 0.634 ; ADAT_receiver:adat1_receiver|adat_data_out[20]  ; tdm_stage_reg[20]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.471      ;
; 0.635 ; ADAT_receiver:adat1_receiver|adat_data_out[36]  ; tdm_stage_reg[36]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.470      ;
; 0.635 ; ADAT_receiver:adat1_receiver|adat_data_out[32]  ; tdm_stage_reg[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.471      ;
; 0.635 ; ADAT_receiver:adat1_receiver|adat_data_out[9]   ; tdm_stage_reg[9]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.471      ;
; 0.636 ; ADAT_receiver:adat1_receiver|adat_data_out[183] ; tdm_stage_reg[183] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.471      ;
; 0.636 ; ADAT_receiver:adat1_receiver|adat_data_out[31]  ; tdm_stage_reg[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.470      ;
; 0.637 ; ADAT_receiver:adat1_receiver|adat_data_out[126] ; tdm_stage_reg[126] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.469      ;
; 0.637 ; ADAT_receiver:adat1_receiver|adat_data_out[94]  ; tdm_stage_reg[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.470      ;
; 0.637 ; ADAT_receiver:adat1_receiver|adat_data_out[53]  ; tdm_stage_reg[53]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.470      ;
; 0.637 ; ADAT_receiver:adat1_receiver|adat_data_out[42]  ; tdm_stage_reg[42]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.470      ;
; 0.637 ; ADAT_receiver:adat1_receiver|adat_data_out[4]   ; tdm_stage_reg[4]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.469      ;
; 0.638 ; ADAT_receiver:adat1_receiver|adat_data_out[184] ; tdm_stage_reg[184] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.469      ;
; 0.638 ; ADAT_receiver:adat1_receiver|adat_data_out[47]  ; tdm_stage_reg[47]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.469      ;
; 0.640 ; ADAT_receiver:adat1_receiver|adat_data_out[109] ; tdm_stage_reg[109] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.465      ;
; 0.640 ; ADAT_receiver:adat1_receiver|adat_data_out[51]  ; tdm_stage_reg[51]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.467      ;
; 0.640 ; ADAT_receiver:adat1_receiver|adat_data_out[40]  ; tdm_stage_reg[40]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.467      ;
; 0.640 ; ADAT_receiver:adat1_receiver|adat_data_out[23]  ; tdm_stage_reg[23]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.465      ;
; 0.641 ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ; tdm_stage_reg[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.073      ; 0.464      ;
; 0.643 ; ADAT_receiver:adat1_receiver|adat_data_out[34]  ; tdm_stage_reg[34]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.463      ;
; 0.644 ; ADAT_receiver:adat1_receiver|adat_data_out[97]  ; tdm_stage_reg[97]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.463      ;
; 0.644 ; ADAT_receiver:adat1_receiver|adat_data_out[79]  ; tdm_stage_reg[79]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.463      ;
; 0.647 ; ADAT_receiver:adat1_receiver|adat_data_out[50]  ; tdm_stage_reg[50]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.460      ;
; 0.648 ; ADAT_receiver:adat1_receiver|adat_data_out[39]  ; tdm_stage_reg[39]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.075      ; 0.459      ;
; 0.709 ; ADAT_receiver:adat1_receiver|adat_data_out[187] ; tdm_stage_reg[187] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.397      ;
; 0.709 ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; tdm_stage_reg[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.397      ;
; 0.709 ; ADAT_receiver:adat1_receiver|adat_data_out[143] ; tdm_stage_reg[143] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.397      ;
; 0.709 ; ADAT_receiver:adat1_receiver|adat_data_out[119] ; tdm_stage_reg[119] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.397      ;
; 0.709 ; ADAT_receiver:adat1_receiver|adat_data_out[60]  ; tdm_stage_reg[60]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.397      ;
; 0.710 ; ADAT_receiver:adat1_receiver|adat_data_out[177] ; tdm_stage_reg[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.396      ;
; 0.710 ; ADAT_receiver:adat1_receiver|adat_data_out[164] ; tdm_stage_reg[164] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.396      ;
; 0.710 ; ADAT_receiver:adat1_receiver|adat_data_out[161] ; tdm_stage_reg[161] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.074      ; 0.396      ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'm_clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -1.011 ; ADAT_receiver:adat0_receiver|adat_bit_clk            ; ADAT_receiver:adat0_receiver|adat_bitclk             ; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk       ; 0.000        ; 1.436      ; 0.718      ;
; -0.912 ; ADAT_receiver:adat1_receiver|adat_bit_clk            ; ADAT_receiver:adat1_receiver|adat_bitclk             ; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk       ; 0.000        ; 1.418      ; 0.799      ;
; -0.511 ; ADAT_receiver:adat0_receiver|adat_bit_clk            ; ADAT_receiver:adat0_receiver|adat_bitclk             ; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk       ; -0.500       ; 1.436      ; 0.718      ;
; -0.412 ; ADAT_receiver:adat1_receiver|adat_bit_clk            ; ADAT_receiver:adat1_receiver|adat_bitclk             ; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk       ; -0.500       ; 1.418      ; 0.799      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]     ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[11]  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[11]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[11]  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[11]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data[0]            ; ADAT_receiver:adat0_receiver|adat_data[1]            ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat1_receiver|adat_data[0]            ; ADAT_receiver:adat1_receiver|adat_data[1]            ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|wait_increase[15]       ; ADAT_receiver:adat0_receiver|wait_increase[15]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[9]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat1_receiver|wait_increase[15]       ; ADAT_receiver:adat1_receiver|wait_increase[15]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; ADAT_receiver:adat1_receiver|adat_bit_counter[7]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[7]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.396      ;
; 0.326  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat0_receiver|adat_sync_mask_time[8]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[0] ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[1] ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.478      ;
; 0.331  ; ADAT_receiver:adat1_receiver|adat_input_shift[0]     ; ADAT_receiver:adat1_receiver|adat_input_shift[1]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.483      ;
; 0.333  ; ADAT_receiver:adat1_receiver|adat_sync_mask          ; ADAT_receiver:adat1_receiver|adat_sync_mask_shift[0] ; m_clk                                     ; m_clk       ; 0.000        ; -0.001     ; 0.484      ;
; 0.355  ; ADAT_receiver:adat0_receiver|wait_increase[0]        ; ADAT_receiver:adat0_receiver|wait_increase[0]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; ADAT_receiver:adat1_receiver|wait_increase[0]        ; ADAT_receiver:adat1_receiver|wait_increase[0]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[0]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[8]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[7]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[9]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_bit_counter[0]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[0]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_bit_counter[5]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[5]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[7]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[1]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[4]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[6]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[10]  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[10]  ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; ADAT_receiver:adat0_receiver|wait_increase[1]        ; ADAT_receiver:adat0_receiver|wait_increase[1]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; ADAT_receiver:adat1_receiver|wait_increase[1]        ; ADAT_receiver:adat1_receiver|wait_increase[1]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat0_receiver|wait_increase[2]        ; ADAT_receiver:adat0_receiver|wait_increase[2]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat0_receiver|wait_increase[9]        ; ADAT_receiver:adat0_receiver|wait_increase[9]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat0_receiver|wait_increase[11]       ; ADAT_receiver:adat0_receiver|wait_increase[11]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[0]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[0]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat1_receiver|wait_increase[2]        ; ADAT_receiver:adat1_receiver|wait_increase[2]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat1_receiver|wait_increase[9]        ; ADAT_receiver:adat1_receiver|wait_increase[9]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ADAT_receiver:adat1_receiver|wait_increase[11]       ; ADAT_receiver:adat1_receiver|wait_increase[11]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[7]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|wait_increase[4]        ; ADAT_receiver:adat0_receiver|wait_increase[4]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|wait_increase[7]        ; ADAT_receiver:adat0_receiver|wait_increase[7]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|wait_increase[13]       ; ADAT_receiver:adat0_receiver|wait_increase[13]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|wait_increase[14]       ; ADAT_receiver:adat0_receiver|wait_increase[14]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[2]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[5]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[2]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[3]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[5]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[6]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|wait_increase[4]        ; ADAT_receiver:adat1_receiver|wait_increase[4]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|wait_increase[7]        ; ADAT_receiver:adat1_receiver|wait_increase[7]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|wait_increase[13]       ; ADAT_receiver:adat1_receiver|wait_increase[13]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|wait_increase[14]       ; ADAT_receiver:adat1_receiver|wait_increase[14]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[8]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[1]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[4]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]     ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[8]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_bit_counter[1]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[1]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_bit_counter[3]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[3]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[6]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[7]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[8]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[8]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[9]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[9]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; ADAT_receiver:adat1_receiver|adat_bit_counter[6]     ; ADAT_receiver:adat1_receiver|adat_bit_counter[6]     ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[3]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat0_receiver|wait_increase[3]        ; ADAT_receiver:adat0_receiver|wait_increase[3]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat0_receiver|wait_increase[8]        ; ADAT_receiver:adat0_receiver|wait_increase[8]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat0_receiver|wait_increase[10]       ; ADAT_receiver:adat0_receiver|wait_increase[10]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat1_receiver|wait_increase[3]        ; ADAT_receiver:adat1_receiver|wait_increase[3]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat1_receiver|wait_increase[8]        ; ADAT_receiver:adat1_receiver|wait_increase[8]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat1_receiver|wait_increase[10]       ; ADAT_receiver:adat1_receiver|wait_increase[10]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[2]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[2]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ADAT_receiver:adat1_receiver|adat_inc_word_time[0]   ; ADAT_receiver:adat1_receiver|adat_inc_word_time[0]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ADAT_receiver:adat0_receiver|adat_edge_max_time[6]   ; ADAT_receiver:adat0_receiver|adat_edge_max_time[6]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]   ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|wait_increase[5]        ; ADAT_receiver:adat0_receiver|wait_increase[5]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|wait_increase[6]        ; ADAT_receiver:adat0_receiver|wait_increase[6]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|wait_increase[12]       ; ADAT_receiver:adat0_receiver|wait_increase[12]       ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[3]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat0_receiver|adat_inc_word_time[4]   ; ADAT_receiver:adat0_receiver|adat_inc_word_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[3]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[3]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[4]   ; ADAT_receiver:adat1_receiver|adat_edge_cur_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat1_receiver|adat_edge_max_time[4]   ; ADAT_receiver:adat1_receiver|adat_edge_max_time[4]   ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ADAT_receiver:adat1_receiver|wait_increase[5]        ; ADAT_receiver:adat1_receiver|wait_increase[5]        ; m_clk                                     ; m_clk       ; 0.000        ; 0.000      ; 0.524      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.079 ; ADAT_receiver:adat0_receiver|adat_data[0]         ; ADAT_receiver:adat0_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.320      ; 0.393      ;
; -0.032 ; ADAT_receiver:adat0_receiver|adat_data[1]         ; ADAT_receiver:adat0_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.320      ; 0.440      ;
; 0.236  ; ADAT_receiver:adat0_receiver|adat_data_shift[125] ; ADAT_receiver:adat0_receiver|adat_data_shift[126] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; ADAT_receiver:adat0_receiver|adat_data_shift[15]  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; ADAT_receiver:adat0_receiver|adat_data_shift[85]  ; ADAT_receiver:adat0_receiver|adat_data_shift[86]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; ADAT_receiver:adat0_receiver|adat_data_shift[100] ; ADAT_receiver:adat0_receiver|adat_data_shift[101] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; ADAT_receiver:adat0_receiver|adat_data_shift[235] ; ADAT_receiver:adat0_receiver|adat_data_shift[236] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[21]  ; ADAT_receiver:adat0_receiver|adat_data_shift[22]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[90]  ; ADAT_receiver:adat0_receiver|adat_data_shift[91]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[151] ; ADAT_receiver:adat0_receiver|adat_data_shift[152] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[155] ; ADAT_receiver:adat0_receiver|adat_data_shift[156] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[200] ; ADAT_receiver:adat0_receiver|adat_data_shift[201] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[205] ; ADAT_receiver:adat0_receiver|adat_data_shift[206] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[206] ; ADAT_receiver:adat0_receiver|adat_data_shift[207] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; ADAT_receiver:adat0_receiver|adat_data_shift[188] ; ADAT_receiver:adat0_receiver|adat_data_out[150]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[19]  ; ADAT_receiver:adat0_receiver|adat_data_shift[20]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[37]  ; ADAT_receiver:adat0_receiver|adat_data_shift[38]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[70]  ; ADAT_receiver:adat0_receiver|adat_data_shift[71]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[154] ; ADAT_receiver:adat0_receiver|adat_data_shift[155] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[170] ; ADAT_receiver:adat0_receiver|adat_data_shift[171] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[177] ; ADAT_receiver:adat0_receiver|adat_data_shift[178] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[228] ; ADAT_receiver:adat0_receiver|adat_data_shift[229] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[239] ; ADAT_receiver:adat0_receiver|adat_data_shift[240] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; ADAT_receiver:adat0_receiver|adat_data_shift[32]  ; ADAT_receiver:adat0_receiver|adat_data_out[25]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[35]  ; ADAT_receiver:adat0_receiver|adat_data_shift[36]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[82]  ; ADAT_receiver:adat0_receiver|adat_data_shift[83]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[92]  ; ADAT_receiver:adat0_receiver|adat_data_shift[93]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[215] ; ADAT_receiver:adat0_receiver|adat_data_shift[216] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[225] ; ADAT_receiver:adat0_receiver|adat_data_shift[226] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[236] ; ADAT_receiver:adat0_receiver|adat_data_shift[237] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[213] ; ADAT_receiver:adat0_receiver|adat_data_out[170]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[191] ; ADAT_receiver:adat0_receiver|adat_data_out[152]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[119] ; ADAT_receiver:adat0_receiver|adat_data_out[95]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_data_out[20]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ADAT_receiver:adat0_receiver|adat_data_shift[23]  ; ADAT_receiver:adat0_receiver|adat_data_out[18]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[5]   ; ADAT_receiver:adat0_receiver|adat_data_shift[6]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[10]  ; ADAT_receiver:adat0_receiver|adat_data_shift[11]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[23]  ; ADAT_receiver:adat0_receiver|adat_data_shift[24]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[45]  ; ADAT_receiver:adat0_receiver|adat_data_shift[46]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[54]  ; ADAT_receiver:adat0_receiver|adat_data_shift[55]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[56]  ; ADAT_receiver:adat0_receiver|adat_data_shift[57]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[57]  ; ADAT_receiver:adat0_receiver|adat_data_shift[58]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[75]  ; ADAT_receiver:adat0_receiver|adat_data_shift[76]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[95]  ; ADAT_receiver:adat0_receiver|adat_data_shift[96]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[105] ; ADAT_receiver:adat0_receiver|adat_data_shift[106] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[131] ; ADAT_receiver:adat0_receiver|adat_data_shift[132] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[132] ; ADAT_receiver:adat0_receiver|adat_data_shift[133] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[133] ; ADAT_receiver:adat0_receiver|adat_data_shift[134] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[134] ; ADAT_receiver:adat0_receiver|adat_data_shift[135] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[138] ; ADAT_receiver:adat0_receiver|adat_data_shift[139] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[156] ; ADAT_receiver:adat0_receiver|adat_data_shift[157] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[165] ; ADAT_receiver:adat0_receiver|adat_data_shift[166] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[214] ; ADAT_receiver:adat0_receiver|adat_data_shift[215] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[220] ; ADAT_receiver:adat0_receiver|adat_data_shift[221] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[240] ; ADAT_receiver:adat0_receiver|adat_data_shift[241] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[212] ; ADAT_receiver:adat0_receiver|adat_data_out[169]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[197] ; ADAT_receiver:adat0_receiver|adat_data_out[157]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[74]  ; ADAT_receiver:adat0_receiver|adat_data_out[59]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_data_out[12]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[12]  ; ADAT_receiver:adat0_receiver|adat_data_shift[13]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[16]  ; ADAT_receiver:adat0_receiver|adat_data_shift[17]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[25]  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[53]  ; ADAT_receiver:adat0_receiver|adat_data_shift[54]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[78]  ; ADAT_receiver:adat0_receiver|adat_data_shift[79]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[107] ; ADAT_receiver:adat0_receiver|adat_data_shift[108] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[115] ; ADAT_receiver:adat0_receiver|adat_data_shift[116] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[130] ; ADAT_receiver:adat0_receiver|adat_data_shift[131] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[162] ; ADAT_receiver:adat0_receiver|adat_data_shift[163] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[183] ; ADAT_receiver:adat0_receiver|adat_data_shift[184] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[212] ; ADAT_receiver:adat0_receiver|adat_data_shift[213] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[217] ; ADAT_receiver:adat0_receiver|adat_data_shift[218] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[229] ; ADAT_receiver:adat0_receiver|adat_data_shift[230] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[249] ; ADAT_receiver:adat0_receiver|adat_data_shift[250] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[113] ; ADAT_receiver:adat0_receiver|adat_data_out[90]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[107] ; ADAT_receiver:adat0_receiver|adat_data_out[85]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_data_out[77]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; ADAT_receiver:adat0_receiver|adat_data_shift[82]  ; ADAT_receiver:adat0_receiver|adat_data_out[65]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[4]   ; ADAT_receiver:adat0_receiver|adat_data_shift[5]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[8]   ; ADAT_receiver:adat0_receiver|adat_data_shift[9]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[13]  ; ADAT_receiver:adat0_receiver|adat_data_shift[14]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[18]  ; ADAT_receiver:adat0_receiver|adat_data_shift[19]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[26]  ; ADAT_receiver:adat0_receiver|adat_data_shift[27]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[36]  ; ADAT_receiver:adat0_receiver|adat_data_shift[37]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[51]  ; ADAT_receiver:adat0_receiver|adat_data_shift[52]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[55]  ; ADAT_receiver:adat0_receiver|adat_data_shift[56]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[59]  ; ADAT_receiver:adat0_receiver|adat_data_shift[60]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[96]  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[97]  ; ADAT_receiver:adat0_receiver|adat_data_shift[98]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[98]  ; ADAT_receiver:adat0_receiver|adat_data_shift[99]  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[136] ; ADAT_receiver:adat0_receiver|adat_data_shift[137] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[137] ; ADAT_receiver:adat0_receiver|adat_data_shift[138] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[140] ; ADAT_receiver:adat0_receiver|adat_data_shift[141] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[141] ; ADAT_receiver:adat0_receiver|adat_data_shift[142] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[150] ; ADAT_receiver:adat0_receiver|adat_data_shift[151] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[152] ; ADAT_receiver:adat0_receiver|adat_data_shift[153] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[157] ; ADAT_receiver:adat0_receiver|adat_data_shift[158] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[175] ; ADAT_receiver:adat0_receiver|adat_data_shift[176] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[194] ; ADAT_receiver:adat0_receiver|adat_data_shift[195] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[195] ; ADAT_receiver:adat0_receiver|adat_data_shift[196] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ADAT_receiver:adat0_receiver|adat_data_shift[196] ; ADAT_receiver:adat0_receiver|adat_data_shift[197] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                                                                  ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.162 ; ADAT_receiver:adat1_receiver|adat_data_out[136] ; tdm_stage_reg[136] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.388      ;
; 0.163 ; ADAT_receiver:adat1_receiver|adat_data_out[123] ; tdm_stage_reg[123] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.389      ;
; 0.163 ; ADAT_receiver:adat1_receiver|adat_data_out[116] ; tdm_stage_reg[116] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.389      ;
; 0.163 ; ADAT_receiver:adat1_receiver|adat_data_out[115] ; tdm_stage_reg[115] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.389      ;
; 0.163 ; ADAT_receiver:adat1_receiver|adat_data_out[111] ; tdm_stage_reg[111] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.389      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[191] ; tdm_stage_reg[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[167] ; tdm_stage_reg[167] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[159] ; tdm_stage_reg[159] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[133] ; tdm_stage_reg[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[70]  ; tdm_stage_reg[70]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[62]  ; tdm_stage_reg[62]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[61]  ; tdm_stage_reg[61]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.164 ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ; tdm_stage_reg[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.390      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[190] ; tdm_stage_reg[190] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[180] ; tdm_stage_reg[180] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[178] ; tdm_stage_reg[178] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[165] ; tdm_stage_reg[165] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[156] ; tdm_stage_reg[156] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[155] ; tdm_stage_reg[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[154] ; tdm_stage_reg[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[149] ; tdm_stage_reg[149] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[141] ; tdm_stage_reg[141] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[134] ; tdm_stage_reg[134] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[128] ; tdm_stage_reg[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[125] ; tdm_stage_reg[125] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[110] ; tdm_stage_reg[110] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[102] ; tdm_stage_reg[102] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[73]  ; tdm_stage_reg[73]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[67]  ; tdm_stage_reg[67]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[65]  ; tdm_stage_reg[65]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[56]  ; tdm_stage_reg[56]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[37]  ; tdm_stage_reg[37]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[19]  ; tdm_stage_reg[19]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.165 ; ADAT_receiver:adat1_receiver|adat_data_out[122] ; tdm_stage_reg[122] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.391      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[189] ; tdm_stage_reg[189] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[188] ; tdm_stage_reg[188] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[169] ; tdm_stage_reg[169] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[168] ; tdm_stage_reg[168] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[166] ; tdm_stage_reg[166] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[150] ; tdm_stage_reg[150] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[147] ; tdm_stage_reg[147] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[138] ; tdm_stage_reg[138] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[135] ; tdm_stage_reg[135] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[131] ; tdm_stage_reg[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[121] ; tdm_stage_reg[121] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[108] ; tdm_stage_reg[108] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[78]  ; tdm_stage_reg[78]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[57]  ; tdm_stage_reg[57]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[46]  ; tdm_stage_reg[46]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[27]  ; tdm_stage_reg[27]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[8]   ; tdm_stage_reg[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.166 ; ADAT_receiver:adat1_receiver|adat_data_out[75]  ; tdm_stage_reg[75]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.392      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[179] ; tdm_stage_reg[179] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[173] ; tdm_stage_reg[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[163] ; tdm_stage_reg[163] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[162] ; tdm_stage_reg[162] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[160] ; tdm_stage_reg[160] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[158] ; tdm_stage_reg[158] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[153] ; tdm_stage_reg[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[148] ; tdm_stage_reg[148] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[145] ; tdm_stage_reg[145] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[144] ; tdm_stage_reg[144] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[139] ; tdm_stage_reg[139] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[132] ; tdm_stage_reg[132] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[130] ; tdm_stage_reg[130] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[118] ; tdm_stage_reg[118] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[106] ; tdm_stage_reg[106] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[101] ; tdm_stage_reg[101] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[76]  ; tdm_stage_reg[76]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[71]  ; tdm_stage_reg[71]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[68]  ; tdm_stage_reg[68]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[55]  ; tdm_stage_reg[55]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[18]  ; tdm_stage_reg[18]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.167 ; ADAT_receiver:adat1_receiver|adat_data_out[48]  ; tdm_stage_reg[48]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.393      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[151] ; tdm_stage_reg[151] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[72]  ; tdm_stage_reg[72]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[66]  ; tdm_stage_reg[66]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[58]  ; tdm_stage_reg[58]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[38]  ; tdm_stage_reg[38]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[28]  ; tdm_stage_reg[28]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.168 ; ADAT_receiver:adat1_receiver|adat_data_out[172] ; tdm_stage_reg[172] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.394      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[174] ; tdm_stage_reg[174] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[171] ; tdm_stage_reg[171] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[157] ; tdm_stage_reg[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[142] ; tdm_stage_reg[142] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[137] ; tdm_stage_reg[137] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.169 ; ADAT_receiver:adat1_receiver|adat_data_out[63]  ; tdm_stage_reg[63]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.395      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[177] ; tdm_stage_reg[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[164] ; tdm_stage_reg[164] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[161] ; tdm_stage_reg[161] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[152] ; tdm_stage_reg[152] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[140] ; tdm_stage_reg[140] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[129] ; tdm_stage_reg[129] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[120] ; tdm_stage_reg[120] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.170 ; ADAT_receiver:adat1_receiver|adat_data_out[69]  ; tdm_stage_reg[69]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.396      ;
; 0.171 ; ADAT_receiver:adat1_receiver|adat_data_out[187] ; tdm_stage_reg[187] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.397      ;
; 0.171 ; ADAT_receiver:adat1_receiver|adat_data_out[176] ; tdm_stage_reg[176] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.397      ;
; 0.171 ; ADAT_receiver:adat1_receiver|adat_data_out[143] ; tdm_stage_reg[143] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.397      ;
; 0.171 ; ADAT_receiver:adat1_receiver|adat_data_out[119] ; tdm_stage_reg[119] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.397      ;
; 0.171 ; ADAT_receiver:adat1_receiver|adat_data_out[60]  ; tdm_stage_reg[60]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.074      ; 0.397      ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.223 ; ADAT_receiver:adat1_receiver|adat_data[0]         ; ADAT_receiver:adat1_receiver|adat_data_shift[0]   ; m_clk                                     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.020      ; 0.395      ;
; 0.236 ; ADAT_receiver:adat1_receiver|adat_data_shift[254] ; ADAT_receiver:adat1_receiver|adat_data_shift[255] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; ADAT_receiver:adat1_receiver|adat_data_shift[0]   ; ADAT_receiver:adat1_receiver|adat_data_shift[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ADAT_receiver:adat1_receiver|adat_data_shift[40]  ; ADAT_receiver:adat1_receiver|adat_data_shift[41]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ADAT_receiver:adat1_receiver|adat_data_shift[55]  ; ADAT_receiver:adat1_receiver|adat_data_shift[56]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ADAT_receiver:adat1_receiver|adat_data_shift[65]  ; ADAT_receiver:adat1_receiver|adat_data_shift[66]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ADAT_receiver:adat1_receiver|adat_data_shift[230] ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[47]  ; ADAT_receiver:adat1_receiver|adat_data_shift[48]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[58]  ; ADAT_receiver:adat1_receiver|adat_data_shift[59]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[95]  ; ADAT_receiver:adat1_receiver|adat_data_shift[96]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[150] ; ADAT_receiver:adat1_receiver|adat_data_shift[151] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[195] ; ADAT_receiver:adat1_receiver|adat_data_shift[196] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[204] ; ADAT_receiver:adat1_receiver|adat_data_shift[205] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADAT_receiver:adat1_receiver|adat_data_shift[240] ; ADAT_receiver:adat1_receiver|adat_data_shift[241] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[21]  ; ADAT_receiver:adat1_receiver|adat_data_shift[22]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[30]  ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[115] ; ADAT_receiver:adat1_receiver|adat_data_shift[116] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[127] ; ADAT_receiver:adat1_receiver|adat_data_shift[128] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[154] ; ADAT_receiver:adat1_receiver|adat_data_shift[155] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[212] ; ADAT_receiver:adat1_receiver|adat_data_shift[213] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[215] ; ADAT_receiver:adat1_receiver|adat_data_shift[216] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[217] ; ADAT_receiver:adat1_receiver|adat_data_shift[218] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[225] ; ADAT_receiver:adat1_receiver|adat_data_shift[226] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ADAT_receiver:adat1_receiver|adat_data_shift[104] ; ADAT_receiver:adat1_receiver|adat_data_out[83]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[23]  ; ADAT_receiver:adat1_receiver|adat_data_shift[24]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[81]  ; ADAT_receiver:adat1_receiver|adat_data_shift[82]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[88]  ; ADAT_receiver:adat1_receiver|adat_data_shift[89]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[107] ; ADAT_receiver:adat1_receiver|adat_data_shift[108] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[113] ; ADAT_receiver:adat1_receiver|adat_data_shift[114] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[148] ; ADAT_receiver:adat1_receiver|adat_data_shift[149] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[193] ; ADAT_receiver:adat1_receiver|adat_data_shift[194] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[229] ; ADAT_receiver:adat1_receiver|adat_data_out[183]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_data_out[24]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[17]  ; ADAT_receiver:adat1_receiver|adat_data_shift[18]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[25]  ; ADAT_receiver:adat1_receiver|adat_data_shift[26]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[43]  ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[93]  ; ADAT_receiver:adat1_receiver|adat_data_shift[94]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[97]  ; ADAT_receiver:adat1_receiver|adat_data_shift[98]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[126] ; ADAT_receiver:adat1_receiver|adat_data_shift[127] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[130] ; ADAT_receiver:adat1_receiver|adat_data_shift[131] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[138] ; ADAT_receiver:adat1_receiver|adat_data_shift[139] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[153] ; ADAT_receiver:adat1_receiver|adat_data_shift[154] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[156] ; ADAT_receiver:adat1_receiver|adat_data_shift[157] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[163] ; ADAT_receiver:adat1_receiver|adat_data_shift[164] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[165] ; ADAT_receiver:adat1_receiver|adat_data_shift[166] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[172] ; ADAT_receiver:adat1_receiver|adat_data_shift[173] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[207] ; ADAT_receiver:adat1_receiver|adat_data_shift[208] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[239] ; ADAT_receiver:adat1_receiver|adat_data_shift[240] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[132] ; ADAT_receiver:adat1_receiver|adat_data_out[105]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[124] ; ADAT_receiver:adat1_receiver|adat_data_out[99]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[121] ; ADAT_receiver:adat1_receiver|adat_data_out[96]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[112] ; ADAT_receiver:adat1_receiver|adat_data_out[89]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_data_out[35]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[29]  ; ADAT_receiver:adat1_receiver|adat_data_out[23]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ADAT_receiver:adat1_receiver|adat_data_shift[17]  ; ADAT_receiver:adat1_receiver|adat_data_out[13]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[7]   ; ADAT_receiver:adat1_receiver|adat_data_shift[8]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[12]  ; ADAT_receiver:adat1_receiver|adat_data_shift[13]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[44]  ; ADAT_receiver:adat1_receiver|adat_data_shift[45]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[79]  ; ADAT_receiver:adat1_receiver|adat_data_shift[80]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[89]  ; ADAT_receiver:adat1_receiver|adat_data_shift[90]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[121] ; ADAT_receiver:adat1_receiver|adat_data_shift[122] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[132] ; ADAT_receiver:adat1_receiver|adat_data_shift[133] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[137] ; ADAT_receiver:adat1_receiver|adat_data_shift[138] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[139] ; ADAT_receiver:adat1_receiver|adat_data_shift[140] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[152] ; ADAT_receiver:adat1_receiver|adat_data_shift[153] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[176] ; ADAT_receiver:adat1_receiver|adat_data_shift[177] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[180] ; ADAT_receiver:adat1_receiver|adat_data_shift[181] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[190] ; ADAT_receiver:adat1_receiver|adat_data_shift[191] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[220] ; ADAT_receiver:adat1_receiver|adat_data_shift[221] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[223] ; ADAT_receiver:adat1_receiver|adat_data_shift[224] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_data_shift[232] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[235] ; ADAT_receiver:adat1_receiver|adat_data_shift[236] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[103] ; ADAT_receiver:adat1_receiver|adat_data_out[82]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[57]  ; ADAT_receiver:adat1_receiver|adat_data_out[45]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[43]  ; ADAT_receiver:adat1_receiver|adat_data_out[34]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ADAT_receiver:adat1_receiver|adat_data_shift[12]  ; ADAT_receiver:adat1_receiver|adat_data_out[9]     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[6]   ; ADAT_receiver:adat1_receiver|adat_data_shift[7]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[19]  ; ADAT_receiver:adat1_receiver|adat_data_shift[20]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[20]  ; ADAT_receiver:adat1_receiver|adat_data_shift[21]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[29]  ; ADAT_receiver:adat1_receiver|adat_data_shift[30]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[31]  ; ADAT_receiver:adat1_receiver|adat_data_shift[32]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[36]  ; ADAT_receiver:adat1_receiver|adat_data_shift[37]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[70]  ; ADAT_receiver:adat1_receiver|adat_data_shift[71]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[80]  ; ADAT_receiver:adat1_receiver|adat_data_shift[81]  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[104] ; ADAT_receiver:adat1_receiver|adat_data_shift[105] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[134] ; ADAT_receiver:adat1_receiver|adat_data_shift[135] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[141] ; ADAT_receiver:adat1_receiver|adat_data_shift[142] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[159] ; ADAT_receiver:adat1_receiver|adat_data_shift[160] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[178] ; ADAT_receiver:adat1_receiver|adat_data_shift[179] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[179] ; ADAT_receiver:adat1_receiver|adat_data_shift[180] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[194] ; ADAT_receiver:adat1_receiver|adat_data_shift[195] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[197] ; ADAT_receiver:adat1_receiver|adat_data_shift[198] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[199] ; ADAT_receiver:adat1_receiver|adat_data_shift[200] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[202] ; ADAT_receiver:adat1_receiver|adat_data_shift[203] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[203] ; ADAT_receiver:adat1_receiver|adat_data_shift[204] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[209] ; ADAT_receiver:adat1_receiver|adat_data_shift[210] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[221] ; ADAT_receiver:adat1_receiver|adat_data_shift[222] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[229] ; ADAT_receiver:adat1_receiver|adat_data_shift[230] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[237] ; ADAT_receiver:adat1_receiver|adat_data_shift[238] ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADAT_receiver:adat1_receiver|adat_data_shift[231] ; ADAT_receiver:adat1_receiver|adat_data_out[184]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 0.000        ; 0.000      ; 0.395      ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tdm_pll|altpll_component|pll|clk[0]'                                                                                                                 ;
+-------+--------------------+--------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.228 ; tdm_shift_reg[58]  ; tdm_shift_reg[59]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.390      ;
; 0.230 ; tdm_shift_reg[2]   ; tdm_shift_reg[3]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.392      ;
; 0.231 ; tdm_shift_reg[305] ; tdm_shift_reg[306] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.393      ;
; 0.231 ; tdm_shift_reg[308] ; tdm_shift_reg[309] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.393      ;
; 0.232 ; tdm_shift_reg[74]  ; tdm_shift_reg[75]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.394      ;
; 0.233 ; tdm_shift_reg[5]   ; tdm_shift_reg[6]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.395      ;
; 0.233 ; tdm_shift_reg[306] ; tdm_shift_reg[307] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.395      ;
; 0.234 ; tdm_shift_reg[3]   ; tdm_shift_reg[4]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.396      ;
; 0.238 ; tdm_shift_reg[58]  ; tdm_shift_reg[59]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; tdm_shift_reg[2]   ; tdm_shift_reg[3]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; tdm_shift_reg[305] ; tdm_shift_reg[306] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; tdm_shift_reg[308] ; tdm_shift_reg[309] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; tdm_shift_reg[74]  ; tdm_shift_reg[75]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; tdm_shift_reg[5]   ; tdm_shift_reg[6]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; tdm_shift_reg[306] ; tdm_shift_reg[307] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; tdm_shift_reg[3]   ; tdm_shift_reg[4]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; tdm_bitcount[0]    ; tdm_bitcount[7]    ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.409      ;
; 0.249 ; tdm_bitcount[0]    ; tdm_bitcount[8]    ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.411      ;
; 0.257 ; tdm_bitcount[0]    ; tdm_bitcount[7]    ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; tdm_bitcount[0]    ; tdm_bitcount[8]    ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.278 ; tdm_shift_reg[41]  ; tdm_shift_reg[42]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.440      ;
; 0.278 ; tdm_shift_reg[182] ; tdm_shift_reg[183] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.440      ;
; 0.279 ; tdm_shift_reg[34]  ; tdm_shift_reg[35]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.441      ;
; 0.279 ; tdm_shift_reg[174] ; tdm_shift_reg[175] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.441      ;
; 0.279 ; tdm_shift_reg[183] ; tdm_shift_reg[184] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.441      ;
; 0.279 ; tdm_shift_reg[184] ; tdm_shift_reg[185] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.441      ;
; 0.280 ; tdm_shift_reg[43]  ; tdm_shift_reg[44]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.442      ;
; 0.280 ; tdm_shift_reg[280] ; tdm_shift_reg[281] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.442      ;
; 0.281 ; tdm_shift_reg[30]  ; tdm_shift_reg[31]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[32]  ; tdm_shift_reg[33]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[42]  ; tdm_shift_reg[43]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[79]  ; tdm_shift_reg[80]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[81]  ; tdm_shift_reg[82]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[217] ; tdm_shift_reg[218] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[219] ; tdm_shift_reg[220] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[284] ; tdm_shift_reg[285] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[331] ; tdm_shift_reg[332] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[354] ; tdm_shift_reg[355] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[357] ; tdm_shift_reg[358] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.281 ; tdm_shift_reg[358] ; tdm_shift_reg[359] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.443      ;
; 0.282 ; tdm_shift_reg[77]  ; tdm_shift_reg[78]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.444      ;
; 0.282 ; tdm_shift_reg[167] ; tdm_shift_reg[168] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.444      ;
; 0.282 ; tdm_shift_reg[332] ; tdm_shift_reg[333] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.444      ;
; 0.282 ; tdm_shift_reg[333] ; tdm_shift_reg[334] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.444      ;
; 0.283 ; tdm_shift_reg[39]  ; tdm_shift_reg[40]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.283 ; tdm_shift_reg[83]  ; tdm_shift_reg[84]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.283 ; tdm_shift_reg[87]  ; tdm_shift_reg[88]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.283 ; tdm_shift_reg[88]  ; tdm_shift_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.283 ; tdm_shift_reg[90]  ; tdm_shift_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.283 ; tdm_shift_reg[283] ; tdm_shift_reg[284] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.445      ;
; 0.284 ; tdm_shift_reg[82]  ; tdm_shift_reg[83]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.446      ;
; 0.284 ; tdm_shift_reg[86]  ; tdm_shift_reg[87]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.446      ;
; 0.284 ; tdm_shift_reg[119] ; tdm_shift_reg[120] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.446      ;
; 0.284 ; tdm_shift_reg[218] ; tdm_shift_reg[219] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.446      ;
; 0.284 ; tdm_shift_reg[282] ; tdm_shift_reg[283] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.446      ;
; 0.285 ; tdm_shift_reg[216] ; tdm_shift_reg[217] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.447      ;
; 0.286 ; tdm_shift_reg[44]  ; tdm_shift_reg[45]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.448      ;
; 0.286 ; tdm_shift_reg[80]  ; tdm_shift_reg[81]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.448      ;
; 0.286 ; tdm_shift_reg[281] ; tdm_shift_reg[282] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.448      ;
; 0.286 ; tdm_shift_reg[355] ; tdm_shift_reg[356] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.448      ;
; 0.286 ; tdm_shift_reg[359] ; tdm_shift_reg[360] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.448      ;
; 0.288 ; tdm_shift_reg[41]  ; tdm_shift_reg[42]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; tdm_shift_reg[182] ; tdm_shift_reg[183] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; tdm_shift_reg[34]  ; tdm_shift_reg[35]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[174] ; tdm_shift_reg[175] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[183] ; tdm_shift_reg[184] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[184] ; tdm_shift_reg[185] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; tdm_shift_reg[43]  ; tdm_shift_reg[44]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.290 ; tdm_shift_reg[280] ; tdm_shift_reg[281] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; tdm_shift_reg[30]  ; tdm_shift_reg[31]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[32]  ; tdm_shift_reg[33]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[42]  ; tdm_shift_reg[43]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[79]  ; tdm_shift_reg[80]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[81]  ; tdm_shift_reg[82]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[217] ; tdm_shift_reg[218] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[219] ; tdm_shift_reg[220] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[284] ; tdm_shift_reg[285] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[331] ; tdm_shift_reg[332] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[354] ; tdm_shift_reg[355] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[357] ; tdm_shift_reg[358] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[358] ; tdm_shift_reg[359] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; tdm_shift_reg[77]  ; tdm_shift_reg[78]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[167] ; tdm_shift_reg[168] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[332] ; tdm_shift_reg[333] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[333] ; tdm_shift_reg[334] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; tdm_shift_reg[39]  ; tdm_shift_reg[40]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[83]  ; tdm_shift_reg[84]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[87]  ; tdm_shift_reg[88]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[88]  ; tdm_shift_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[90]  ; tdm_shift_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[283] ; tdm_shift_reg[284] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; tdm_shift_reg[82]  ; tdm_shift_reg[83]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[86]  ; tdm_shift_reg[87]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[119] ; tdm_shift_reg[120] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[218] ; tdm_shift_reg[219] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[282] ; tdm_shift_reg[283] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; tdm_shift_reg[216] ; tdm_shift_reg[217] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; tdm_shift_reg[44]  ; tdm_shift_reg[45]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[80]  ; tdm_shift_reg[81]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[281] ; tdm_shift_reg[282] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
+-------+--------------------+--------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                                                                                 ;
+-------+--------------------+--------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.238 ; tdm_shift_reg[58]  ; tdm_shift_reg[59]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; tdm_shift_reg[2]   ; tdm_shift_reg[3]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; tdm_shift_reg[305] ; tdm_shift_reg[306] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; tdm_shift_reg[308] ; tdm_shift_reg[309] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; tdm_shift_reg[74]  ; tdm_shift_reg[75]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; tdm_shift_reg[5]   ; tdm_shift_reg[6]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; tdm_shift_reg[306] ; tdm_shift_reg[307] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; tdm_shift_reg[3]   ; tdm_shift_reg[4]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.396      ;
; 0.248 ; tdm_shift_reg[58]  ; tdm_shift_reg[59]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.390      ;
; 0.250 ; tdm_shift_reg[2]   ; tdm_shift_reg[3]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.392      ;
; 0.251 ; tdm_shift_reg[305] ; tdm_shift_reg[306] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.393      ;
; 0.251 ; tdm_shift_reg[308] ; tdm_shift_reg[309] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.393      ;
; 0.252 ; tdm_shift_reg[74]  ; tdm_shift_reg[75]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.394      ;
; 0.253 ; tdm_shift_reg[5]   ; tdm_shift_reg[6]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.395      ;
; 0.253 ; tdm_shift_reg[306] ; tdm_shift_reg[307] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.395      ;
; 0.254 ; tdm_shift_reg[3]   ; tdm_shift_reg[4]   ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.396      ;
; 0.257 ; tdm_bitcount[0]    ; tdm_bitcount[7]    ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; tdm_bitcount[0]    ; tdm_bitcount[8]    ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.411      ;
; 0.267 ; tdm_bitcount[0]    ; tdm_bitcount[7]    ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.409      ;
; 0.269 ; tdm_bitcount[0]    ; tdm_bitcount[8]    ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.411      ;
; 0.288 ; tdm_shift_reg[41]  ; tdm_shift_reg[42]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; tdm_shift_reg[182] ; tdm_shift_reg[183] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; tdm_shift_reg[34]  ; tdm_shift_reg[35]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[174] ; tdm_shift_reg[175] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[183] ; tdm_shift_reg[184] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; tdm_shift_reg[184] ; tdm_shift_reg[185] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; tdm_shift_reg[43]  ; tdm_shift_reg[44]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.442      ;
; 0.290 ; tdm_shift_reg[280] ; tdm_shift_reg[281] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; tdm_shift_reg[30]  ; tdm_shift_reg[31]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[32]  ; tdm_shift_reg[33]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[42]  ; tdm_shift_reg[43]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[79]  ; tdm_shift_reg[80]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[81]  ; tdm_shift_reg[82]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[217] ; tdm_shift_reg[218] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[219] ; tdm_shift_reg[220] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[284] ; tdm_shift_reg[285] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[331] ; tdm_shift_reg[332] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[354] ; tdm_shift_reg[355] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[357] ; tdm_shift_reg[358] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; tdm_shift_reg[358] ; tdm_shift_reg[359] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; tdm_shift_reg[77]  ; tdm_shift_reg[78]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[167] ; tdm_shift_reg[168] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[332] ; tdm_shift_reg[333] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; tdm_shift_reg[333] ; tdm_shift_reg[334] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; tdm_shift_reg[39]  ; tdm_shift_reg[40]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[83]  ; tdm_shift_reg[84]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[87]  ; tdm_shift_reg[88]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[88]  ; tdm_shift_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[90]  ; tdm_shift_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; tdm_shift_reg[283] ; tdm_shift_reg[284] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; tdm_shift_reg[82]  ; tdm_shift_reg[83]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[86]  ; tdm_shift_reg[87]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[119] ; tdm_shift_reg[120] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[218] ; tdm_shift_reg[219] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; tdm_shift_reg[282] ; tdm_shift_reg[283] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; tdm_shift_reg[216] ; tdm_shift_reg[217] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; tdm_shift_reg[44]  ; tdm_shift_reg[45]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[80]  ; tdm_shift_reg[81]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[281] ; tdm_shift_reg[282] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[355] ; tdm_shift_reg[356] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; tdm_shift_reg[359] ; tdm_shift_reg[360] ; tdm_pll|altpll_component|pll|clk[0]~1 ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; 0.000      ; 0.448      ;
; 0.298 ; tdm_shift_reg[41]  ; tdm_shift_reg[42]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.440      ;
; 0.298 ; tdm_shift_reg[182] ; tdm_shift_reg[183] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.440      ;
; 0.299 ; tdm_shift_reg[34]  ; tdm_shift_reg[35]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.441      ;
; 0.299 ; tdm_shift_reg[174] ; tdm_shift_reg[175] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.441      ;
; 0.299 ; tdm_shift_reg[183] ; tdm_shift_reg[184] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.441      ;
; 0.299 ; tdm_shift_reg[184] ; tdm_shift_reg[185] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.441      ;
; 0.300 ; tdm_shift_reg[43]  ; tdm_shift_reg[44]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.442      ;
; 0.300 ; tdm_shift_reg[280] ; tdm_shift_reg[281] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.442      ;
; 0.301 ; tdm_shift_reg[30]  ; tdm_shift_reg[31]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[32]  ; tdm_shift_reg[33]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[42]  ; tdm_shift_reg[43]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[79]  ; tdm_shift_reg[80]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[81]  ; tdm_shift_reg[82]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[217] ; tdm_shift_reg[218] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[219] ; tdm_shift_reg[220] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[284] ; tdm_shift_reg[285] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[331] ; tdm_shift_reg[332] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[354] ; tdm_shift_reg[355] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[357] ; tdm_shift_reg[358] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.301 ; tdm_shift_reg[358] ; tdm_shift_reg[359] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.443      ;
; 0.302 ; tdm_shift_reg[77]  ; tdm_shift_reg[78]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.444      ;
; 0.302 ; tdm_shift_reg[167] ; tdm_shift_reg[168] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.444      ;
; 0.302 ; tdm_shift_reg[332] ; tdm_shift_reg[333] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.444      ;
; 0.302 ; tdm_shift_reg[333] ; tdm_shift_reg[334] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.444      ;
; 0.303 ; tdm_shift_reg[39]  ; tdm_shift_reg[40]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.303 ; tdm_shift_reg[83]  ; tdm_shift_reg[84]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.303 ; tdm_shift_reg[87]  ; tdm_shift_reg[88]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.303 ; tdm_shift_reg[88]  ; tdm_shift_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.303 ; tdm_shift_reg[90]  ; tdm_shift_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.303 ; tdm_shift_reg[283] ; tdm_shift_reg[284] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.445      ;
; 0.304 ; tdm_shift_reg[82]  ; tdm_shift_reg[83]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.446      ;
; 0.304 ; tdm_shift_reg[86]  ; tdm_shift_reg[87]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.446      ;
; 0.304 ; tdm_shift_reg[119] ; tdm_shift_reg[120] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.446      ;
; 0.304 ; tdm_shift_reg[218] ; tdm_shift_reg[219] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.446      ;
; 0.304 ; tdm_shift_reg[282] ; tdm_shift_reg[283] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.446      ;
; 0.305 ; tdm_shift_reg[216] ; tdm_shift_reg[217] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.447      ;
; 0.306 ; tdm_shift_reg[44]  ; tdm_shift_reg[45]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.448      ;
; 0.306 ; tdm_shift_reg[80]  ; tdm_shift_reg[81]  ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.448      ;
; 0.306 ; tdm_shift_reg[281] ; tdm_shift_reg[282] ; tdm_pll|altpll_component|pll|clk[0]   ; tdm_pll|altpll_component|pll|clk[0]~1 ; 0.000        ; -0.010     ; 0.448      ;
+-------+--------------------+--------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                                                                  ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node            ; Launch Clock                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.864 ; ADAT_receiver:adat0_receiver|adat_data_out[124] ; tdm_stage_reg[316] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.389      ;
; 0.864 ; ADAT_receiver:adat0_receiver|adat_data_out[2]   ; tdm_stage_reg[194] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.389      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[188] ; tdm_stage_reg[380] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[184] ; tdm_stage_reg[376] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[158] ; tdm_stage_reg[350] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[129] ; tdm_stage_reg[321] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[113] ; tdm_stage_reg[305] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[114] ; tdm_stage_reg[306] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.865 ; ADAT_receiver:adat0_receiver|adat_data_out[162] ; tdm_stage_reg[354] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.390      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[185] ; tdm_stage_reg[377] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[163] ; tdm_stage_reg[355] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[143] ; tdm_stage_reg[335] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[137] ; tdm_stage_reg[329] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[125] ; tdm_stage_reg[317] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[106] ; tdm_stage_reg[298] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[105] ; tdm_stage_reg[297] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[97]  ; tdm_stage_reg[289] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[17]  ; tdm_stage_reg[209] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.866 ; ADAT_receiver:adat0_receiver|adat_data_out[16]  ; tdm_stage_reg[208] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.391      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[189] ; tdm_stage_reg[381] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[187] ; tdm_stage_reg[379] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[186] ; tdm_stage_reg[378] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[181] ; tdm_stage_reg[373] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[165] ; tdm_stage_reg[357] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[138] ; tdm_stage_reg[330] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[127] ; tdm_stage_reg[319] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[119] ; tdm_stage_reg[311] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.867 ; ADAT_receiver:adat0_receiver|adat_data_out[14]  ; tdm_stage_reg[206] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.392      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[183] ; tdm_stage_reg[375] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[182] ; tdm_stage_reg[374] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[159] ; tdm_stage_reg[351] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[142] ; tdm_stage_reg[334] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[118] ; tdm_stage_reg[310] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[116] ; tdm_stage_reg[308] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[109] ; tdm_stage_reg[301] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.868 ; ADAT_receiver:adat0_receiver|adat_data_out[107] ; tdm_stage_reg[299] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.393      ;
; 0.869 ; ADAT_receiver:adat0_receiver|adat_data_out[141] ; tdm_stage_reg[333] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.394      ;
; 0.869 ; ADAT_receiver:adat0_receiver|adat_data_out[130] ; tdm_stage_reg[322] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.394      ;
; 0.869 ; ADAT_receiver:adat0_receiver|adat_data_out[120] ; tdm_stage_reg[312] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.394      ;
; 0.869 ; ADAT_receiver:adat0_receiver|adat_data_out[111] ; tdm_stage_reg[303] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.394      ;
; 0.869 ; ADAT_receiver:adat0_receiver|adat_data_out[110] ; tdm_stage_reg[302] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.394      ;
; 0.870 ; ADAT_receiver:adat0_receiver|adat_data_out[190] ; tdm_stage_reg[382] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.395      ;
; 0.870 ; ADAT_receiver:adat0_receiver|adat_data_out[160] ; tdm_stage_reg[352] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.395      ;
; 0.870 ; ADAT_receiver:adat0_receiver|adat_data_out[131] ; tdm_stage_reg[323] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.395      ;
; 0.871 ; ADAT_receiver:adat0_receiver|adat_data_out[191] ; tdm_stage_reg[383] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.396      ;
; 0.871 ; ADAT_receiver:adat0_receiver|adat_data_out[161] ; tdm_stage_reg[353] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.396      ;
; 0.871 ; ADAT_receiver:adat0_receiver|adat_data_out[112] ; tdm_stage_reg[304] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.396      ;
; 0.872 ; ADAT_receiver:adat0_receiver|adat_data_out[133] ; tdm_stage_reg[325] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.397      ;
; 0.872 ; ADAT_receiver:adat0_receiver|adat_data_out[108] ; tdm_stage_reg[300] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.397      ;
; 0.873 ; ADAT_receiver:adat0_receiver|adat_data_out[139] ; tdm_stage_reg[331] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.398      ;
; 0.873 ; ADAT_receiver:adat0_receiver|adat_data_out[117] ; tdm_stage_reg[309] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.398      ;
; 0.932 ; ADAT_receiver:adat0_receiver|adat_data_out[179] ; tdm_stage_reg[371] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.458      ;
; 0.932 ; ADAT_receiver:adat0_receiver|adat_data_out[29]  ; tdm_stage_reg[221] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.458      ;
; 0.936 ; ADAT_receiver:adat0_receiver|adat_data_out[74]  ; tdm_stage_reg[266] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.462      ;
; 0.936 ; ADAT_receiver:adat0_receiver|adat_data_out[65]  ; tdm_stage_reg[257] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.462      ;
; 0.936 ; ADAT_receiver:adat0_receiver|adat_data_out[15]  ; tdm_stage_reg[207] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.462      ;
; 0.937 ; ADAT_receiver:adat0_receiver|adat_data_out[167] ; tdm_stage_reg[359] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.463      ;
; 0.937 ; ADAT_receiver:adat0_receiver|adat_data_out[90]  ; tdm_stage_reg[282] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.462      ;
; 0.937 ; ADAT_receiver:adat0_receiver|adat_data_out[63]  ; tdm_stage_reg[255] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.462      ;
; 0.937 ; ADAT_receiver:adat0_receiver|adat_data_out[44]  ; tdm_stage_reg[236] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.463      ;
; 0.938 ; ADAT_receiver:adat0_receiver|adat_data_out[31]  ; tdm_stage_reg[223] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.462      ;
; 0.939 ; ADAT_receiver:adat0_receiver|adat_data_out[87]  ; tdm_stage_reg[279] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.465      ;
; 0.940 ; ADAT_receiver:adat0_receiver|adat_data_out[6]   ; tdm_stage_reg[198] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.464      ;
; 0.941 ; ADAT_receiver:adat0_receiver|adat_data_out[134] ; tdm_stage_reg[326] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.465      ;
; 0.942 ; ADAT_receiver:adat0_receiver|adat_data_out[174] ; tdm_stage_reg[366] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.466      ;
; 0.942 ; ADAT_receiver:adat0_receiver|adat_data_out[146] ; tdm_stage_reg[338] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.466      ;
; 0.942 ; ADAT_receiver:adat0_receiver|adat_data_out[104] ; tdm_stage_reg[296] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.466      ;
; 0.943 ; ADAT_receiver:adat0_receiver|adat_data_out[128] ; tdm_stage_reg[320] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.469      ;
; 0.943 ; ADAT_receiver:adat0_receiver|adat_data_out[86]  ; tdm_stage_reg[278] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.469      ;
; 0.943 ; ADAT_receiver:adat0_receiver|adat_data_out[79]  ; tdm_stage_reg[271] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.469      ;
; 0.944 ; ADAT_receiver:adat0_receiver|adat_data_out[170] ; tdm_stage_reg[362] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.470      ;
; 0.944 ; ADAT_receiver:adat0_receiver|adat_data_out[78]  ; tdm_stage_reg[270] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.470      ;
; 0.944 ; ADAT_receiver:adat0_receiver|adat_data_out[71]  ; tdm_stage_reg[263] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.470      ;
; 0.944 ; ADAT_receiver:adat0_receiver|adat_data_out[39]  ; tdm_stage_reg[231] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.468      ;
; 0.944 ; ADAT_receiver:adat0_receiver|adat_data_out[22]  ; tdm_stage_reg[214] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.470      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[153] ; tdm_stage_reg[345] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.469      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[94]  ; tdm_stage_reg[286] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.470      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[92]  ; tdm_stage_reg[284] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.470      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[64]  ; tdm_stage_reg[256] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.471      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[62]  ; tdm_stage_reg[254] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.627     ; 0.470      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[51]  ; tdm_stage_reg[243] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.471      ;
; 0.945 ; ADAT_receiver:adat0_receiver|adat_data_out[36]  ; tdm_stage_reg[228] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.469      ;
; 0.946 ; ADAT_receiver:adat0_receiver|adat_data_out[169] ; tdm_stage_reg[361] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.472      ;
; 0.946 ; ADAT_receiver:adat0_receiver|adat_data_out[136] ; tdm_stage_reg[328] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.470      ;
; 0.946 ; ADAT_receiver:adat0_receiver|adat_data_out[46]  ; tdm_stage_reg[238] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.472      ;
; 0.946 ; ADAT_receiver:adat0_receiver|adat_data_out[18]  ; tdm_stage_reg[210] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.472      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[144] ; tdm_stage_reg[336] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.471      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[100] ; tdm_stage_reg[292] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.628     ; 0.471      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[84]  ; tdm_stage_reg[276] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[82]  ; tdm_stage_reg[274] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[77]  ; tdm_stage_reg[269] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[75]  ; tdm_stage_reg[267] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[73]  ; tdm_stage_reg[265] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[70]  ; tdm_stage_reg[262] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[67]  ; tdm_stage_reg[259] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[45]  ; tdm_stage_reg[237] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[43]  ; tdm_stage_reg[235] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[41]  ; tdm_stage_reg[233] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[40]  ; tdm_stage_reg[232] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
; 0.947 ; ADAT_receiver:adat0_receiver|adat_data_out[21]  ; tdm_stage_reg[213] ; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; -0.626     ; 0.473      ;
+-------+-------------------------------------------------+--------------------+-------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node            ; Launch Clock                        ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[383] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[382] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[381] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[380] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[379] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[378] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[377] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[376] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[375] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[374] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[373] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[372] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.303      ; 1.416      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[371] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.301      ; 1.414      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[370] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[369] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[368] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[367] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[366] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[365] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[364] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[363] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.289      ; 1.402      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[362] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.310      ; 1.423      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[361] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.310      ; 1.423      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[360] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.310      ; 1.423      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[359] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.310      ; 1.423      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[358] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.310      ; 1.423      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[357] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[356] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[355] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[353] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[352] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[351] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[350] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.311      ; 1.424      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[349] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[348] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[347] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[346] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[345] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[344] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[343] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[342] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[341] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[340] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[339] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[338] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[337] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.287      ; 1.400      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[336] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.306      ; 1.419      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[335] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[334] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[333] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[332] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[331] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[330] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[329] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.319      ; 1.432      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[328] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.320      ; 1.433      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[327] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.320      ; 1.433      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[326] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.320      ; 1.433      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[325] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.318      ; 1.431      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[324] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.315      ; 1.428      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[323] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.318      ; 1.431      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[322] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.318      ; 1.431      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[321] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.318      ; 1.431      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[320] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.315      ; 1.428      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[319] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[318] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[317] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[316] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[315] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[314] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[313] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.315      ; 1.428      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[312] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.314      ; 1.427      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[311] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.290      ; 1.403      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[310] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.290      ; 1.403      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[308] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.290      ; 1.403      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[305] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.290      ; 1.403      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[304] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.290      ; 1.403      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[303] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[302] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[301] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[300] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[299] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[298] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[297] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.288      ; 1.401      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[296] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[295] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[294] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[293] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[292] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[291] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[290] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.312      ; 1.425      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[289] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.316      ; 1.429      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[287] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[286] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[285] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[284] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[283] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[282] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[281] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[280] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.309      ; 1.422      ;
; -0.081 ; tdm_sr_latch ; tdm_stage_reg[279] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat0_receiver|adat_latch ; 1.000        ; 0.295      ; 1.408      ;
+--------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                     ;
+-------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node            ; Launch Clock                        ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[191] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[190] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[189] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[188] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[187] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[186] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[185] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[184] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[183] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[182] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[181] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.713      ; 1.425      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[180] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[179] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[178] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[177] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[176] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[175] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[174] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.692      ; 1.404      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[173] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[171] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[170] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[169] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[168] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[167] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.707      ; 1.419      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[166] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[165] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[164] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[163] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[162] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[161] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[160] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.689      ; 1.401      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[159] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[158] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[157] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[156] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[155] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[154] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[153] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[152] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[151] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[150] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[149] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[148] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[147] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[146] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[145] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[144] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[143] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[142] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[141] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[140] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.705      ; 1.417      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[139] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[138] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[137] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[136] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[135] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[134] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[133] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[132] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[131] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[130] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[129] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[128] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[127] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[126] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.701      ; 1.413      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[125] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.699      ; 1.411      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[124] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[123] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[121] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[120] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[119] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[118] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.698      ; 1.410      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[117] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[116] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.702      ; 1.414      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[115] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[114] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[113] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[112] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.683      ; 1.395      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[110] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[109] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[108] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[107] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[106] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[105] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[104] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[103] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.706      ; 1.418      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[102] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[101] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.721      ; 1.433      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[100] ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[99]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[98]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[97]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[96]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[95]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[94]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[93]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.720      ; 1.432      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[92]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[91]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[90]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
; 0.320 ; tdm_sr_latch ; tdm_stage_reg[89]  ; tdm_pll|altpll_component|pll|clk[0] ; ADAT_receiver:adat1_receiver|adat_latch ; 1.000        ; 0.708      ; 1.420      ;
+-------+--------------+--------------------+-------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ADAT_receiver:adat1_receiver|adat_latch'                                                                                                        ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node            ; Launch Clock                          ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[191] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[190] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[189] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[188] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[187] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[186] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[185] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[184] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[183] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[182] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[181] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.723      ; 1.425      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[180] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[179] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[178] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[177] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[176] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[175] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[174] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.702      ; 1.404      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[173] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[171] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[170] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[169] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[168] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[167] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.717      ; 1.419      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[166] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[165] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[164] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[163] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[162] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[161] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[160] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.699      ; 1.401      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[159] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[158] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[157] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[156] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[155] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[154] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[153] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[152] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[151] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[150] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[149] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[148] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[147] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[146] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[145] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[144] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[143] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[142] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[141] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[140] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.715      ; 1.417      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[139] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[138] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[137] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[136] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[135] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[134] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[133] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[132] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[131] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[130] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[129] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[128] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[127] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[126] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.711      ; 1.413      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[125] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.709      ; 1.411      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[124] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[123] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[121] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[120] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[119] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[118] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.708      ; 1.410      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[117] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[116] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.712      ; 1.414      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[115] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[114] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[113] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[112] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.693      ; 1.395      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[110] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[109] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[108] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[107] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[106] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[105] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[104] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[103] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.716      ; 1.418      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[102] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[101] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.731      ; 1.433      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[100] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[99]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[98]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[97]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[96]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[95]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[94]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[93]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.730      ; 1.432      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[92]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[91]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[90]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
; 0.550 ; tdm_sr_latch ; tdm_stage_reg[89]  ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 0.000        ; 0.718      ; 1.420      ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ADAT_receiver:adat0_receiver|adat_latch'                                                                                                        ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node            ; Launch Clock                          ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[383] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[382] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[381] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[380] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[379] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[378] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[377] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[376] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[375] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[374] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[373] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[372] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.313      ; 1.416      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[371] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.311      ; 1.414      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[370] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[369] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[368] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[367] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[366] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[365] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[364] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[363] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.299      ; 1.402      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[362] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.320      ; 1.423      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[361] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.320      ; 1.423      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[360] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.320      ; 1.423      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[359] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.320      ; 1.423      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[358] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.320      ; 1.423      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[357] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[356] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[355] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[353] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[352] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[351] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[350] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.321      ; 1.424      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[349] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[348] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[347] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[346] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[345] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[344] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[343] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[342] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[341] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[340] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[339] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[338] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[337] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.297      ; 1.400      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[336] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.316      ; 1.419      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[335] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[334] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[333] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[332] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[331] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[330] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[329] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.329      ; 1.432      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[328] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.330      ; 1.433      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[327] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.330      ; 1.433      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[326] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.330      ; 1.433      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[325] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.328      ; 1.431      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[324] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.325      ; 1.428      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[323] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.328      ; 1.431      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[322] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.328      ; 1.431      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[321] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.328      ; 1.431      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[320] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.325      ; 1.428      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[319] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[318] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[317] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[316] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[315] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[314] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[313] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.325      ; 1.428      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[312] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.324      ; 1.427      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[311] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.300      ; 1.403      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[310] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.300      ; 1.403      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[308] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.300      ; 1.403      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[305] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.300      ; 1.403      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[304] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.300      ; 1.403      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[303] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[302] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[301] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[300] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[299] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[298] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[297] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.298      ; 1.401      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[296] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[295] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[294] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[293] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[292] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[291] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[290] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.322      ; 1.425      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[289] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.326      ; 1.429      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[287] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[286] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[285] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[284] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[283] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[282] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[281] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[280] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.319      ; 1.422      ;
; 0.951 ; tdm_sr_latch ; tdm_stage_reg[279] ; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 0.000        ; 0.305      ; 1.408      ;
+-------+--------------+--------------------+---------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'm_clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[0]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[0]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[10] ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[10] ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[11] ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[11] ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[1]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[1]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[2]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[2]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[3]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[3]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[4]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[4]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[5]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[5]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[6]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[6]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[7]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[7]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[8]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[8]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[9]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_cur_word_time[9]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[0]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[0]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[10] ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[10] ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[11] ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[11] ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[1]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[1]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[2]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[2]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[3]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[3]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[4]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[4]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[5]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[5]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[6]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[6]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[7]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[7]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[8]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[8]  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[9]  ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_cur_word_time[9]  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; m_clk ; Rise       ; m_clk                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_counter[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bitclk            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_bitclk            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_cur_time[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_detect       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_detect       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; m_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_edge_max_time[2]  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_bit_clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[100] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[100] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[101] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[101] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[102] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[102] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[103] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[103] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[104] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[104] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[105] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[105] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[106] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[106] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[107] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[107] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[108] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[108] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[109] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[109] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[110] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[110] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[111] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[111] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[112] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[112] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[113] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[113] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[114] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[114] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[115] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[115] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[116] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[116] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[117] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[117] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[118] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[118] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[119] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[119] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[120] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[120] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[121] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[121] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[122] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[122] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[123] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[123] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[124] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[124] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[125] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[125] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[126] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[126] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[127] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[127] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[128] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[128] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[129] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[129] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[130] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[130] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[131] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[131] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[132] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[132] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[133] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[133] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[134] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[134] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[135] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[135] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[136] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[136] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[137] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[137] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[138] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[138] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[139] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[139] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[140] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[140] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[141] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[141] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[142] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[142] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[143] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[143] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[144] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat0_receiver|adat_data_out[144] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_bit_clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[100] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[100] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[101] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[101] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[102] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[102] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[103] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[103] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[104] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[104] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[105] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[105] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[106] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[106] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[107] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[107] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[108] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[108] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[109] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[109] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[110] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[110] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[111] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[111] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[112] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[112] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[113] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[113] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[114] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[114] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[115] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[115] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[116] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[116] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[117] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[117] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[118] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[118] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[119] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[119] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[120] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[120] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[121] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[121] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[122] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[122] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[123] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[123] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[124] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[124] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[125] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[125] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[126] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[126] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[127] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[127] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[128] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[128] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[129] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[129] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[130] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[130] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[131] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[131] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[132] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[132] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[133] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[133] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[134] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[134] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[135] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[135] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[136] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[136] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[137] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[137] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[138] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[138] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[139] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[139] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[140] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[140] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[141] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[141] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[142] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[142] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[143] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[143] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[144] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_bit_clk ; Rise       ; ADAT_receiver:adat1_receiver|adat_data_out[144] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADAT_receiver:adat0_receiver|adat_latch'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[192] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[192] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[193] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[193] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[194] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[194] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[195] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[195] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[196] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[196] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[197] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[197] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[198] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[198] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[199] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[199] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[200] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[200] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[201] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[201] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[202] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[202] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[203] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[203] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[204] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[204] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[205] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[205] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[206] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[206] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[207] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[207] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[208] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[208] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[209] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[209] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[210] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[210] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[211] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[211] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[212] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[212] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[213] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[213] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[214] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[214] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[215] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[215] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[216] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[216] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[217] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[217] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[218] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[218] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[219] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[219] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[220] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[220] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[221] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[221] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[222] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[222] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[223] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[223] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[224] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[224] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[225] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[225] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[226] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[226] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[227] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[227] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[228] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[228] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[229] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[229] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[230] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[230] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[231] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[231] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[232] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[232] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[233] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[233] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[234] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[234] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[235] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[235] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[236] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[236] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[237] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[237] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[238] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[238] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[239] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[239] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[240] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[240] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[241] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat0_receiver|adat_latch ; Rise       ; tdm_stage_reg[241] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADAT_receiver:adat1_receiver|adat_latch'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[100] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[101] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[102] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[103] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[104] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[105] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[106] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[107] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[108] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[109] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[110] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[111] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[112] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[113] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[114] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[114] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[115] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[115] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[116] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[116] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[117] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[117] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[118] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[118] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[119] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[119] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[120] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[120] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[121] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[121] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[122] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[122] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[123] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[123] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[124] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[124] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[125] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[125] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[126] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[126] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[127] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[127] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[128] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[128] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[129] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[129] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[130] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[130] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[131] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[131] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[132] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[132] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[133] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[133] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[134] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[134] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[135] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[135] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[136] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[136] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[137] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[137] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[138] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[138] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[139] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[139] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[140] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[140] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[141] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[141] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[142] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[142] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[143] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[143] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[144] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ADAT_receiver:adat1_receiver|adat_latch ; Rise       ; tdm_stage_reg[144] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[0]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[0]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[1]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[1]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[2]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[2]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[3]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[3]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[4]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[4]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[5]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[5]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[6]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[6]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[7]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[7]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[8]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_bitcount[8]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_data~reg0      ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_data~reg0      ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[0]   ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[0]   ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[100] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[100] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[101] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[101] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[102] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[102] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[103] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[103] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[104] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[104] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[105] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[105] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[106] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[106] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[107] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[107] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[108] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[108] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[109] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[109] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[10]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[10]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[110] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[110] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[111] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[111] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[112] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[112] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[113] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[113] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[114] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[114] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[115] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[115] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[116] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[116] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[117] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[117] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[118] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[118] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[119] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[119] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[11]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[11]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[120] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[120] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[121] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[121] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[122] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[122] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[123] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[123] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[124] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[124] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[125] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[125] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[126] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[126] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[127] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[127] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[128] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[128] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[129] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[129] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[12]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[12]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[130] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[130] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[131] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[131] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[132] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[132] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[133] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[133] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[134] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[134] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[135] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0] ; Rise       ; tdm_shift_reg[135] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tdm_pll|altpll_component|pll|clk[0]~1'                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[0]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[0]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[1]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[1]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[2]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[2]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[3]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[3]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[4]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[4]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[5]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[5]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[6]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[6]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[7]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[7]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[8]    ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_bitcount[8]    ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_data~reg0      ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_data~reg0      ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[0]   ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[0]   ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[100] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[100] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[101] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[101] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[102] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[102] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[103] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[103] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[104] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[104] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[105] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[105] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[106] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[106] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[107] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[107] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[108] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[108] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[109] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[109] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[10]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[10]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[110] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[110] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[111] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[111] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[112] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[112] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[113] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[113] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[114] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[114] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[115] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[115] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[116] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[116] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[117] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[117] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[118] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[118] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[119] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[119] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[11]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[11]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[120] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[120] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[121] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[121] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[122] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[122] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[123] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[123] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[124] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[124] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[125] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[125] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[126] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[126] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[127] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[127] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[128] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[128] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[129] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[129] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[12]  ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[12]  ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[130] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[130] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[131] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[131] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[132] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[132] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[133] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[133] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[134] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[134] ;
; 24.000 ; 25.000       ; 1.000          ; High Pulse Width ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[135] ;
; 24.000 ; 25.000       ; 1.000          ; Low Pulse Width  ; tdm_pll|altpll_component|pll|clk[0]~1 ; Rise       ; tdm_shift_reg[135] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'adat0_bitclk_in'                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat0_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[0] ;
; 97.620 ; 100.000      ; 2.380          ; Port Rate        ; adat0_bitclk_in ; Rise       ; adat0_bitclk_in                       ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'adat1_bitclk_in'                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in|combout               ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[1] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; adat1_bitclk_in ; Rise       ; tdm_pll|altpll_component|pll|inclk[1] ;
; 97.620 ; 100.000      ; 2.380          ; Port Rate        ; adat1_bitclk_in ; Rise       ; adat1_bitclk_in                       ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; adat0_in  ; m_clk      ; -0.190 ; -0.190 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; -0.094 ; -0.094 ; Rise       ; m_clk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; adat0_in  ; m_clk      ; 0.423 ; 0.423 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; 0.455 ; 0.455 ; Rise       ; m_clk           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.934 ; 3.934 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.887 ; 3.887 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.796 ; 3.796 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.896 ; 3.896 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.934 ; 3.934 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.601 ; 3.601 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.601 ; 3.601 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.592 ; 3.592 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.583 ; 3.583 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.600 ; 3.600 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 3.438 ; 3.438 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 3.293 ; 3.293 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 1.493 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 3.009 ; 3.009 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 3.108 ; 3.108 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 1.493 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 1.483 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 2.999 ; 2.999 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 3.098 ; 3.098 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 1.483 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.796 ; 3.796 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.887 ; 3.887 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.796 ; 3.796 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.896 ; 3.896 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.934 ; 3.934 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.583 ; 3.583 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.601 ; 3.601 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.592 ; 3.592 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.583 ; 3.583 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.600 ; 3.600 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 3.438 ; 3.438 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 3.293 ; 3.293 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 1.493 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 3.009 ; 3.009 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 3.108 ; 3.108 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 1.493 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 1.483 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 2.999 ; 2.999 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 3.098 ; 3.098 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 1.483 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                      ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -10.043   ; -1.236 ; -1.919   ; 0.550   ; -2.269              ;
;  ADAT_receiver:adat0_receiver|adat_bit_clk ; -3.834    ; -0.735 ; N/A      ; N/A     ; -0.742              ;
;  ADAT_receiver:adat0_receiver|adat_latch   ; -2.642    ; 0.864  ; -1.919   ; 0.951   ; -0.742              ;
;  ADAT_receiver:adat1_receiver|adat_bit_clk ; -3.830    ; 0.135  ; N/A      ; N/A     ; -0.742              ;
;  ADAT_receiver:adat1_receiver|adat_latch   ; -0.378    ; 0.162  ; -0.847   ; 0.550   ; -0.742              ;
;  adat0_bitclk_in                           ; N/A       ; N/A    ; N/A      ; N/A     ; 50.000              ;
;  adat1_bitclk_in                           ; N/A       ; N/A    ; N/A      ; N/A     ; 50.000              ;
;  m_clk                                     ; -10.043   ; -1.236 ; N/A      ; N/A     ; -2.269              ;
;  tdm_pll|altpll_component|pll|clk[0]       ; -1.744    ; 0.228  ; N/A      ; N/A     ; 23.758              ;
;  tdm_pll|altpll_component|pll|clk[0]~1     ; -1.754    ; 0.238  ; N/A      ; N/A     ; 23.758              ;
; Design-wide TNS                            ; -3081.839 ; -2.881 ; -531.072 ; 0.0     ; -2247.813           ;
;  ADAT_receiver:adat0_receiver|adat_bit_clk ; -711.192  ; -0.735 ; N/A      ; N/A     ; -672.252            ;
;  ADAT_receiver:adat0_receiver|adat_latch   ; -421.036  ; 0.000  ; -368.448 ; 0.000   ; -284.928            ;
;  ADAT_receiver:adat1_receiver|adat_bit_clk ; -701.296  ; 0.000  ; N/A      ; N/A     ; -672.252            ;
;  ADAT_receiver:adat1_receiver|adat_latch   ; -30.582   ; 0.000  ; -162.624 ; 0.000   ; -284.928            ;
;  adat0_bitclk_in                           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adat1_bitclk_in                           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  m_clk                                     ; -704.719  ; -2.146 ; N/A      ; N/A     ; -333.453            ;
;  tdm_pll|altpll_component|pll|clk[0]       ; -255.192  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  tdm_pll|altpll_component|pll|clk[0]~1     ; -257.822  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; adat0_in  ; m_clk      ; 0.520 ; 0.520 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; 0.742 ; 0.742 ; Rise       ; m_clk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; adat0_in  ; m_clk      ; 0.423 ; 0.423 ; Rise       ; m_clk           ;
; adat1_in  ; m_clk      ; 0.455 ; 0.455 ; Rise       ; m_clk           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.194 ; 9.194 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.111 ; 9.111 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 8.775 ; 8.775 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.135 ; 9.135 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 9.194 ; 9.194 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.276 ; 8.276 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.276 ; 8.276 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.263 ; 8.263 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.260 ; 8.260 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 8.274 ; 8.274 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 7.235 ; 7.235 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 7.063 ; 7.063 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 4.195 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 7.550 ; 7.550 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 7.629 ; 7.629 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 4.195 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 4.185 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 7.540 ; 7.540 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 7.619 ; 7.619 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 4.185 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port        ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; adat0_user[*]    ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.796 ; 3.796 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[0]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.887 ; 3.887 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[1]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.796 ; 3.796 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[2]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.896 ; 3.896 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
;  adat0_user[3]   ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 3.934 ; 3.934 ; Rise       ; ADAT_receiver:adat0_receiver|adat_bit_clk ;
; adat1_user[*]    ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.583 ; 3.583 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[0]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.601 ; 3.601 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[1]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.592 ; 3.592 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[2]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.583 ; 3.583 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
;  adat1_user[3]   ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 3.600 ; 3.600 ; Rise       ; ADAT_receiver:adat1_receiver|adat_bit_clk ;
; adat0_bitclk_out ; m_clk                                     ; 3.438 ; 3.438 ; Rise       ; m_clk                                     ;
; adat1_bitclk_out ; m_clk                                     ; 3.293 ; 3.293 ; Rise       ; m_clk                                     ;
; bclk             ; adat0_bitclk_in                           ; 1.493 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; fsync            ; adat0_bitclk_in                           ; 3.009 ; 3.009 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; tdm_data         ; adat0_bitclk_in                           ; 3.108 ; 3.108 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat0_bitclk_in                           ;       ; 1.493 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]       ;
; bclk             ; adat1_bitclk_in                           ; 1.483 ;       ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; fsync            ; adat1_bitclk_in                           ; 2.999 ; 2.999 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; tdm_data         ; adat1_bitclk_in                           ; 3.098 ; 3.098 ; Rise       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
; bclk             ; adat1_bitclk_in                           ;       ; 1.483 ; Fall       ; tdm_pll|altpll_component|pll|clk[0]~1     ;
+------------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 2421     ; 0        ; 0        ; 0        ;
; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 2        ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch   ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 2421     ; 0        ; 0        ; 0        ;
; m_clk                                     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 2        ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch   ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk                                     ; 1        ; 1        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk                                     ; 1        ; 1        ; 0        ; 0        ;
; m_clk                                     ; m_clk                                     ; 12372    ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]       ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]       ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]       ; tdm_pll|altpll_component|pll|clk[0]       ; 840      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; tdm_pll|altpll_component|pll|clk[0]       ; 840      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]~1     ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]~1     ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]       ; tdm_pll|altpll_component|pll|clk[0]~1     ; 840      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; tdm_pll|altpll_component|pll|clk[0]~1     ; 840      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 2421     ; 0        ; 0        ; 0        ;
; m_clk                                     ; ADAT_receiver:adat0_receiver|adat_bit_clk ; 2        ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; ADAT_receiver:adat0_receiver|adat_latch   ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 2421     ; 0        ; 0        ; 0        ;
; m_clk                                     ; ADAT_receiver:adat1_receiver|adat_bit_clk ; 2        ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; ADAT_receiver:adat1_receiver|adat_latch   ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_bit_clk ; m_clk                                     ; 1        ; 1        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_bit_clk ; m_clk                                     ; 1        ; 1        ; 0        ; 0        ;
; m_clk                                     ; m_clk                                     ; 12372    ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]       ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]       ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]       ; tdm_pll|altpll_component|pll|clk[0]       ; 840      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; tdm_pll|altpll_component|pll|clk[0]       ; 840      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat0_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]~1     ; 192      ; 0        ; 0        ; 0        ;
; ADAT_receiver:adat1_receiver|adat_latch   ; tdm_pll|altpll_component|pll|clk[0]~1     ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]       ; tdm_pll|altpll_component|pll|clk[0]~1     ; 840      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1     ; tdm_pll|altpll_component|pll|clk[0]~1     ; 840      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; tdm_pll|altpll_component|pll|clk[0]   ; ADAT_receiver:adat0_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; tdm_pll|altpll_component|pll|clk[0]   ; ADAT_receiver:adat0_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat0_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]   ; ADAT_receiver:adat1_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
; tdm_pll|altpll_component|pll|clk[0]~1 ; ADAT_receiver:adat1_receiver|adat_latch ; 192      ; 0        ; 0        ; 0        ;
+---------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 29 02:09:08 2023
Info: Command: quartus_sta adat-interface -c adat-interface
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adat-interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name adat0_bitclk_in adat0_bitclk_in
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name adat1_bitclk_in adat1_bitclk_in
    Info (332110): create_generated_clock -source {tdm_pll|altpll_component|pll|inclk[1]} -multiply_by 2 -duty_cycle 50.00 -name {tdm_pll|altpll_component|pll|clk[0]~1} {tdm_pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {tdm_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {tdm_pll|altpll_component|pll|clk[0]} {tdm_pll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name m_clk m_clk
    Info (332105): create_clock -period 1.000 -name ADAT_receiver:adat0_receiver|adat_bit_clk ADAT_receiver:adat0_receiver|adat_bit_clk
    Info (332105): create_clock -period 1.000 -name ADAT_receiver:adat1_receiver|adat_bit_clk ADAT_receiver:adat1_receiver|adat_bit_clk
    Info (332105): create_clock -period 1.000 -name ADAT_receiver:adat0_receiver|adat_latch ADAT_receiver:adat0_receiver|adat_latch
    Info (332105): create_clock -period 1.000 -name ADAT_receiver:adat1_receiver|adat_latch ADAT_receiver:adat1_receiver|adat_latch
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.043      -704.719 m_clk 
    Info (332119):    -3.834      -711.192 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):    -3.830      -701.296 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):    -2.642      -421.036 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):    -1.754      -257.822 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):    -1.744      -255.192 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):    -0.378       -30.582 ADAT_receiver:adat1_receiver|adat_latch 
Info (332146): Worst-case hold slack is -1.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.236        -2.146 m_clk 
    Info (332119):    -0.735        -0.735 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):     0.135         0.000 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):     0.656         0.000 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.666         0.000 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):     0.752         0.000 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):     2.692         0.000 ADAT_receiver:adat0_receiver|adat_latch 
Info (332146): Worst-case recovery slack is -1.919
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.919      -368.448 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):    -0.847      -162.624 ADAT_receiver:adat1_receiver|adat_latch 
Info (332146): Worst-case removal slack is 1.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.571         0.000 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):     2.643         0.000 ADAT_receiver:adat0_receiver|adat_latch 
Info (332146): Worst-case minimum pulse width slack is -2.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.269      -333.453 m_clk 
    Info (332119):    -0.742      -672.252 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):    -0.742      -672.252 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):    -0.742      -284.928 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):    -0.742      -284.928 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):    23.758         0.000 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):    23.758         0.000 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):    50.000         0.000 adat0_bitclk_in 
    Info (332119):    50.000         0.000 adat1_bitclk_in 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.358      -105.359 m_clk 
    Info (332119):    -0.656       -96.535 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):    -0.652      -101.350 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):    -0.289       -22.453 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):    -0.279       -20.533 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):    -0.184       -11.041 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):     0.608         0.000 ADAT_receiver:adat1_receiver|adat_latch 
Info (332146): Worst-case hold slack is -1.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.011        -1.923 m_clk 
    Info (332119):    -0.079        -0.079 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):     0.162         0.000 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):     0.223         0.000 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):     0.228         0.000 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.238         0.000 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):     0.864         0.000 ADAT_receiver:adat0_receiver|adat_latch 
Info (332146): Worst-case recovery slack is -0.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.081       -15.552 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):     0.320         0.000 ADAT_receiver:adat1_receiver|adat_latch 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.550         0.000 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):     0.951         0.000 ADAT_receiver:adat0_receiver|adat_latch 
Info (332146): Worst-case minimum pulse width slack is -1.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.519      -224.292 m_clk 
    Info (332119):    -0.500      -453.000 ADAT_receiver:adat0_receiver|adat_bit_clk 
    Info (332119):    -0.500      -453.000 ADAT_receiver:adat1_receiver|adat_bit_clk 
    Info (332119):    -0.500      -192.000 ADAT_receiver:adat0_receiver|adat_latch 
    Info (332119):    -0.500      -192.000 ADAT_receiver:adat1_receiver|adat_latch 
    Info (332119):    24.000         0.000 tdm_pll|altpll_component|pll|clk[0] 
    Info (332119):    24.000         0.000 tdm_pll|altpll_component|pll|clk[0]~1 
    Info (332119):    50.000         0.000 adat0_bitclk_in 
    Info (332119):    50.000         0.000 adat1_bitclk_in 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 320 megabytes
    Info: Processing ended: Sun Oct 29 02:09:11 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


