{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523901941112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523901941122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 12:05:40 2018 " "Processing started: Mon Apr 16 12:05:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523901941122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523901941122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523901941122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523901942031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523901942031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 4 2 " "Found 4 design units, including 2 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2PART1-BEHAVIOURAL " "Found design unit 1: LAB2PART1-BEHAVIOURAL" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523901956267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 main-behavioural " "Found design unit 2: main-behavioural" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523901956267 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2PART1 " "Found entity 1: LAB2PART1" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523901956267 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main " "Found entity 2: Main" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523901956267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523901956267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523901956320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB2PART1 LAB2PART1:u0 " "Elaborating entity \"LAB2PART1\" for hierarchy \"LAB2PART1:u0\"" {  } { { "main.vhd" "u0" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523901956320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[7\] VCC " "Pin \"Q1\[7\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523901957032 "|Main|Q1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[7\] VCC " "Pin \"Q2\[7\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523901957032 "|Main|Q2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[7\] VCC " "Pin \"Q3\[7\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab2part2a/main.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523901957032 "|Main|Q3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523901957032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523901957135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523901957567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523901957567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523901957604 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523901957604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523901957604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523901957604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523901957620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 12:05:57 2018 " "Processing ended: Mon Apr 16 12:05:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523901957620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523901957620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523901957620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523901957620 ""}
