io.ADDR_WIDTH logic 32
io.AckR_o logic 1
io.AckW_o logic 1
io.DATA_WIDTH logic 32
io.Data_i[0] logic 1
io.Data_i[1] logic 1
io.Data_i[2] logic 1
io.Data_i[3] logic 1
io.Data_i[4] logic 1
io.Data_i[5] logic 1
io.Data_i[6] logic 1
io.Data_i[7] logic 1
io.Data_o[0] logic 1
io.Data_o[1] logic 1
io.Data_o[2] logic 1
io.Data_o[3] logic 1
io.Data_o[4] logic 1
io.Data_o[5] logic 1
io.Data_o[6] logic 1
io.Data_o[7] logic 1
io.ERROR logic 2
io.Empty_ logic 1
io.Full_ logic 1
io.IDLE logic 2
io.RAM_DEPTH logic 32
io.READ logic 2
io.REnable_ logic 1
io.ReqR_i logic 1
io.ReqW_i logic 1
io.WAIT logic 2
io.WEnable_ logic 1
io.WRITE logic 2
io.next_in_data_ logic 8
io.r_ack_next_ logic 1
io.r_state_ logic 2
io.r_state_next_ logic 2
io.reset logic 1
io.tmp_buf_ logic 8
io.w_ack_next_ logic 1
io.w_state_ logic 2
io.w_state_next_ logic 2
mem_.ADDR_WIDTH logic 32
mem_.DATA_WIDTH logic 32
mem_.Data_i[0] logic 1
mem_.Data_i[1] logic 1
mem_.Data_i[2] logic 1
mem_.Data_i[3] logic 1
mem_.Data_i[4] logic 1
mem_.Data_i[5] logic 1
mem_.Data_i[6] logic 1
mem_.Data_i[7] logic 1
mem_.Data_o logic 8
mem_.Empty_o logic 1
mem_.Full_o logic 1
mem_.RAM_DEPTH logic 32
mem_.r_id_ logic 6
mem_.r_next_id_[0] logic 1
mem_.r_next_id_[1] logic 1
mem_.r_next_id_[2] logic 1
mem_.r_next_id_[3] logic 1
mem_.r_next_id_[4] logic 1
mem_.r_next_id_[5] logic 1
mem_.w_id_ logic 6
mem_.w_next_id_[0] logic 1
mem_.w_next_id_[1] logic 1
mem_.w_next_id_[2] logic 1
mem_.w_next_id_[3] logic 1
mem_.w_next_id_[4] logic 1
mem_.w_next_id_[5] logic 1

