#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 29 00:14:29 2024
# Process ID: 113003
# Current directory: /home/hybridz/Projects/pipeline/src
# Command line: vivado
# Log file: /home/hybridz/Projects/pipeline/src/vivado.log
# Journal file: /home/hybridz/Projects/pipeline/src/vivado.jou
# Running On        :nixos
# Platform          :NixOS
# Operating System  :NixOS 24.05 (Uakari)
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :2299.216 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :66915 MB
# Swap memory       :75497 MB
# Total Virtual     :142412 MB
# Available Virtual :136459 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/hybridz/Documents/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project pipeline /home/hybridz/Documents/Arqui/pipeline -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hybridz/Documents/Vivado/Vivado/2024.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files {/home/hybridz/Projects/pipeline/src/arm.v /home/hybridz/Projects/pipeline/src/testbench.v /home/hybridz/Projects/pipeline/src/regfile.v /home/hybridz/Projects/pipeline/src/conditional.v /home/hybridz/Projects/pipeline/src/DataMemory.v /home/hybridz/Projects/pipeline/src/extend.v /home/hybridz/Projects/pipeline/src/hazard.v /home/hybridz/Projects/pipeline/src/estructuras_varias.v /home/hybridz/Projects/pipeline/src/InstructionMemory.v /home/hybridz/Projects/pipeline/src/top.v /home/hybridz/Projects/pipeline/src/branch_predictor.v /home/hybridz/Projects/pipeline/src/alu.v /home/hybridz/Projects/pipeline/src/controller.v /home/hybridz/Projects/pipeline/src/datapath.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/hybridz/Projects/pipeline/src/memfile.mov.dat /home/hybridz/Projects/pipeline/src/memfile.dat /home/hybridz/Projects/pipeline/src/memfile.mla.dat}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hybridz/Documents/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:2]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:3]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:4]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:5]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:8]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/arm.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/conditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conditional
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/conditional.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/controller.v:5]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/controller.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:8]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:16]
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module comparador_igualdad
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo_habilitacion_limpieza
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo_habilitacion
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/hybridz/Documents/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:191]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:198]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:199]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:206]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'd0' [/home/hybridz/Projects/pipeline/src/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'd1' [/home/hybridz/Projects/pipeline/src/datapath.v:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'y' [/home/hybridz/Projects/pipeline/src/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd0' [/home/hybridz/Projects/pipeline/src/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd1' [/home/hybridz/Projects/pipeline/src/datapath.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'y' [/home/hybridz/Projects/pipeline/src/datapath.v:226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CBZRn' [/home/hybridz/Projects/pipeline/src/datapath.v:420]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ALUFlags' [/home/hybridz/Projects/pipeline/src/datapath.v:422]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/arm.v" Line 1. Module arm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/conditional.v" Line 1. Module conditional doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 48. Module registro_flanco_positivo_habilitacion(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 1. Module adder(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/hazard.v" Line 1. Module hazardUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/branch_predictor.v" Line 1. Module branch_predictor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory(MEMFILE="memfile.mov.dat") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/DataMemory.v" Line 1. Module DataMemory(MEMFILE="memfile.mov.dat") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/arm.v" Line 1. Module arm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/conditional.v" Line 1. Module conditional doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 48. Module registro_flanco_positivo_habilitacion(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 1. Module adder(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.registro_flanco_positivo
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=4...
Compiling module xil_defaultlib.conditional
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=3...
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=3...
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=6...
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.comparador_igualdad(WIDTH=4)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazardUnit
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.InstructionMemory(MEMFILE="memfi...
Compiling module xil_defaultlib.DataMemory(MEMFILE="memfile.mov....
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RegWriteD 0x | RegWriteW 0x | WA3W  x | WD3_IN  x | RegSrcD xx 
ForwardAE xx | ResultW          x | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 10 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  0  0 | RD:          x          x          x  
 SrcA:          0 | SrcB:          0 | SrcC          0 | 
 ALUResult:          0 | ALUControlD: 000010 | ALUControlE: 000000 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 00 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  5  0 | RD:          x          x          x  
 SrcA:          x | SrcB:          0 | SrcC          x | 
 ALUResult:          0 | ALUControlD: 111001 | ALUControlE: 000010 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 00 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  5  0 | RD:          x          x          x  
 SrcA:          x | SrcB:          5 | SrcC          x | 
 ALUResult:          5 | ALUControlD: 100000 | ALUControlE: 111001 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD xx 
ForwardAE 10 | ResultW          0 | ALUOutM:         5 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          5 | SrcB:          5 | SrcC          5 | 
 ALUResult:         10 | ALUControlD: xxxxxx | ALUControlE: 100000 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN  5 | RegSrcD xx 
ForwardAE 00 | ResultW          5 | ALUOutM:        10 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN  5 | RegSrcD xx 
ForwardAE 00 | ResultW          5 | ALUOutM:        10 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: zzzzzzzzzzzzzzzzzzzzzzzz00000101          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN 10 | RegSrcD xx 
ForwardAE 00 | ResultW         10 | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: zzzzzzzzzzzzzzzzzzzzzzzz00000101          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN 10 | RegSrcD xx 
ForwardAE 00 | ResultW         10 | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: zzzzzzzzzzzzzzzzzzzzzzzz00001010          x          x          x 

RegWriteD 0x | RegWriteW 0x | WA3W  x | WD3_IN  x | RegSrcD xx 
ForwardAE 00 | ResultW          x | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: zzzzzzzzzzzzzzzzzzzzzzzz00001010          x          x          x 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8059.047 ; gain = 93.383 ; free physical = 49515 ; free virtual = 128270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hybridz/Documents/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:2]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:3]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:4]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:5]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:8]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/alu.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/arm.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/conditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conditional
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/conditional.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/controller.v:5]
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/controller.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3380] identifier 'ALUCONTROL_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:8]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:16]
WARNING: [VRFC 10-3380] identifier 'ALU_FLAGS_WIDTH' is used before its declaration [/home/hybridz/Projects/pipeline/src/datapath.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module comparador_igualdad
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo_habilitacion_limpieza
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo_habilitacion
INFO: [VRFC 10-311] analyzing module registro_flanco_positivo
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hybridz/Projects/pipeline/src/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [Common 17-344] 'execute_script' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hybridz/Documents/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mov.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim/memfile.mla.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/hybridz/Documents/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:191]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:198]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:199]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'd' [/home/hybridz/Projects/pipeline/src/datapath.v:206]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'q' [/home/hybridz/Projects/pipeline/src/datapath.v:207]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'd0' [/home/hybridz/Projects/pipeline/src/datapath.v:227]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'd1' [/home/hybridz/Projects/pipeline/src/datapath.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'y' [/home/hybridz/Projects/pipeline/src/datapath.v:230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CBZRn' [/home/hybridz/Projects/pipeline/src/datapath.v:424]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ALUFlags' [/home/hybridz/Projects/pipeline/src/datapath.v:426]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/arm.v" Line 1. Module arm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/conditional.v" Line 1. Module conditional doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 48. Module registro_flanco_positivo_habilitacion(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 1. Module adder(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 13. Module comparador_igualdad(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/hazard.v" Line 1. Module hazardUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/branch_predictor.v" Line 1. Module branch_predictor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory(MEMFILE="memfile.mov.dat") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/DataMemory.v" Line 1. Module DataMemory(MEMFILE="memfile.mov.dat") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/arm.v" Line 1. Module arm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/conditional.v" Line 1. Module conditional doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 48. Module registro_flanco_positivo_habilitacion(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 1. Module adder(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 25. Module registro_flanco_positivo_habilitacion_limpieza(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 82. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/extend.v" Line 1. Module extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 66. Module registro_flanco_positivo(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hybridz/Projects/pipeline/src/estructuras_varias.v" Line 96. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.registro_flanco_positivo
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=4...
Compiling module xil_defaultlib.conditional
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=3...
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.registro_flanco_positivo_habilit...
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=3...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.registro_flanco_positivo(WIDTH=6...
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.comparador_igualdad(WIDTH=4)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazardUnit
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.InstructionMemory(MEMFILE="memfi...
Compiling module xil_defaultlib.DataMemory(MEMFILE="memfile.mov....
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hybridz/Documents/Arqui/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RegWriteD 0x | RegWriteW 0x | WA3W  x | WD3_IN  x | RegSrcD xx 
ForwardAE xx | ResultW          x | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 10 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  0  0 | RD:          x          x          x  
 SrcA:          0 | SrcB:          0 | SrcC          0 | 
 ALUResult:          0 | ALUControlD: 000010 | ALUControlE: 000000 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 00 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  5  0 | RD:          x          x          x  
 SrcA:          x | SrcB:          0 | SrcC          x | 
 ALUResult:          0 | ALUControlD: 111001 | ALUControlE: 000010 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 01 | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD 00 
ForwardAE 00 | ResultW          0 | ALUOutM:         0 | 
  RAD:  0  5  0 | RD:          x          x          x  
 SrcA:          x | SrcB:          5 | SrcC          x | 
 ALUResult:          5 | ALUControlD: 100000 | ALUControlE: 111001 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 00 | WA3W  0 | WD3_IN  0 | RegSrcD xx 
ForwardAE 10 | ResultW          0 | ALUOutM:         5 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          5 | SrcB:          5 | SrcC          5 | 
 ALUResult:         10 | ALUControlD: xxxxxx | ALUControlE: 100000 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN  5 | RegSrcD xx 
ForwardAE 00 | ResultW          5 | ALUOutM:        10 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN  5 | RegSrcD xx 
ForwardAE 00 | ResultW          5 | ALUOutM:        10 | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: 00000000000000000000000000000101          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN 10 | RegSrcD xx 
ForwardAE 00 | ResultW         10 | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: 00000000000000000000000000000101          x          x          x 

RegWriteD 0x | RegWriteW 01 | WA3W  0 | WD3_IN 10 | RegSrcD xx 
ForwardAE 00 | ResultW         10 | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: 00000000000000000000000000001010          x          x          x 

RegWriteD 0x | RegWriteW 0x | WA3W  x | WD3_IN  x | RegSrcD xx 
ForwardAE 00 | ResultW          x | ALUOutM:         x | 
  RAD:  x  x  x | RD:          x          x          x  
 SrcA:          x | SrcB:          x | SrcC          x | 
 ALUResult:          x | ALUControlD: xxxxxx | ALUControlE: xxxxxx 
 REGS: 00000000000000000000000000001010          x          x          x 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8096.059 ; gain = 0.000 ; free physical = 50334 ; free virtual = 128992
