Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 5BA575E9D8
	for <lists+qemu-devel@lfdr.de>; Wed,  3 Jul 2019 19:00:17 +0200 (CEST)
Received: from localhost ([::1]:37726 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hiicC-0006Lc-Cl
	for lists+qemu-devel@lfdr.de; Wed, 03 Jul 2019 13:00:16 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:37094)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <philmd@redhat.com>) id 1hiiFg-0004HP-Iv
 for qemu-devel@nongnu.org; Wed, 03 Jul 2019 12:37:01 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <philmd@redhat.com>) id 1hiiFf-00005U-Ap
 for qemu-devel@nongnu.org; Wed, 03 Jul 2019 12:37:00 -0400
Received: from mail-wm1-f66.google.com ([209.85.128.66]:40137)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <philmd@redhat.com>) id 1hiiFf-0008Vn-3g
 for qemu-devel@nongnu.org; Wed, 03 Jul 2019 12:36:59 -0400
Received: by mail-wm1-f66.google.com with SMTP id v19so3092859wmj.5
 for <qemu-devel@nongnu.org>; Wed, 03 Jul 2019 09:36:58 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
 :date:user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=IJCRh2qzv9+keZ1crvSwDlqd84ocRYO15RyWnFmzArQ=;
 b=I6+Hc7mbbAKcubc/t9cYhWRLtIF5l54L//fZodETqFkeM3G5EFapY/dQBLHjxxEJOf
 8P1ZIWXbwEj7h3N3k7nwYpcW5VPCRaHstW5XvGNWRNGHK1nlyCA9/1uEirXK73S7d3Il
 7cXKDTn3yZG/ff8y2FMz8cGR0o/HM90VbEEftrc91BtsrhYklyGukJOpZa31VKFYLkp7
 K4LP0c1NSsSQbbsHW1/h8LyuonjC9rejPCJHZpZCOFn0H94yV5yyS0rTtz78Rx101Ozp
 gwdA49hx11LmZphWR+LCL4ftnv2eqp57VB6Lmq8EpZKZP9Jl3U24aAfDswUNZ8BDfVmw
 JUaQ==
X-Gm-Message-State: APjAAAW3GE+EVeQ801cpPayin/v9QVXRkD1FJB2Q+wTFwJaC3SY66Uo7
 2zNF6nv966Qmc3otegSjK16mEg==
X-Google-Smtp-Source: APXvYqzmQWiGSMjJP2p0ykdX57SLIRCmHfD/BuCfizGoRtbaYyam9my/49N171XXBItye3VSXKjvrw==
X-Received: by 2002:a7b:c106:: with SMTP id w6mr9301206wmi.80.1562171817232;
 Wed, 03 Jul 2019 09:36:57 -0700 (PDT)
Received: from [192.168.1.38] (56.red-88-18-140.staticip.rima-tde.net.
 [88.18.140.56])
 by smtp.gmail.com with ESMTPSA id 15sm1817102wmk.34.2019.07.03.09.36.56
 (version=TLS1_3 cipher=AEAD-AES128-GCM-SHA256 bits=128/128);
 Wed, 03 Jul 2019 09:36:56 -0700 (PDT)
To: Stephen Checkoway <stephen.checkoway@oberlin.edu>
References: <20190702005912.15905-1-philmd@redhat.com>
 <20190702005912.15905-28-philmd@redhat.com>
 <C6F80CB3-2D5D-4EE0-A085-DDA8AA334279@oberlin.edu>
 <05be219a-4af9-f939-3abe-6137f5a7deba@redhat.com>
 <3D8F6CD2-6C74-469C-83C1-3DF0A458B757@oberlin.edu>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: id=89C1E78F601EE86C867495CBA2A3FD6EDEADC0DE;
 url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <e8d65586-63b0-0c43-a043-efd4a59b3834@redhat.com>
Date: Wed, 3 Jul 2019 18:36:55 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.7.0
MIME-Version: 1.0
In-Reply-To: <3D8F6CD2-6C74-469C-83C1-3DF0A458B757@oberlin.edu>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.85.128.66
Subject: Re: [Qemu-devel] [PULL 27/27] hw/block/pflash_cfi02: Reduce I/O
 accesses to 16-bit
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Kevin Wolf <kwolf@redhat.com>, Laurent Vivier <lvivier@redhat.com>,
 Thomas Huth <thuth@redhat.com>,
 "open list:Block layer core" <qemu-block@nongnu.org>,
 QEMU Developers <qemu-devel@nongnu.org>, Max Reitz <mreitz@redhat.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Paolo Bonzini <pbonzini@redhat.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 7/3/19 6:20 PM, Stephen Checkoway wrote:
>> On Jul 3, 2019, at 12:02, Philippe Mathieu-Daudé <philmd@redhat.com> wrote:
>> On 7/3/19 5:52 PM, Stephen Checkoway wrote:
>>>
>>>
>>>> On Jul 1, 2019, at 20:59, Philippe Mathieu-Daudé <philmd@redhat.com> wrote:
>>>>
>>>> Parallel NOR flashes are limited to 16-bit bus accesses.
>>>
>>> I don't think this is correct. The CFI spec defines an x32 interface for parallel NOR. CFI addresses 0x28 and 0x29 specify the interface and value 3 is x32 and value 5 is x16/x32.
>>>
>>> Here's an example of an x32 device <https://www.mouser.com/datasheet/2/100/002-00948_29CD032J_S29CD016J_S29CL032J_S29CL016J_3-1316792.pdf>.
>>
>> OK, I was not aware of these.
>>
>> QEMU never CFI-announced itself as x32 capable:
>>
>>    /* Flash device interface (8 & 16 bits) */
>>    pfl->cfi_table[0x28] = 0x02;
>>    pfl->cfi_table[0x29] = 0x00;
>>
>> So while the commit description is incorrect, the code is safe with the
>> current device model.
>>
>> I am not comfortable keeping untested 32-bit mode.
>> Were you using it?
> 
> I'm not using it. I did have some code to set these CFI values based on the parameters used to control the interleaving <https://github.com/stevecheckoway/qemu/commit/f9a79a6e18b2c7c5a05e344ff554a7d980a56042#diff-d33881bd0ef099e2f46ebd4797c653bcR599>.
> 
> In general, a better testing harness would be nice though.

We can revert it if it helps you.

I plan to merge the rest of your work (interleaving) during the next
release, if tested we can revert it there too.

My goal with the pflash devices is to have a white list of real devices
with proper CFI table, and boards/machines can only use a whitelisted
correctly behaving device.

This way we won't have to deal with broken configurations.

>>>> Remove the 32-bit dead code.
>>>>
>>>> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
>>>> Message-Id: <20190627202719.17739-29-philmd@redhat.com>
>>>> Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
>>>> ---
>>>> hw/block/pflash_cfi02.c | 5 +----
>>>> 1 file changed, 1 insertion(+), 4 deletions(-)
>>>>
>>>> diff --git a/hw/block/pflash_cfi02.c b/hw/block/pflash_cfi02.c
>>>> index 83084b9d72..5392290c72 100644
>>>> --- a/hw/block/pflash_cfi02.c
>>>> +++ b/hw/block/pflash_cfi02.c
>>>> @@ -317,8 +317,6 @@ static uint64_t pflash_read(void *opaque, hwaddr offset, unsigned int width)
>>>>    boff = offset & 0xFF;
>>>>    if (pfl->width == 2) {
>>>>        boff = boff >> 1;
>>>> -    } else if (pfl->width == 4) {
>>>> -        boff = boff >> 2;
>>>>    }
>>>>    switch (pfl->cmd) {
>>>>    default:
>>>> @@ -449,8 +447,6 @@ static void pflash_write(void *opaque, hwaddr offset, uint64_t value,
>>>>    boff = offset;
>>>>    if (pfl->width == 2) {
>>>>        boff = boff >> 1;
>>>> -    } else if (pfl->width == 4) {
>>>> -        boff = boff >> 2;
>>>>    }
>>>>    /* Only the least-significant 11 bits are used in most cases. */
>>>>    boff &= 0x7FF;
>>>> @@ -710,6 +706,7 @@ static void pflash_write(void *opaque, hwaddr offset, uint64_t value,
>>>> static const MemoryRegionOps pflash_cfi02_ops = {
>>>>    .read = pflash_read,
>>>>    .write = pflash_write,
>>>> +    .impl.max_access_size = 2,
>>>>    .valid.min_access_size = 1,
>>>>    .valid.max_access_size = 4,
>>>>    .endianness = DEVICE_NATIVE_ENDIAN,
>>>> -- 
>>>> 2.20.1
> 

