<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf538 › include › mach › defBF538.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF538.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF538_H</span>
<span class="cp">#define _DEF_BF538_H</span>

<span class="cm">/* Clock/Regulator Control (0xFFC00000 - 0xFFC000FF) */</span>
<span class="cp">#define	PLL_CTL			0xFFC00000	</span><span class="cm">/* PLL Control register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	PLL_DIV			0xFFC00004	</span><span class="cm">/* PLL Divide Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	VR_CTL			0xFFC00008	</span><span class="cm">/* Voltage Regulator Control Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	PLL_STAT		0xFFC0000C	</span><span class="cm">/* PLL Status register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	PLL_LOCKCNT		0xFFC00010	</span><span class="cm">/* PLL Lock	Count register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	CHIPID			0xFFC00014	</span><span class="cm">/* Chip	ID Register */</span><span class="cp"></span>

<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define CHIPID_VERSION         0xF0000000</span>
<span class="cp">#define CHIPID_FAMILY          0x0FFFF000</span>
<span class="cp">#define CHIPID_MANUFACTURE     0x00000FFE</span>

<span class="cm">/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */</span>
<span class="cp">#define	SWRST			0xFFC00100  </span><span class="cm">/* Software	Reset Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define	SYSCR			0xFFC00104  </span><span class="cm">/* System Configuration registe */</span><span class="cp"></span>
<span class="cp">#define	SIC_RVECT		0xFFC00108</span>
<span class="cp">#define	SIC_IMASK0		0xFFC0010C  </span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR0		0xFFC00110  </span><span class="cm">/* Interrupt Assignment Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR1		0xFFC00114  </span><span class="cm">/* Interrupt Assignment Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR2		0xFFC00118  </span><span class="cm">/* Interrupt Assignment Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR3			0xFFC0011C	</span><span class="cm">/* Interrupt Assignment	Register 3 */</span><span class="cp"></span>
<span class="cp">#define	SIC_ISR0			0xFFC00120  </span><span class="cm">/* Interrupt Status	Register */</span><span class="cp"></span>
<span class="cp">#define	SIC_IWR0			0xFFC00124  </span><span class="cm">/* Interrupt Wakeup	Register */</span><span class="cp"></span>
<span class="cp">#define	SIC_IMASK1			0xFFC00128	</span><span class="cm">/* Interrupt Mask Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SIC_ISR1			0xFFC0012C	</span><span class="cm">/* Interrupt Status Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IWR1			0xFFC00130	</span><span class="cm">/* Interrupt Wakeup Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR4			0xFFC00134	</span><span class="cm">/* Interrupt Assignment	Register 4 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR5			0xFFC00138	</span><span class="cm">/* Interrupt Assignment	Register 5 */</span><span class="cp"></span>
<span class="cp">#define	SIC_IAR6			0xFFC0013C	</span><span class="cm">/* Interrupt Assignment	Register 6 */</span><span class="cp"></span>


<span class="cm">/* Watchdog Timer (0xFFC00200 -	0xFFC002FF) */</span>
<span class="cp">#define	WDOG_CTL	0xFFC00200  </span><span class="cm">/* Watchdog	Control	Register */</span><span class="cp"></span>
<span class="cp">#define	WDOG_CNT	0xFFC00204  </span><span class="cm">/* Watchdog	Count Register */</span><span class="cp"></span>
<span class="cp">#define	WDOG_STAT	0xFFC00208  </span><span class="cm">/* Watchdog	Status Register */</span><span class="cp"></span>


<span class="cm">/* Real	Time Clock (0xFFC00300 - 0xFFC003FF) */</span>
<span class="cp">#define	RTC_STAT	0xFFC00300  </span><span class="cm">/* RTC Status Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_ICTL	0xFFC00304  </span><span class="cm">/* RTC Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_ISTAT	0xFFC00308  </span><span class="cm">/* RTC Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_SWCNT	0xFFC0030C  </span><span class="cm">/* RTC Stopwatch Count Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_ALARM	0xFFC00310  </span><span class="cm">/* RTC Alarm Time Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_FAST	0xFFC00314  </span><span class="cm">/* RTC Prescaler Enable Register */</span><span class="cp"></span>
<span class="cp">#define	RTC_PREN		0xFFC00314  </span><span class="cm">/* RTC Prescaler Enable Register (alternate	macro) */</span><span class="cp"></span>


<span class="cm">/* UART0 Controller (0xFFC00400	- 0xFFC004FF) */</span>
<span class="cp">#define	UART0_THR	      0xFFC00400  </span><span class="cm">/* Transmit Holding register */</span><span class="cp"></span>
<span class="cp">#define	UART0_RBR	      0xFFC00400  </span><span class="cm">/* Receive Buffer register */</span><span class="cp"></span>
<span class="cp">#define	UART0_DLL	      0xFFC00400  </span><span class="cm">/* Divisor Latch (Low-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART0_IER	      0xFFC00404  </span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_DLH	      0xFFC00404  </span><span class="cm">/* Divisor Latch (High-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART0_IIR	      0xFFC00408  </span><span class="cm">/* Interrupt Identification Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_LCR	      0xFFC0040C  </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_MCR			 0xFFC00410  </span><span class="cm">/*	Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_LSR	      0xFFC00414  </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_SCR	      0xFFC0041C  </span><span class="cm">/* SCR Scratch Register */</span><span class="cp"></span>
<span class="cp">#define	UART0_GCTL		     0xFFC00424	 </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>


<span class="cm">/* SPI0	Controller (0xFFC00500 - 0xFFC005FF) */</span>

<span class="cp">#define	SPI0_CTL			0xFFC00500  </span><span class="cm">/* SPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_FLG			0xFFC00504  </span><span class="cm">/* SPI0 Flag register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_STAT			0xFFC00508  </span><span class="cm">/* SPI0 Status register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_TDBR			0xFFC0050C  </span><span class="cm">/* SPI0 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_RDBR			0xFFC00510  </span><span class="cm">/* SPI0 Receive Data Buffer	Register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_BAUD			0xFFC00514  </span><span class="cm">/* SPI0 Baud rate Register */</span><span class="cp"></span>
<span class="cp">#define	SPI0_SHADOW			0xFFC00518  </span><span class="cm">/* SPI0_RDBR Shadow	Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_REGBASE			SPI0_CTL</span>


<span class="cm">/* TIMER 0, 1, 2 Registers (0xFFC00600 - 0xFFC006FF) */</span>
<span class="cp">#define	TIMER0_CONFIG			0xFFC00600     </span><span class="cm">/* Timer	0 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	TIMER0_COUNTER				0xFFC00604     </span><span class="cm">/* Timer	0 Counter Register */</span><span class="cp"></span>
<span class="cp">#define	TIMER0_PERIOD			0xFFC00608     </span><span class="cm">/* Timer	0 Period Register */</span><span class="cp"></span>
<span class="cp">#define	TIMER0_WIDTH			0xFFC0060C     </span><span class="cm">/* Timer	0 Width	Register */</span><span class="cp"></span>

<span class="cp">#define	TIMER1_CONFIG			0xFFC00610	</span><span class="cm">/*  Timer 1 Configuration Register   */</span><span class="cp"></span>
<span class="cp">#define	TIMER1_COUNTER			0xFFC00614	</span><span class="cm">/*  Timer 1 Counter Register	     */</span><span class="cp"></span>
<span class="cp">#define	TIMER1_PERIOD			0xFFC00618	</span><span class="cm">/*  Timer 1 Period Register	     */</span><span class="cp"></span>
<span class="cp">#define	TIMER1_WIDTH			0xFFC0061C	</span><span class="cm">/*  Timer 1 Width Register	     */</span><span class="cp"></span>

<span class="cp">#define	TIMER2_CONFIG			0xFFC00620	</span><span class="cm">/* Timer 2 Configuration Register   */</span><span class="cp"></span>
<span class="cp">#define	TIMER2_COUNTER			0xFFC00624	</span><span class="cm">/* Timer 2 Counter Register	    */</span><span class="cp"></span>
<span class="cp">#define	TIMER2_PERIOD			0xFFC00628	</span><span class="cm">/* Timer 2 Period Register	    */</span><span class="cp"></span>
<span class="cp">#define	TIMER2_WIDTH			0xFFC0062C	</span><span class="cm">/* Timer 2 Width Register	    */</span><span class="cp"></span>

<span class="cp">#define	TIMER_ENABLE				0xFFC00640	</span><span class="cm">/* Timer Enable	Register */</span><span class="cp"></span>
<span class="cp">#define	TIMER_DISABLE				0xFFC00644	</span><span class="cm">/* Timer Disable Register */</span><span class="cp"></span>
<span class="cp">#define	TIMER_STATUS				0xFFC00648	</span><span class="cm">/* Timer Status	Register */</span><span class="cp"></span>


<span class="cm">/* Programmable	Flags (0xFFC00700 - 0xFFC007FF) */</span>
<span class="cp">#define	FIO_FLAG_D				0xFFC00700  </span><span class="cm">/* Flag Mask to directly specify state of pins */</span><span class="cp"></span>
<span class="cp">#define	FIO_FLAG_C			0xFFC00704  </span><span class="cm">/* Peripheral Interrupt Flag Register (clear) */</span><span class="cp"></span>
<span class="cp">#define	FIO_FLAG_S			0xFFC00708  </span><span class="cm">/* Peripheral Interrupt Flag Register (set) */</span><span class="cp"></span>
<span class="cp">#define	FIO_FLAG_T					0xFFC0070C  </span><span class="cm">/* Flag Mask to directly toggle state of pins */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKA_D			0xFFC00710  </span><span class="cm">/* Flag Mask Interrupt A Register (set directly) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKA_C			0xFFC00714  </span><span class="cm">/* Flag Mask Interrupt A Register (clear) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKA_S			0xFFC00718  </span><span class="cm">/* Flag Mask Interrupt A Register (set) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKA_T			0xFFC0071C  </span><span class="cm">/* Flag Mask Interrupt A Register (toggle) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKB_D			0xFFC00720  </span><span class="cm">/* Flag Mask Interrupt B Register (set directly) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKB_C			0xFFC00724  </span><span class="cm">/* Flag Mask Interrupt B Register (clear) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKB_S			0xFFC00728  </span><span class="cm">/* Flag Mask Interrupt B Register (set) */</span><span class="cp"></span>
<span class="cp">#define	FIO_MASKB_T			0xFFC0072C  </span><span class="cm">/* Flag Mask Interrupt B Register (toggle) */</span><span class="cp"></span>
<span class="cp">#define	FIO_DIR				0xFFC00730  </span><span class="cm">/* Peripheral Flag Direction Register */</span><span class="cp"></span>
<span class="cp">#define	FIO_POLAR			0xFFC00734  </span><span class="cm">/* Flag Source Polarity Register */</span><span class="cp"></span>
<span class="cp">#define	FIO_EDGE			0xFFC00738  </span><span class="cm">/* Flag Source Sensitivity Register */</span><span class="cp"></span>
<span class="cp">#define	FIO_BOTH			0xFFC0073C  </span><span class="cm">/* Flag Set	on BOTH	Edges Register */</span><span class="cp"></span>
<span class="cp">#define	FIO_INEN					0xFFC00740  </span><span class="cm">/* Flag Input Enable Register  */</span><span class="cp"></span>


<span class="cm">/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */</span>
<span class="cp">#define	SPORT0_TCR1				0xFFC00800  </span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_TCR2				0xFFC00804  </span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_TCLKDIV			0xFFC00808  </span><span class="cm">/* SPORT0 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_TFSDIV			0xFFC0080C  </span><span class="cm">/* SPORT0 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_TX			0xFFC00810  </span><span class="cm">/* SPORT0 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_RX			0xFFC00818  </span><span class="cm">/* SPORT0 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_RCR1				0xFFC00820  </span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_RCR2				0xFFC00824  </span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_RCLKDIV			0xFFC00828  </span><span class="cm">/* SPORT0 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_RFSDIV			0xFFC0082C  </span><span class="cm">/* SPORT0 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_STAT			0xFFC00830  </span><span class="cm">/* SPORT0 Status Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_CHNL			0xFFC00834  </span><span class="cm">/* SPORT0 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MCMC1			0xFFC00838  </span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MCMC2			0xFFC0083C  </span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MTCS0			0xFFC00840  </span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MTCS1			0xFFC00844  </span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MTCS2			0xFFC00848  </span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MTCS3			0xFFC0084C  </span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MRCS0			0xFFC00850  </span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MRCS1			0xFFC00854  </span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MRCS2			0xFFC00858  </span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_MRCS3			0xFFC0085C  </span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>


<span class="cm">/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */</span>
<span class="cp">#define	SPORT1_TCR1				0xFFC00900  </span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_TCR2				0xFFC00904  </span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_TCLKDIV			0xFFC00908  </span><span class="cm">/* SPORT1 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_TFSDIV			0xFFC0090C  </span><span class="cm">/* SPORT1 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_TX			0xFFC00910  </span><span class="cm">/* SPORT1 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_RX			0xFFC00918  </span><span class="cm">/* SPORT1 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_RCR1				0xFFC00920  </span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_RCR2				0xFFC00924  </span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_RCLKDIV			0xFFC00928  </span><span class="cm">/* SPORT1 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_RFSDIV			0xFFC0092C  </span><span class="cm">/* SPORT1 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_STAT			0xFFC00930  </span><span class="cm">/* SPORT1 Status Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_CHNL			0xFFC00934  </span><span class="cm">/* SPORT1 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MCMC1			0xFFC00938  </span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MCMC2			0xFFC0093C  </span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MTCS0			0xFFC00940  </span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MTCS1			0xFFC00944  </span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MTCS2			0xFFC00948  </span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MTCS3			0xFFC0094C  </span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MRCS0			0xFFC00950  </span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MRCS1			0xFFC00954  </span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MRCS2			0xFFC00958  </span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_MRCS3			0xFFC0095C  </span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>


<span class="cm">/* External Bus	Interface Unit (0xFFC00A00 - 0xFFC00AFF) */</span>
<span class="cm">/* Asynchronous	Memory Controller  */</span>
<span class="cp">#define	EBIU_AMGCTL			0xFFC00A00  </span><span class="cm">/* Asynchronous Memory Global Control Register */</span><span class="cp"></span>
<span class="cp">#define	EBIU_AMBCTL0		0xFFC00A04  </span><span class="cm">/* Asynchronous Memory Bank	Control	Register 0 */</span><span class="cp"></span>
<span class="cp">#define	EBIU_AMBCTL1		0xFFC00A08  </span><span class="cm">/* Asynchronous Memory Bank	Control	Register 1 */</span><span class="cp"></span>

<span class="cm">/* SDRAM Controller */</span>
<span class="cp">#define	EBIU_SDGCTL			0xFFC00A10  </span><span class="cm">/* SDRAM Global Control Register */</span><span class="cp"></span>
<span class="cp">#define	EBIU_SDBCTL			0xFFC00A14  </span><span class="cm">/* SDRAM Bank Control Register */</span><span class="cp"></span>
<span class="cp">#define	EBIU_SDRRC			0xFFC00A18  </span><span class="cm">/* SDRAM Refresh Rate Control Register */</span><span class="cp"></span>
<span class="cp">#define	EBIU_SDSTAT			0xFFC00A1C  </span><span class="cm">/* SDRAM Status Register */</span><span class="cp"></span>



<span class="cm">/* DMA Controller 0 Traffic Control Registers (0xFFC00B00 - 0xFFC00BFF) */</span>

<span class="cp">#define	DMAC0_TC_PER			0xFFC00B0C	</span><span class="cm">/* DMA Controller 0 Traffic Control Periods Register */</span><span class="cp"></span>
<span class="cp">#define	DMAC0_TC_CNT			0xFFC00B10	</span><span class="cm">/* DMA Controller 0 Traffic Control Current Counts Register */</span><span class="cp"></span>



<span class="cm">/* DMA Controller 0 (0xFFC00C00	- 0xFFC00FFF)							 */</span>

<span class="cp">#define	DMA0_NEXT_DESC_PTR		0xFFC00C00	</span><span class="cm">/* DMA Channel 0 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_START_ADDR			0xFFC00C04	</span><span class="cm">/* DMA Channel 0 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_CONFIG				0xFFC00C08	</span><span class="cm">/* DMA Channel 0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_X_COUNT			0xFFC00C10	</span><span class="cm">/* DMA Channel 0 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_X_MODIFY			0xFFC00C14	</span><span class="cm">/* DMA Channel 0 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_Y_COUNT			0xFFC00C18	</span><span class="cm">/* DMA Channel 0 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_Y_MODIFY			0xFFC00C1C	</span><span class="cm">/* DMA Channel 0 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_CURR_DESC_PTR		0xFFC00C20	</span><span class="cm">/* DMA Channel 0 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_CURR_ADDR			0xFFC00C24	</span><span class="cm">/* DMA Channel 0 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_IRQ_STATUS			0xFFC00C28	</span><span class="cm">/* DMA Channel 0 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_PERIPHERAL_MAP		0xFFC00C2C	</span><span class="cm">/* DMA Channel 0 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_CURR_X_COUNT		0xFFC00C30	</span><span class="cm">/* DMA Channel 0 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA0_CURR_Y_COUNT		0xFFC00C38	</span><span class="cm">/* DMA Channel 0 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA1_NEXT_DESC_PTR		0xFFC00C40	</span><span class="cm">/* DMA Channel 1 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_START_ADDR			0xFFC00C44	</span><span class="cm">/* DMA Channel 1 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_CONFIG				0xFFC00C48	</span><span class="cm">/* DMA Channel 1 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_X_COUNT			0xFFC00C50	</span><span class="cm">/* DMA Channel 1 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_X_MODIFY			0xFFC00C54	</span><span class="cm">/* DMA Channel 1 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_Y_COUNT			0xFFC00C58	</span><span class="cm">/* DMA Channel 1 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_Y_MODIFY			0xFFC00C5C	</span><span class="cm">/* DMA Channel 1 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_CURR_DESC_PTR		0xFFC00C60	</span><span class="cm">/* DMA Channel 1 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_CURR_ADDR			0xFFC00C64	</span><span class="cm">/* DMA Channel 1 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_IRQ_STATUS			0xFFC00C68	</span><span class="cm">/* DMA Channel 1 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_PERIPHERAL_MAP		0xFFC00C6C	</span><span class="cm">/* DMA Channel 1 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_CURR_X_COUNT		0xFFC00C70	</span><span class="cm">/* DMA Channel 1 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA1_CURR_Y_COUNT		0xFFC00C78	</span><span class="cm">/* DMA Channel 1 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA2_NEXT_DESC_PTR		0xFFC00C80	</span><span class="cm">/* DMA Channel 2 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_START_ADDR			0xFFC00C84	</span><span class="cm">/* DMA Channel 2 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_CONFIG				0xFFC00C88	</span><span class="cm">/* DMA Channel 2 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_X_COUNT			0xFFC00C90	</span><span class="cm">/* DMA Channel 2 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_X_MODIFY			0xFFC00C94	</span><span class="cm">/* DMA Channel 2 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_Y_COUNT			0xFFC00C98	</span><span class="cm">/* DMA Channel 2 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_Y_MODIFY			0xFFC00C9C	</span><span class="cm">/* DMA Channel 2 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_CURR_DESC_PTR		0xFFC00CA0	</span><span class="cm">/* DMA Channel 2 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_CURR_ADDR			0xFFC00CA4	</span><span class="cm">/* DMA Channel 2 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_IRQ_STATUS			0xFFC00CA8	</span><span class="cm">/* DMA Channel 2 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_PERIPHERAL_MAP		0xFFC00CAC	</span><span class="cm">/* DMA Channel 2 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_CURR_X_COUNT		0xFFC00CB0	</span><span class="cm">/* DMA Channel 2 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA2_CURR_Y_COUNT		0xFFC00CB8	</span><span class="cm">/* DMA Channel 2 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA3_NEXT_DESC_PTR		0xFFC00CC0	</span><span class="cm">/* DMA Channel 3 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_START_ADDR			0xFFC00CC4	</span><span class="cm">/* DMA Channel 3 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_CONFIG				0xFFC00CC8	</span><span class="cm">/* DMA Channel 3 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_X_COUNT			0xFFC00CD0	</span><span class="cm">/* DMA Channel 3 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_X_MODIFY			0xFFC00CD4	</span><span class="cm">/* DMA Channel 3 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_Y_COUNT			0xFFC00CD8	</span><span class="cm">/* DMA Channel 3 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_Y_MODIFY			0xFFC00CDC	</span><span class="cm">/* DMA Channel 3 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_CURR_DESC_PTR		0xFFC00CE0	</span><span class="cm">/* DMA Channel 3 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_CURR_ADDR			0xFFC00CE4	</span><span class="cm">/* DMA Channel 3 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_IRQ_STATUS			0xFFC00CE8	</span><span class="cm">/* DMA Channel 3 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_PERIPHERAL_MAP		0xFFC00CEC	</span><span class="cm">/* DMA Channel 3 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_CURR_X_COUNT		0xFFC00CF0	</span><span class="cm">/* DMA Channel 3 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA3_CURR_Y_COUNT		0xFFC00CF8	</span><span class="cm">/* DMA Channel 3 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA4_NEXT_DESC_PTR		0xFFC00D00	</span><span class="cm">/* DMA Channel 4 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_START_ADDR			0xFFC00D04	</span><span class="cm">/* DMA Channel 4 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_CONFIG				0xFFC00D08	</span><span class="cm">/* DMA Channel 4 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_X_COUNT			0xFFC00D10	</span><span class="cm">/* DMA Channel 4 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_X_MODIFY			0xFFC00D14	</span><span class="cm">/* DMA Channel 4 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_Y_COUNT			0xFFC00D18	</span><span class="cm">/* DMA Channel 4 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_Y_MODIFY			0xFFC00D1C	</span><span class="cm">/* DMA Channel 4 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_CURR_DESC_PTR		0xFFC00D20	</span><span class="cm">/* DMA Channel 4 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_CURR_ADDR			0xFFC00D24	</span><span class="cm">/* DMA Channel 4 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_IRQ_STATUS			0xFFC00D28	</span><span class="cm">/* DMA Channel 4 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_PERIPHERAL_MAP		0xFFC00D2C	</span><span class="cm">/* DMA Channel 4 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_CURR_X_COUNT		0xFFC00D30	</span><span class="cm">/* DMA Channel 4 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA4_CURR_Y_COUNT		0xFFC00D38	</span><span class="cm">/* DMA Channel 4 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA5_NEXT_DESC_PTR		0xFFC00D40	</span><span class="cm">/* DMA Channel 5 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_START_ADDR			0xFFC00D44	</span><span class="cm">/* DMA Channel 5 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_CONFIG				0xFFC00D48	</span><span class="cm">/* DMA Channel 5 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_X_COUNT			0xFFC00D50	</span><span class="cm">/* DMA Channel 5 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_X_MODIFY			0xFFC00D54	</span><span class="cm">/* DMA Channel 5 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_Y_COUNT			0xFFC00D58	</span><span class="cm">/* DMA Channel 5 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_Y_MODIFY			0xFFC00D5C	</span><span class="cm">/* DMA Channel 5 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_CURR_DESC_PTR		0xFFC00D60	</span><span class="cm">/* DMA Channel 5 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_CURR_ADDR			0xFFC00D64	</span><span class="cm">/* DMA Channel 5 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_IRQ_STATUS			0xFFC00D68	</span><span class="cm">/* DMA Channel 5 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_PERIPHERAL_MAP		0xFFC00D6C	</span><span class="cm">/* DMA Channel 5 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_CURR_X_COUNT		0xFFC00D70	</span><span class="cm">/* DMA Channel 5 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA5_CURR_Y_COUNT		0xFFC00D78	</span><span class="cm">/* DMA Channel 5 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA6_NEXT_DESC_PTR		0xFFC00D80	</span><span class="cm">/* DMA Channel 6 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_START_ADDR			0xFFC00D84	</span><span class="cm">/* DMA Channel 6 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_CONFIG				0xFFC00D88	</span><span class="cm">/* DMA Channel 6 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_X_COUNT			0xFFC00D90	</span><span class="cm">/* DMA Channel 6 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_X_MODIFY			0xFFC00D94	</span><span class="cm">/* DMA Channel 6 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_Y_COUNT			0xFFC00D98	</span><span class="cm">/* DMA Channel 6 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_Y_MODIFY			0xFFC00D9C	</span><span class="cm">/* DMA Channel 6 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_CURR_DESC_PTR		0xFFC00DA0	</span><span class="cm">/* DMA Channel 6 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_CURR_ADDR			0xFFC00DA4	</span><span class="cm">/* DMA Channel 6 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_IRQ_STATUS			0xFFC00DA8	</span><span class="cm">/* DMA Channel 6 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_PERIPHERAL_MAP		0xFFC00DAC	</span><span class="cm">/* DMA Channel 6 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_CURR_X_COUNT		0xFFC00DB0	</span><span class="cm">/* DMA Channel 6 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA6_CURR_Y_COUNT		0xFFC00DB8	</span><span class="cm">/* DMA Channel 6 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA7_NEXT_DESC_PTR		0xFFC00DC0	</span><span class="cm">/* DMA Channel 7 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_START_ADDR			0xFFC00DC4	</span><span class="cm">/* DMA Channel 7 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_CONFIG				0xFFC00DC8	</span><span class="cm">/* DMA Channel 7 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_X_COUNT			0xFFC00DD0	</span><span class="cm">/* DMA Channel 7 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_X_MODIFY			0xFFC00DD4	</span><span class="cm">/* DMA Channel 7 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_Y_COUNT			0xFFC00DD8	</span><span class="cm">/* DMA Channel 7 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_Y_MODIFY			0xFFC00DDC	</span><span class="cm">/* DMA Channel 7 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_CURR_DESC_PTR		0xFFC00DE0	</span><span class="cm">/* DMA Channel 7 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_CURR_ADDR			0xFFC00DE4	</span><span class="cm">/* DMA Channel 7 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_IRQ_STATUS			0xFFC00DE8	</span><span class="cm">/* DMA Channel 7 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_PERIPHERAL_MAP		0xFFC00DEC	</span><span class="cm">/* DMA Channel 7 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_CURR_X_COUNT		0xFFC00DF0	</span><span class="cm">/* DMA Channel 7 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA7_CURR_Y_COUNT		0xFFC00DF8	</span><span class="cm">/* DMA Channel 7 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_D0_NEXT_DESC_PTR	0xFFC00E00	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Next Descriptor	Pointer	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_START_ADDR		0xFFC00E04	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_CONFIG			0xFFC00E08	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_X_COUNT		0xFFC00E10	</span><span class="cm">/* MemDMA0 Stream 0 Destination	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_X_MODIFY		0xFFC00E14	</span><span class="cm">/* MemDMA0 Stream 0 Destination	X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_Y_COUNT		0xFFC00E18	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Y Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_Y_MODIFY		0xFFC00E1C	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_CURR_DESC_PTR	0xFFC00E20	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Current	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_CURR_ADDR		0xFFC00E24	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Current	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_IRQ_STATUS		0xFFC00E28	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_PERIPHERAL_MAP	0xFFC00E2C	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_CURR_X_COUNT	0xFFC00E30	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Current	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D0_CURR_Y_COUNT	0xFFC00E38	</span><span class="cm">/* MemDMA0 Stream 0 Destination	Current	Y Count	Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_S0_NEXT_DESC_PTR	0xFFC00E40	</span><span class="cm">/* MemDMA0 Stream 0 Source Next	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_START_ADDR		0xFFC00E44	</span><span class="cm">/* MemDMA0 Stream 0 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_CONFIG			0xFFC00E48	</span><span class="cm">/* MemDMA0 Stream 0 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_X_COUNT		0xFFC00E50	</span><span class="cm">/* MemDMA0 Stream 0 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_X_MODIFY		0xFFC00E54	</span><span class="cm">/* MemDMA0 Stream 0 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_Y_COUNT		0xFFC00E58	</span><span class="cm">/* MemDMA0 Stream 0 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_Y_MODIFY		0xFFC00E5C	</span><span class="cm">/* MemDMA0 Stream 0 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_CURR_DESC_PTR	0xFFC00E60	</span><span class="cm">/* MemDMA0 Stream 0 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_CURR_ADDR		0xFFC00E64	</span><span class="cm">/* MemDMA0 Stream 0 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_IRQ_STATUS		0xFFC00E68	</span><span class="cm">/* MemDMA0 Stream 0 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_PERIPHERAL_MAP	0xFFC00E6C	</span><span class="cm">/* MemDMA0 Stream 0 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_CURR_X_COUNT	0xFFC00E70	</span><span class="cm">/* MemDMA0 Stream 0 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S0_CURR_Y_COUNT	0xFFC00E78	</span><span class="cm">/* MemDMA0 Stream 0 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_D1_NEXT_DESC_PTR	0xFFC00E80	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Next Descriptor	Pointer	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_START_ADDR		0xFFC00E84	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_CONFIG			0xFFC00E88	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_X_COUNT		0xFFC00E90	</span><span class="cm">/* MemDMA0 Stream 1 Destination	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_X_MODIFY		0xFFC00E94	</span><span class="cm">/* MemDMA0 Stream 1 Destination	X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_Y_COUNT		0xFFC00E98	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Y Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_Y_MODIFY		0xFFC00E9C	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_CURR_DESC_PTR	0xFFC00EA0	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Current	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_CURR_ADDR		0xFFC00EA4	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Current	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_IRQ_STATUS		0xFFC00EA8	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_PERIPHERAL_MAP	0xFFC00EAC	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_CURR_X_COUNT	0xFFC00EB0	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Current	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D1_CURR_Y_COUNT	0xFFC00EB8	</span><span class="cm">/* MemDMA0 Stream 1 Destination	Current	Y Count	Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_S1_NEXT_DESC_PTR	0xFFC00EC0	</span><span class="cm">/* MemDMA0 Stream 1 Source Next	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_START_ADDR		0xFFC00EC4	</span><span class="cm">/* MemDMA0 Stream 1 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_CONFIG			0xFFC00EC8	</span><span class="cm">/* MemDMA0 Stream 1 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_X_COUNT		0xFFC00ED0	</span><span class="cm">/* MemDMA0 Stream 1 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_X_MODIFY		0xFFC00ED4	</span><span class="cm">/* MemDMA0 Stream 1 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_Y_COUNT		0xFFC00ED8	</span><span class="cm">/* MemDMA0 Stream 1 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_Y_MODIFY		0xFFC00EDC	</span><span class="cm">/* MemDMA0 Stream 1 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_CURR_DESC_PTR	0xFFC00EE0	</span><span class="cm">/* MemDMA0 Stream 1 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_CURR_ADDR		0xFFC00EE4	</span><span class="cm">/* MemDMA0 Stream 1 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_IRQ_STATUS		0xFFC00EE8	</span><span class="cm">/* MemDMA0 Stream 1 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_PERIPHERAL_MAP	0xFFC00EEC	</span><span class="cm">/* MemDMA0 Stream 1 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_CURR_X_COUNT	0xFFC00EF0	</span><span class="cm">/* MemDMA0 Stream 1 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S1_CURR_Y_COUNT	0xFFC00EF8	</span><span class="cm">/* MemDMA0 Stream 1 Source Current Y Count Register */</span><span class="cp"></span>


<span class="cm">/* Parallel Peripheral Interface (PPI) (0xFFC01000 - 0xFFC010FF) */</span>
<span class="cp">#define	PPI_CONTROL			0xFFC01000	</span><span class="cm">/* PPI Control Register */</span><span class="cp"></span>
<span class="cp">#define	PPI_STATUS			0xFFC01004	</span><span class="cm">/* PPI Status Register */</span><span class="cp"></span>
<span class="cp">#define	PPI_COUNT			0xFFC01008	</span><span class="cm">/* PPI Transfer	Count Register */</span><span class="cp"></span>
<span class="cp">#define	PPI_DELAY			0xFFC0100C	</span><span class="cm">/* PPI Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define	PPI_FRAME			0xFFC01010	</span><span class="cm">/* PPI Frame Length Register */</span><span class="cp"></span>


<span class="cm">/* Two-Wire Interface 0	(0xFFC01400 - 0xFFC014FF)			 */</span>
<span class="cp">#define	TWI0_CLKDIV			0xFFC01400	</span><span class="cm">/* Serial Clock	Divider	Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_CONTROL		0xFFC01404	</span><span class="cm">/* TWI0	Master Internal	Time Reference Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_SLAVE_CTL		0xFFC01408	</span><span class="cm">/* Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_SLAVE_STAT		0xFFC0140C	</span><span class="cm">/* Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_SLAVE_ADDR		0xFFC01410	</span><span class="cm">/* Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_MASTER_CTL	0xFFC01414	</span><span class="cm">/* Master Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_MASTER_STAT	0xFFC01418	</span><span class="cm">/* Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_MASTER_ADDR	0xFFC0141C	</span><span class="cm">/* Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_INT_STAT		0xFFC01420	</span><span class="cm">/* TWI0	Master Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_INT_MASK		0xFFC01424	</span><span class="cm">/* TWI0	Master Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_FIFO_CTL		0xFFC01428	</span><span class="cm">/* FIFO	Control	Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_FIFO_STAT		0xFFC0142C	</span><span class="cm">/* FIFO	Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_XMT_DATA8		0xFFC01480	</span><span class="cm">/* FIFO	Transmit Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_XMT_DATA16		0xFFC01484	</span><span class="cm">/* FIFO	Transmit Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_RCV_DATA8		0xFFC01488	</span><span class="cm">/* FIFO	Receive	Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI0_RCV_DATA16		0xFFC0148C	</span><span class="cm">/* FIFO	Receive	Data Double Byte Register */</span><span class="cp"></span>

<span class="cp">#define TWI0_REGBASE		TWI0_CLKDIV</span>

<span class="cm">/* the following are for backwards compatibility */</span>
<span class="cp">#define	TWI0_PRESCALE	 TWI0_CONTROL</span>
<span class="cp">#define	TWI0_INT_SRC	 TWI0_INT_STAT</span>
<span class="cp">#define	TWI0_INT_ENABLE	 TWI0_INT_MASK</span>


<span class="cm">/* General-Purpose Ports  (0xFFC01500 -	0xFFC015FF)	 */</span>

<span class="cm">/* GPIO	Port C Register	Names */</span>
<span class="cp">#define PORTCIO_FER			0xFFC01500	</span><span class="cm">/* GPIO	Pin Port C Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO				0xFFC01510	</span><span class="cm">/* GPIO	Pin Port C Data	Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO_CLEAR			0xFFC01520	</span><span class="cm">/* Clear GPIO Pin Port C Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO_SET			0xFFC01530	</span><span class="cm">/* Set GPIO Pin	Port C Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO_TOGGLE			0xFFC01540	</span><span class="cm">/* Toggle GPIO Pin Port	C Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO_DIR			0xFFC01550	</span><span class="cm">/* GPIO	Pin Port C Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTCIO_INEN			0xFFC01560	</span><span class="cm">/* GPIO	Pin Port C Input Enable	Register */</span><span class="cp"></span>

<span class="cm">/* GPIO	Port D Register	Names */</span>
<span class="cp">#define PORTDIO_FER			0xFFC01504	</span><span class="cm">/* GPIO	Pin Port D Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO				0xFFC01514	</span><span class="cm">/* GPIO	Pin Port D Data	Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO_CLEAR			0xFFC01524	</span><span class="cm">/* Clear GPIO Pin Port D Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO_SET			0xFFC01534	</span><span class="cm">/* Set GPIO Pin	Port D Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO_TOGGLE			0xFFC01544	</span><span class="cm">/* Toggle GPIO Pin Port	D Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO_DIR			0xFFC01554	</span><span class="cm">/* GPIO	Pin Port D Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTDIO_INEN			0xFFC01564	</span><span class="cm">/* GPIO	Pin Port D Input Enable	Register */</span><span class="cp"></span>

<span class="cm">/* GPIO	Port E Register	Names */</span>
<span class="cp">#define PORTEIO_FER			0xFFC01508	</span><span class="cm">/* GPIO	Pin Port E Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO				0xFFC01518	</span><span class="cm">/* GPIO	Pin Port E Data	Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO_CLEAR			0xFFC01528	</span><span class="cm">/* Clear GPIO Pin Port E Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO_SET			0xFFC01538	</span><span class="cm">/* Set GPIO Pin	Port E Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO_TOGGLE			0xFFC01548	</span><span class="cm">/* Toggle GPIO Pin Port	E Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO_DIR			0xFFC01558	</span><span class="cm">/* GPIO	Pin Port E Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTEIO_INEN			0xFFC01568	</span><span class="cm">/* GPIO	Pin Port E Input Enable	Register */</span><span class="cp"></span>

<span class="cm">/* DMA Controller 1 Traffic Control Registers (0xFFC01B00 - 0xFFC01BFF) */</span>

<span class="cp">#define	DMAC1_TC_PER			0xFFC01B0C	</span><span class="cm">/* DMA Controller 1 Traffic Control Periods Register */</span><span class="cp"></span>
<span class="cp">#define	DMAC1_TC_CNT			0xFFC01B10	</span><span class="cm">/* DMA Controller 1 Traffic Control Current Counts Register */</span><span class="cp"></span>



<span class="cm">/* DMA Controller 1 (0xFFC01C00	- 0xFFC01FFF)							 */</span>
<span class="cp">#define	DMA8_NEXT_DESC_PTR		0xFFC01C00	</span><span class="cm">/* DMA Channel 8 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_START_ADDR			0xFFC01C04	</span><span class="cm">/* DMA Channel 8 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_CONFIG				0xFFC01C08	</span><span class="cm">/* DMA Channel 8 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_X_COUNT			0xFFC01C10	</span><span class="cm">/* DMA Channel 8 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_X_MODIFY			0xFFC01C14	</span><span class="cm">/* DMA Channel 8 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_Y_COUNT			0xFFC01C18	</span><span class="cm">/* DMA Channel 8 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_Y_MODIFY			0xFFC01C1C	</span><span class="cm">/* DMA Channel 8 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_CURR_DESC_PTR		0xFFC01C20	</span><span class="cm">/* DMA Channel 8 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_CURR_ADDR			0xFFC01C24	</span><span class="cm">/* DMA Channel 8 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_IRQ_STATUS			0xFFC01C28	</span><span class="cm">/* DMA Channel 8 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_PERIPHERAL_MAP		0xFFC01C2C	</span><span class="cm">/* DMA Channel 8 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_CURR_X_COUNT		0xFFC01C30	</span><span class="cm">/* DMA Channel 8 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA8_CURR_Y_COUNT		0xFFC01C38	</span><span class="cm">/* DMA Channel 8 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA9_NEXT_DESC_PTR		0xFFC01C40	</span><span class="cm">/* DMA Channel 9 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_START_ADDR			0xFFC01C44	</span><span class="cm">/* DMA Channel 9 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_CONFIG				0xFFC01C48	</span><span class="cm">/* DMA Channel 9 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_X_COUNT			0xFFC01C50	</span><span class="cm">/* DMA Channel 9 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_X_MODIFY			0xFFC01C54	</span><span class="cm">/* DMA Channel 9 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_Y_COUNT			0xFFC01C58	</span><span class="cm">/* DMA Channel 9 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_Y_MODIFY			0xFFC01C5C	</span><span class="cm">/* DMA Channel 9 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_CURR_DESC_PTR		0xFFC01C60	</span><span class="cm">/* DMA Channel 9 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_CURR_ADDR			0xFFC01C64	</span><span class="cm">/* DMA Channel 9 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_IRQ_STATUS			0xFFC01C68	</span><span class="cm">/* DMA Channel 9 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_PERIPHERAL_MAP		0xFFC01C6C	</span><span class="cm">/* DMA Channel 9 Peripheral Map	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_CURR_X_COUNT		0xFFC01C70	</span><span class="cm">/* DMA Channel 9 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA9_CURR_Y_COUNT		0xFFC01C78	</span><span class="cm">/* DMA Channel 9 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA10_NEXT_DESC_PTR		0xFFC01C80	</span><span class="cm">/* DMA Channel 10 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_START_ADDR		0xFFC01C84	</span><span class="cm">/* DMA Channel 10 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_CONFIG			0xFFC01C88	</span><span class="cm">/* DMA Channel 10 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_X_COUNT			0xFFC01C90	</span><span class="cm">/* DMA Channel 10 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_X_MODIFY			0xFFC01C94	</span><span class="cm">/* DMA Channel 10 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_Y_COUNT			0xFFC01C98	</span><span class="cm">/* DMA Channel 10 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_Y_MODIFY			0xFFC01C9C	</span><span class="cm">/* DMA Channel 10 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_CURR_DESC_PTR		0xFFC01CA0	</span><span class="cm">/* DMA Channel 10 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_CURR_ADDR			0xFFC01CA4	</span><span class="cm">/* DMA Channel 10 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_IRQ_STATUS		0xFFC01CA8	</span><span class="cm">/* DMA Channel 10 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_PERIPHERAL_MAP	0xFFC01CAC	</span><span class="cm">/* DMA Channel 10 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_CURR_X_COUNT		0xFFC01CB0	</span><span class="cm">/* DMA Channel 10 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA10_CURR_Y_COUNT		0xFFC01CB8	</span><span class="cm">/* DMA Channel 10 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA11_NEXT_DESC_PTR		0xFFC01CC0	</span><span class="cm">/* DMA Channel 11 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_START_ADDR		0xFFC01CC4	</span><span class="cm">/* DMA Channel 11 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_CONFIG			0xFFC01CC8	</span><span class="cm">/* DMA Channel 11 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_X_COUNT			0xFFC01CD0	</span><span class="cm">/* DMA Channel 11 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_X_MODIFY			0xFFC01CD4	</span><span class="cm">/* DMA Channel 11 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_Y_COUNT			0xFFC01CD8	</span><span class="cm">/* DMA Channel 11 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_Y_MODIFY			0xFFC01CDC	</span><span class="cm">/* DMA Channel 11 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_CURR_DESC_PTR		0xFFC01CE0	</span><span class="cm">/* DMA Channel 11 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_CURR_ADDR			0xFFC01CE4	</span><span class="cm">/* DMA Channel 11 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_IRQ_STATUS		0xFFC01CE8	</span><span class="cm">/* DMA Channel 11 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_PERIPHERAL_MAP	0xFFC01CEC	</span><span class="cm">/* DMA Channel 11 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_CURR_X_COUNT		0xFFC01CF0	</span><span class="cm">/* DMA Channel 11 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA11_CURR_Y_COUNT		0xFFC01CF8	</span><span class="cm">/* DMA Channel 11 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA12_NEXT_DESC_PTR		0xFFC01D00	</span><span class="cm">/* DMA Channel 12 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_START_ADDR		0xFFC01D04	</span><span class="cm">/* DMA Channel 12 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_CONFIG			0xFFC01D08	</span><span class="cm">/* DMA Channel 12 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_X_COUNT			0xFFC01D10	</span><span class="cm">/* DMA Channel 12 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_X_MODIFY			0xFFC01D14	</span><span class="cm">/* DMA Channel 12 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_Y_COUNT			0xFFC01D18	</span><span class="cm">/* DMA Channel 12 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_Y_MODIFY			0xFFC01D1C	</span><span class="cm">/* DMA Channel 12 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_CURR_DESC_PTR		0xFFC01D20	</span><span class="cm">/* DMA Channel 12 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_CURR_ADDR			0xFFC01D24	</span><span class="cm">/* DMA Channel 12 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_IRQ_STATUS		0xFFC01D28	</span><span class="cm">/* DMA Channel 12 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_PERIPHERAL_MAP	0xFFC01D2C	</span><span class="cm">/* DMA Channel 12 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_CURR_X_COUNT		0xFFC01D30	</span><span class="cm">/* DMA Channel 12 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA12_CURR_Y_COUNT		0xFFC01D38	</span><span class="cm">/* DMA Channel 12 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA13_NEXT_DESC_PTR		0xFFC01D40	</span><span class="cm">/* DMA Channel 13 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_START_ADDR		0xFFC01D44	</span><span class="cm">/* DMA Channel 13 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_CONFIG			0xFFC01D48	</span><span class="cm">/* DMA Channel 13 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_X_COUNT			0xFFC01D50	</span><span class="cm">/* DMA Channel 13 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_X_MODIFY			0xFFC01D54	</span><span class="cm">/* DMA Channel 13 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_Y_COUNT			0xFFC01D58	</span><span class="cm">/* DMA Channel 13 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_Y_MODIFY			0xFFC01D5C	</span><span class="cm">/* DMA Channel 13 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_CURR_DESC_PTR		0xFFC01D60	</span><span class="cm">/* DMA Channel 13 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_CURR_ADDR			0xFFC01D64	</span><span class="cm">/* DMA Channel 13 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_IRQ_STATUS		0xFFC01D68	</span><span class="cm">/* DMA Channel 13 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_PERIPHERAL_MAP	0xFFC01D6C	</span><span class="cm">/* DMA Channel 13 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_CURR_X_COUNT		0xFFC01D70	</span><span class="cm">/* DMA Channel 13 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA13_CURR_Y_COUNT		0xFFC01D78	</span><span class="cm">/* DMA Channel 13 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA14_NEXT_DESC_PTR		0xFFC01D80	</span><span class="cm">/* DMA Channel 14 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_START_ADDR		0xFFC01D84	</span><span class="cm">/* DMA Channel 14 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_CONFIG			0xFFC01D88	</span><span class="cm">/* DMA Channel 14 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_X_COUNT			0xFFC01D90	</span><span class="cm">/* DMA Channel 14 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_X_MODIFY			0xFFC01D94	</span><span class="cm">/* DMA Channel 14 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_Y_COUNT			0xFFC01D98	</span><span class="cm">/* DMA Channel 14 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_Y_MODIFY			0xFFC01D9C	</span><span class="cm">/* DMA Channel 14 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_CURR_DESC_PTR		0xFFC01DA0	</span><span class="cm">/* DMA Channel 14 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_CURR_ADDR			0xFFC01DA4	</span><span class="cm">/* DMA Channel 14 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_IRQ_STATUS		0xFFC01DA8	</span><span class="cm">/* DMA Channel 14 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_PERIPHERAL_MAP	0xFFC01DAC	</span><span class="cm">/* DMA Channel 14 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_CURR_X_COUNT		0xFFC01DB0	</span><span class="cm">/* DMA Channel 14 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA14_CURR_Y_COUNT		0xFFC01DB8	</span><span class="cm">/* DMA Channel 14 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA15_NEXT_DESC_PTR		0xFFC01DC0	</span><span class="cm">/* DMA Channel 15 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_START_ADDR		0xFFC01DC4	</span><span class="cm">/* DMA Channel 15 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_CONFIG			0xFFC01DC8	</span><span class="cm">/* DMA Channel 15 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_X_COUNT			0xFFC01DD0	</span><span class="cm">/* DMA Channel 15 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_X_MODIFY			0xFFC01DD4	</span><span class="cm">/* DMA Channel 15 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_Y_COUNT			0xFFC01DD8	</span><span class="cm">/* DMA Channel 15 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_Y_MODIFY			0xFFC01DDC	</span><span class="cm">/* DMA Channel 15 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_CURR_DESC_PTR		0xFFC01DE0	</span><span class="cm">/* DMA Channel 15 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_CURR_ADDR			0xFFC01DE4	</span><span class="cm">/* DMA Channel 15 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_IRQ_STATUS		0xFFC01DE8	</span><span class="cm">/* DMA Channel 15 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_PERIPHERAL_MAP	0xFFC01DEC	</span><span class="cm">/* DMA Channel 15 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_CURR_X_COUNT		0xFFC01DF0	</span><span class="cm">/* DMA Channel 15 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA15_CURR_Y_COUNT		0xFFC01DF8	</span><span class="cm">/* DMA Channel 15 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA16_NEXT_DESC_PTR		0xFFC01E00	</span><span class="cm">/* DMA Channel 16 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_START_ADDR		0xFFC01E04	</span><span class="cm">/* DMA Channel 16 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_CONFIG			0xFFC01E08	</span><span class="cm">/* DMA Channel 16 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_X_COUNT			0xFFC01E10	</span><span class="cm">/* DMA Channel 16 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_X_MODIFY			0xFFC01E14	</span><span class="cm">/* DMA Channel 16 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_Y_COUNT			0xFFC01E18	</span><span class="cm">/* DMA Channel 16 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_Y_MODIFY			0xFFC01E1C	</span><span class="cm">/* DMA Channel 16 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_CURR_DESC_PTR		0xFFC01E20	</span><span class="cm">/* DMA Channel 16 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_CURR_ADDR			0xFFC01E24	</span><span class="cm">/* DMA Channel 16 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_IRQ_STATUS		0xFFC01E28	</span><span class="cm">/* DMA Channel 16 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_PERIPHERAL_MAP	0xFFC01E2C	</span><span class="cm">/* DMA Channel 16 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_CURR_X_COUNT		0xFFC01E30	</span><span class="cm">/* DMA Channel 16 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA16_CURR_Y_COUNT		0xFFC01E38	</span><span class="cm">/* DMA Channel 16 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA17_NEXT_DESC_PTR		0xFFC01E40	</span><span class="cm">/* DMA Channel 17 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_START_ADDR		0xFFC01E44	</span><span class="cm">/* DMA Channel 17 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_CONFIG			0xFFC01E48	</span><span class="cm">/* DMA Channel 17 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_X_COUNT			0xFFC01E50	</span><span class="cm">/* DMA Channel 17 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_X_MODIFY			0xFFC01E54	</span><span class="cm">/* DMA Channel 17 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_Y_COUNT			0xFFC01E58	</span><span class="cm">/* DMA Channel 17 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_Y_MODIFY			0xFFC01E5C	</span><span class="cm">/* DMA Channel 17 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_CURR_DESC_PTR		0xFFC01E60	</span><span class="cm">/* DMA Channel 17 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_CURR_ADDR			0xFFC01E64	</span><span class="cm">/* DMA Channel 17 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_IRQ_STATUS		0xFFC01E68	</span><span class="cm">/* DMA Channel 17 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_PERIPHERAL_MAP	0xFFC01E6C	</span><span class="cm">/* DMA Channel 17 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_CURR_X_COUNT		0xFFC01E70	</span><span class="cm">/* DMA Channel 17 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA17_CURR_Y_COUNT		0xFFC01E78	</span><span class="cm">/* DMA Channel 17 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA18_NEXT_DESC_PTR		0xFFC01E80	</span><span class="cm">/* DMA Channel 18 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_START_ADDR		0xFFC01E84	</span><span class="cm">/* DMA Channel 18 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_CONFIG			0xFFC01E88	</span><span class="cm">/* DMA Channel 18 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_X_COUNT			0xFFC01E90	</span><span class="cm">/* DMA Channel 18 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_X_MODIFY			0xFFC01E94	</span><span class="cm">/* DMA Channel 18 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_Y_COUNT			0xFFC01E98	</span><span class="cm">/* DMA Channel 18 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_Y_MODIFY			0xFFC01E9C	</span><span class="cm">/* DMA Channel 18 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_CURR_DESC_PTR		0xFFC01EA0	</span><span class="cm">/* DMA Channel 18 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_CURR_ADDR			0xFFC01EA4	</span><span class="cm">/* DMA Channel 18 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_IRQ_STATUS		0xFFC01EA8	</span><span class="cm">/* DMA Channel 18 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_PERIPHERAL_MAP	0xFFC01EAC	</span><span class="cm">/* DMA Channel 18 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_CURR_X_COUNT		0xFFC01EB0	</span><span class="cm">/* DMA Channel 18 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA18_CURR_Y_COUNT		0xFFC01EB8	</span><span class="cm">/* DMA Channel 18 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	DMA19_NEXT_DESC_PTR		0xFFC01EC0	</span><span class="cm">/* DMA Channel 19 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_START_ADDR		0xFFC01EC4	</span><span class="cm">/* DMA Channel 19 Start	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_CONFIG			0xFFC01EC8	</span><span class="cm">/* DMA Channel 19 Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_X_COUNT			0xFFC01ED0	</span><span class="cm">/* DMA Channel 19 X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_X_MODIFY			0xFFC01ED4	</span><span class="cm">/* DMA Channel 19 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_Y_COUNT			0xFFC01ED8	</span><span class="cm">/* DMA Channel 19 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_Y_MODIFY			0xFFC01EDC	</span><span class="cm">/* DMA Channel 19 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_CURR_DESC_PTR		0xFFC01EE0	</span><span class="cm">/* DMA Channel 19 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_CURR_ADDR			0xFFC01EE4	</span><span class="cm">/* DMA Channel 19 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_IRQ_STATUS		0xFFC01EE8	</span><span class="cm">/* DMA Channel 19 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_PERIPHERAL_MAP	0xFFC01EEC	</span><span class="cm">/* DMA Channel 19 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_CURR_X_COUNT		0xFFC01EF0	</span><span class="cm">/* DMA Channel 19 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	DMA19_CURR_Y_COUNT		0xFFC01EF8	</span><span class="cm">/* DMA Channel 19 Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_D2_NEXT_DESC_PTR	0xFFC01F00	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Next Descriptor	Pointer	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_START_ADDR		0xFFC01F04	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_CONFIG			0xFFC01F08	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_X_COUNT		0xFFC01F10	</span><span class="cm">/* MemDMA1 Stream 0 Destination	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_X_MODIFY		0xFFC01F14	</span><span class="cm">/* MemDMA1 Stream 0 Destination	X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_Y_COUNT		0xFFC01F18	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Y Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_Y_MODIFY		0xFFC01F1C	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_CURR_DESC_PTR	0xFFC01F20	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Current	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_CURR_ADDR		0xFFC01F24	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Current	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_IRQ_STATUS		0xFFC01F28	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_PERIPHERAL_MAP	0xFFC01F2C	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_CURR_X_COUNT	0xFFC01F30	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Current	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D2_CURR_Y_COUNT	0xFFC01F38	</span><span class="cm">/* MemDMA1 Stream 0 Destination	Current	Y Count	Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_S2_NEXT_DESC_PTR	0xFFC01F40	</span><span class="cm">/* MemDMA1 Stream 0 Source Next	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_START_ADDR		0xFFC01F44	</span><span class="cm">/* MemDMA1 Stream 0 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_CONFIG			0xFFC01F48	</span><span class="cm">/* MemDMA1 Stream 0 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_X_COUNT		0xFFC01F50	</span><span class="cm">/* MemDMA1 Stream 0 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_X_MODIFY		0xFFC01F54	</span><span class="cm">/* MemDMA1 Stream 0 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_Y_COUNT		0xFFC01F58	</span><span class="cm">/* MemDMA1 Stream 0 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_Y_MODIFY		0xFFC01F5C	</span><span class="cm">/* MemDMA1 Stream 0 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_CURR_DESC_PTR	0xFFC01F60	</span><span class="cm">/* MemDMA1 Stream 0 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_CURR_ADDR		0xFFC01F64	</span><span class="cm">/* MemDMA1 Stream 0 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_IRQ_STATUS		0xFFC01F68	</span><span class="cm">/* MemDMA1 Stream 0 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_PERIPHERAL_MAP	0xFFC01F6C	</span><span class="cm">/* MemDMA1 Stream 0 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_CURR_X_COUNT	0xFFC01F70	</span><span class="cm">/* MemDMA1 Stream 0 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S2_CURR_Y_COUNT	0xFFC01F78	</span><span class="cm">/* MemDMA1 Stream 0 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_D3_NEXT_DESC_PTR	0xFFC01F80	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Next Descriptor	Pointer	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_START_ADDR		0xFFC01F84	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_CONFIG			0xFFC01F88	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_X_COUNT		0xFFC01F90	</span><span class="cm">/* MemDMA1 Stream 1 Destination	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_X_MODIFY		0xFFC01F94	</span><span class="cm">/* MemDMA1 Stream 1 Destination	X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_Y_COUNT		0xFFC01F98	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Y Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_Y_MODIFY		0xFFC01F9C	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_CURR_DESC_PTR	0xFFC01FA0	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Current	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_CURR_ADDR		0xFFC01FA4	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Current	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_IRQ_STATUS		0xFFC01FA8	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_PERIPHERAL_MAP	0xFFC01FAC	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_CURR_X_COUNT	0xFFC01FB0	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Current	X Count	Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_D3_CURR_Y_COUNT	0xFFC01FB8	</span><span class="cm">/* MemDMA1 Stream 1 Destination	Current	Y Count	Register */</span><span class="cp"></span>

<span class="cp">#define	MDMA_S3_NEXT_DESC_PTR	0xFFC01FC0	</span><span class="cm">/* MemDMA1 Stream 1 Source Next	Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_START_ADDR		0xFFC01FC4	</span><span class="cm">/* MemDMA1 Stream 1 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_CONFIG			0xFFC01FC8	</span><span class="cm">/* MemDMA1 Stream 1 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_X_COUNT		0xFFC01FD0	</span><span class="cm">/* MemDMA1 Stream 1 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_X_MODIFY		0xFFC01FD4	</span><span class="cm">/* MemDMA1 Stream 1 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_Y_COUNT		0xFFC01FD8	</span><span class="cm">/* MemDMA1 Stream 1 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_Y_MODIFY		0xFFC01FDC	</span><span class="cm">/* MemDMA1 Stream 1 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_CURR_DESC_PTR	0xFFC01FE0	</span><span class="cm">/* MemDMA1 Stream 1 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_CURR_ADDR		0xFFC01FE4	</span><span class="cm">/* MemDMA1 Stream 1 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_IRQ_STATUS		0xFFC01FE8	</span><span class="cm">/* MemDMA1 Stream 1 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_PERIPHERAL_MAP	0xFFC01FEC	</span><span class="cm">/* MemDMA1 Stream 1 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_CURR_X_COUNT	0xFFC01FF0	</span><span class="cm">/* MemDMA1 Stream 1 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define	MDMA_S3_CURR_Y_COUNT	0xFFC01FF8	</span><span class="cm">/* MemDMA1 Stream 1 Source Current Y Count Register */</span><span class="cp"></span>


<span class="cm">/* UART1 Controller		(0xFFC02000 - 0xFFC020FF)	 */</span>
<span class="cp">#define	UART1_THR			0xFFC02000	</span><span class="cm">/* Transmit Holding register */</span><span class="cp"></span>
<span class="cp">#define	UART1_RBR			0xFFC02000	</span><span class="cm">/* Receive Buffer register */</span><span class="cp"></span>
<span class="cp">#define	UART1_DLL			0xFFC02000	</span><span class="cm">/* Divisor Latch (Low-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART1_IER			0xFFC02004	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_DLH			0xFFC02004	</span><span class="cm">/* Divisor Latch (High-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART1_IIR			0xFFC02008	</span><span class="cm">/* Interrupt Identification Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_LCR			0xFFC0200C	</span><span class="cm">/* Line	Control	Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_MCR			0xFFC02010	</span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_LSR			0xFFC02014	</span><span class="cm">/* Line	Status Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_SCR			0xFFC0201C	</span><span class="cm">/* SCR Scratch Register */</span><span class="cp"></span>
<span class="cp">#define	UART1_GCTL			0xFFC02024	</span><span class="cm">/* Global Control Register */</span><span class="cp"></span>


<span class="cm">/* UART2 Controller		(0xFFC02100 - 0xFFC021FF)	 */</span>
<span class="cp">#define	UART2_THR			0xFFC02100	</span><span class="cm">/* Transmit Holding register */</span><span class="cp"></span>
<span class="cp">#define	UART2_RBR			0xFFC02100	</span><span class="cm">/* Receive Buffer register */</span><span class="cp"></span>
<span class="cp">#define	UART2_DLL			0xFFC02100	</span><span class="cm">/* Divisor Latch (Low-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART2_IER			0xFFC02104	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_DLH			0xFFC02104	</span><span class="cm">/* Divisor Latch (High-Byte) */</span><span class="cp"></span>
<span class="cp">#define	UART2_IIR			0xFFC02108	</span><span class="cm">/* Interrupt Identification Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_LCR			0xFFC0210C	</span><span class="cm">/* Line	Control	Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_MCR			0xFFC02110	</span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_LSR			0xFFC02114	</span><span class="cm">/* Line	Status Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_SCR			0xFFC0211C	</span><span class="cm">/* SCR Scratch Register */</span><span class="cp"></span>
<span class="cp">#define	UART2_GCTL			0xFFC02124	</span><span class="cm">/* Global Control Register */</span><span class="cp"></span>


<span class="cm">/* Two-Wire Interface 1	(0xFFC02200 - 0xFFC022FF)			 */</span>
<span class="cp">#define	TWI1_CLKDIV			0xFFC02200	</span><span class="cm">/* Serial Clock	Divider	Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_CONTROL		0xFFC02204	</span><span class="cm">/* TWI1	Master Internal	Time Reference Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_SLAVE_CTL		0xFFC02208	</span><span class="cm">/* Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_SLAVE_STAT		0xFFC0220C	</span><span class="cm">/* Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_SLAVE_ADDR		0xFFC02210	</span><span class="cm">/* Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_MASTER_CTL	0xFFC02214	</span><span class="cm">/* Master Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_MASTER_STAT	0xFFC02218	</span><span class="cm">/* Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_MASTER_ADDR	0xFFC0221C	</span><span class="cm">/* Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_INT_STAT		0xFFC02220	</span><span class="cm">/* TWI1	Master Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_INT_MASK		0xFFC02224	</span><span class="cm">/* TWI1	Master Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_FIFO_CTL		0xFFC02228	</span><span class="cm">/* FIFO	Control	Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_FIFO_STAT		0xFFC0222C	</span><span class="cm">/* FIFO	Status Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_XMT_DATA8		0xFFC02280	</span><span class="cm">/* FIFO	Transmit Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_XMT_DATA16		0xFFC02284	</span><span class="cm">/* FIFO	Transmit Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_RCV_DATA8		0xFFC02288	</span><span class="cm">/* FIFO	Receive	Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define	TWI1_RCV_DATA16		0xFFC0228C	</span><span class="cm">/* FIFO	Receive	Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_REGBASE		TWI1_CLKDIV</span>


<span class="cm">/* the following are for backwards compatibility */</span>
<span class="cp">#define	TWI1_PRESCALE	  TWI1_CONTROL</span>
<span class="cp">#define	TWI1_INT_SRC	  TWI1_INT_STAT</span>
<span class="cp">#define	TWI1_INT_ENABLE	  TWI1_INT_MASK</span>


<span class="cm">/* SPI1	Controller		(0xFFC02300 - 0xFFC023FF)	 */</span>
<span class="cp">#define	SPI1_CTL			0xFFC02300  </span><span class="cm">/* SPI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_FLG			0xFFC02304  </span><span class="cm">/* SPI1 Flag register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_STAT			0xFFC02308  </span><span class="cm">/* SPI1 Status register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_TDBR			0xFFC0230C  </span><span class="cm">/* SPI1 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_RDBR			0xFFC02310  </span><span class="cm">/* SPI1 Receive Data Buffer	Register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_BAUD			0xFFC02314  </span><span class="cm">/* SPI1 Baud rate Register */</span><span class="cp"></span>
<span class="cp">#define	SPI1_SHADOW			0xFFC02318  </span><span class="cm">/* SPI1_RDBR Shadow	Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_REGBASE			SPI1_CTL</span>

<span class="cm">/* SPI2	Controller		(0xFFC02400 - 0xFFC024FF)	 */</span>
<span class="cp">#define	SPI2_CTL			0xFFC02400  </span><span class="cm">/* SPI2 Control Register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_FLG			0xFFC02404  </span><span class="cm">/* SPI2 Flag register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_STAT			0xFFC02408  </span><span class="cm">/* SPI2 Status register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_TDBR			0xFFC0240C  </span><span class="cm">/* SPI2 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_RDBR			0xFFC02410  </span><span class="cm">/* SPI2 Receive Data Buffer	Register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_BAUD			0xFFC02414  </span><span class="cm">/* SPI2 Baud rate Register */</span><span class="cp"></span>
<span class="cp">#define	SPI2_SHADOW			0xFFC02418  </span><span class="cm">/* SPI2_RDBR Shadow	Register */</span><span class="cp"></span>
<span class="cp">#define SPI2_REGBASE			SPI2_CTL</span>

<span class="cm">/* SPORT2 Controller		(0xFFC02500 - 0xFFC025FF)			 */</span>
<span class="cp">#define	SPORT2_TCR1			0xFFC02500	</span><span class="cm">/* SPORT2 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_TCR2			0xFFC02504	</span><span class="cm">/* SPORT2 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_TCLKDIV		0xFFC02508	</span><span class="cm">/* SPORT2 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_TFSDIV		0xFFC0250C	</span><span class="cm">/* SPORT2 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_TX			0xFFC02510	</span><span class="cm">/* SPORT2 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_RX			0xFFC02518	</span><span class="cm">/* SPORT2 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_RCR1			0xFFC02520	</span><span class="cm">/* SPORT2 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_RCR2			0xFFC02524	</span><span class="cm">/* SPORT2 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_RCLKDIV		0xFFC02528	</span><span class="cm">/* SPORT2 Receive Clock	Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_RFSDIV		0xFFC0252C	</span><span class="cm">/* SPORT2 Receive Frame	Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_STAT			0xFFC02530	</span><span class="cm">/* SPORT2 Status Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_CHNL			0xFFC02534	</span><span class="cm">/* SPORT2 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MCMC1		0xFFC02538	</span><span class="cm">/* SPORT2 Multi-Channel	Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MCMC2		0xFFC0253C	</span><span class="cm">/* SPORT2 Multi-Channel	Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MTCS0		0xFFC02540	</span><span class="cm">/* SPORT2 Multi-Channel	Transmit Select	Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MTCS1		0xFFC02544	</span><span class="cm">/* SPORT2 Multi-Channel	Transmit Select	Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MTCS2		0xFFC02548	</span><span class="cm">/* SPORT2 Multi-Channel	Transmit Select	Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MTCS3		0xFFC0254C	</span><span class="cm">/* SPORT2 Multi-Channel	Transmit Select	Register 3 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MRCS0		0xFFC02550	</span><span class="cm">/* SPORT2 Multi-Channel	Receive	Select Register	0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MRCS1		0xFFC02554	</span><span class="cm">/* SPORT2 Multi-Channel	Receive	Select Register	1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MRCS2		0xFFC02558	</span><span class="cm">/* SPORT2 Multi-Channel	Receive	Select Register	2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_MRCS3		0xFFC0255C	</span><span class="cm">/* SPORT2 Multi-Channel	Receive	Select Register	3 */</span><span class="cp"></span>


<span class="cm">/* SPORT3 Controller		(0xFFC02600 - 0xFFC026FF)			 */</span>
<span class="cp">#define	SPORT3_TCR1			0xFFC02600	</span><span class="cm">/* SPORT3 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_TCR2			0xFFC02604	</span><span class="cm">/* SPORT3 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_TCLKDIV		0xFFC02608	</span><span class="cm">/* SPORT3 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_TFSDIV		0xFFC0260C	</span><span class="cm">/* SPORT3 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_TX			0xFFC02610	</span><span class="cm">/* SPORT3 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_RX			0xFFC02618	</span><span class="cm">/* SPORT3 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_RCR1			0xFFC02620	</span><span class="cm">/* SPORT3 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_RCR2			0xFFC02624	</span><span class="cm">/* SPORT3 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_RCLKDIV		0xFFC02628	</span><span class="cm">/* SPORT3 Receive Clock	Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_RFSDIV		0xFFC0262C	</span><span class="cm">/* SPORT3 Receive Frame	Sync Divider */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_STAT			0xFFC02630	</span><span class="cm">/* SPORT3 Status Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_CHNL			0xFFC02634	</span><span class="cm">/* SPORT3 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MCMC1		0xFFC02638	</span><span class="cm">/* SPORT3 Multi-Channel	Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MCMC2		0xFFC0263C	</span><span class="cm">/* SPORT3 Multi-Channel	Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MTCS0		0xFFC02640	</span><span class="cm">/* SPORT3 Multi-Channel	Transmit Select	Register 0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MTCS1		0xFFC02644	</span><span class="cm">/* SPORT3 Multi-Channel	Transmit Select	Register 1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MTCS2		0xFFC02648	</span><span class="cm">/* SPORT3 Multi-Channel	Transmit Select	Register 2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MTCS3		0xFFC0264C	</span><span class="cm">/* SPORT3 Multi-Channel	Transmit Select	Register 3 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MRCS0		0xFFC02650	</span><span class="cm">/* SPORT3 Multi-Channel	Receive	Select Register	0 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MRCS1		0xFFC02654	</span><span class="cm">/* SPORT3 Multi-Channel	Receive	Select Register	1 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MRCS2		0xFFC02658	</span><span class="cm">/* SPORT3 Multi-Channel	Receive	Select Register	2 */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_MRCS3		0xFFC0265C	</span><span class="cm">/* SPORT3 Multi-Channel	Receive	Select Register	3 */</span><span class="cp"></span>


<span class="cm">/* CAN Controller		(0xFFC02A00 - 0xFFC02FFF)				 */</span>
<span class="cm">/* For Mailboxes 0-15											 */</span>
<span class="cp">#define	CAN_MC1				0xFFC02A00	</span><span class="cm">/* Mailbox config reg 1	 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MD1				0xFFC02A04	</span><span class="cm">/* Mailbox direction reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TRS1			0xFFC02A08	</span><span class="cm">/* Transmit Request Set	reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TRR1			0xFFC02A0C	</span><span class="cm">/* Transmit Request Reset reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TA1				0xFFC02A10	</span><span class="cm">/* Transmit Acknowledge	reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_AA1				0xFFC02A14	</span><span class="cm">/* Transmit Abort Acknowledge reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RMP1			0xFFC02A18	</span><span class="cm">/* Receive Message Pending reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RML1			0xFFC02A1C	</span><span class="cm">/* Receive Message Lost	reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBTIF1			0xFFC02A20	</span><span class="cm">/* Mailbox Transmit Interrupt Flag reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBRIF1			0xFFC02A24	</span><span class="cm">/* Mailbox Receive  Interrupt Flag reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBIM1			0xFFC02A28	</span><span class="cm">/* Mailbox Interrupt Mask reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RFH1			0xFFC02A2C	</span><span class="cm">/* Remote Frame	Handling reg 1 */</span><span class="cp"></span>
<span class="cp">#define	CAN_OPSS1			0xFFC02A30	</span><span class="cm">/* Overwrite Protection	Single Shot Xmission reg 1 */</span><span class="cp"></span>

<span class="cm">/* For Mailboxes 16-31											 */</span>
<span class="cp">#define	CAN_MC2				0xFFC02A40	</span><span class="cm">/* Mailbox config reg 2	 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MD2				0xFFC02A44	</span><span class="cm">/* Mailbox direction reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TRS2			0xFFC02A48	</span><span class="cm">/* Transmit Request Set	reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TRR2			0xFFC02A4C	</span><span class="cm">/* Transmit Request Reset reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TA2				0xFFC02A50	</span><span class="cm">/* Transmit Acknowledge	reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_AA2				0xFFC02A54	</span><span class="cm">/* Transmit Abort Acknowledge reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RMP2			0xFFC02A58	</span><span class="cm">/* Receive Message Pending reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RML2			0xFFC02A5C	</span><span class="cm">/* Receive Message Lost	reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBTIF2			0xFFC02A60	</span><span class="cm">/* Mailbox Transmit Interrupt Flag reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBRIF2			0xFFC02A64	</span><span class="cm">/* Mailbox Receive  Interrupt Flag reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBIM2			0xFFC02A68	</span><span class="cm">/* Mailbox Interrupt Mask reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_RFH2			0xFFC02A6C	</span><span class="cm">/* Remote Frame	Handling reg 2 */</span><span class="cp"></span>
<span class="cp">#define	CAN_OPSS2			0xFFC02A70	</span><span class="cm">/* Overwrite Protection	Single Shot Xmission reg 2 */</span><span class="cp"></span>

<span class="cp">#define	CAN_CLOCK			0xFFC02A80	</span><span class="cm">/* Bit Timing Configuration register 0 */</span><span class="cp"></span>
<span class="cp">#define	CAN_TIMING			0xFFC02A84	</span><span class="cm">/* Bit Timing Configuration register 1 */</span><span class="cp"></span>

<span class="cp">#define	CAN_DEBUG			0xFFC02A88	</span><span class="cm">/* Debug Register		 */</span><span class="cp"></span>
<span class="cm">/* the following is for	backwards compatibility */</span>
<span class="cp">#define	CAN_CNF		 CAN_DEBUG</span>

<span class="cp">#define	CAN_STATUS			0xFFC02A8C	</span><span class="cm">/* Global Status Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_CEC				0xFFC02A90	</span><span class="cm">/* Error Counter Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_GIS				0xFFC02A94	</span><span class="cm">/* Global Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_GIM				0xFFC02A98	</span><span class="cm">/* Global Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_GIF				0xFFC02A9C	</span><span class="cm">/* Global Interrupt Flag Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_CONTROL			0xFFC02AA0	</span><span class="cm">/* Master Control Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_INTR			0xFFC02AA4	</span><span class="cm">/* Interrupt Pending Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MBTD			0xFFC02AAC	</span><span class="cm">/* Mailbox Temporary Disable Feature */</span><span class="cp"></span>
<span class="cp">#define	CAN_EWR				0xFFC02AB0	</span><span class="cm">/* Programmable	Warning	Level */</span><span class="cp"></span>
<span class="cp">#define	CAN_ESR				0xFFC02AB4	</span><span class="cm">/* Error Status	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_UCCNT			0xFFC02AC4	</span><span class="cm">/* Universal Counter	 */</span><span class="cp"></span>
<span class="cp">#define	CAN_UCRC			0xFFC02AC8	</span><span class="cm">/* Universal Counter Reload/Capture Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_UCCNF			0xFFC02ACC	</span><span class="cm">/* Universal Counter Configuration Register */</span><span class="cp"></span>

<span class="cm">/* Mailbox Acceptance Masks					 */</span>
<span class="cp">#define	CAN_AM00L			0xFFC02B00	</span><span class="cm">/* Mailbox 0 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM00H			0xFFC02B04	</span><span class="cm">/* Mailbox 0 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM01L			0xFFC02B08	</span><span class="cm">/* Mailbox 1 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM01H			0xFFC02B0C	</span><span class="cm">/* Mailbox 1 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM02L			0xFFC02B10	</span><span class="cm">/* Mailbox 2 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM02H			0xFFC02B14	</span><span class="cm">/* Mailbox 2 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM03L			0xFFC02B18	</span><span class="cm">/* Mailbox 3 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM03H			0xFFC02B1C	</span><span class="cm">/* Mailbox 3 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM04L			0xFFC02B20	</span><span class="cm">/* Mailbox 4 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM04H			0xFFC02B24	</span><span class="cm">/* Mailbox 4 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM05L			0xFFC02B28	</span><span class="cm">/* Mailbox 5 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM05H			0xFFC02B2C	</span><span class="cm">/* Mailbox 5 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM06L			0xFFC02B30	</span><span class="cm">/* Mailbox 6 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM06H			0xFFC02B34	</span><span class="cm">/* Mailbox 6 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM07L			0xFFC02B38	</span><span class="cm">/* Mailbox 7 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM07H			0xFFC02B3C	</span><span class="cm">/* Mailbox 7 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM08L			0xFFC02B40	</span><span class="cm">/* Mailbox 8 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM08H			0xFFC02B44	</span><span class="cm">/* Mailbox 8 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM09L			0xFFC02B48	</span><span class="cm">/* Mailbox 9 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM09H			0xFFC02B4C	</span><span class="cm">/* Mailbox 9 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM10L			0xFFC02B50	</span><span class="cm">/* Mailbox 10 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM10H			0xFFC02B54	</span><span class="cm">/* Mailbox 10 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM11L			0xFFC02B58	</span><span class="cm">/* Mailbox 11 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM11H			0xFFC02B5C	</span><span class="cm">/* Mailbox 11 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM12L			0xFFC02B60	</span><span class="cm">/* Mailbox 12 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM12H			0xFFC02B64	</span><span class="cm">/* Mailbox 12 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM13L			0xFFC02B68	</span><span class="cm">/* Mailbox 13 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM13H			0xFFC02B6C	</span><span class="cm">/* Mailbox 13 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM14L			0xFFC02B70	</span><span class="cm">/* Mailbox 14 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM14H			0xFFC02B74	</span><span class="cm">/* Mailbox 14 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM15L			0xFFC02B78	</span><span class="cm">/* Mailbox 15 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM15H			0xFFC02B7C	</span><span class="cm">/* Mailbox 15 High Acceptance Mask */</span><span class="cp"></span>

<span class="cp">#define	CAN_AM16L			0xFFC02B80	</span><span class="cm">/* Mailbox 16 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM16H			0xFFC02B84	</span><span class="cm">/* Mailbox 16 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM17L			0xFFC02B88	</span><span class="cm">/* Mailbox 17 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM17H			0xFFC02B8C	</span><span class="cm">/* Mailbox 17 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM18L			0xFFC02B90	</span><span class="cm">/* Mailbox 18 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM18H			0xFFC02B94	</span><span class="cm">/* Mailbox 18 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM19L			0xFFC02B98	</span><span class="cm">/* Mailbox 19 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM19H			0xFFC02B9C	</span><span class="cm">/* Mailbox 19 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM20L			0xFFC02BA0	</span><span class="cm">/* Mailbox 20 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM20H			0xFFC02BA4	</span><span class="cm">/* Mailbox 20 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM21L			0xFFC02BA8	</span><span class="cm">/* Mailbox 21 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM21H			0xFFC02BAC	</span><span class="cm">/* Mailbox 21 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM22L			0xFFC02BB0	</span><span class="cm">/* Mailbox 22 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM22H			0xFFC02BB4	</span><span class="cm">/* Mailbox 22 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM23L			0xFFC02BB8	</span><span class="cm">/* Mailbox 23 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM23H			0xFFC02BBC	</span><span class="cm">/* Mailbox 23 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM24L			0xFFC02BC0	</span><span class="cm">/* Mailbox 24 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM24H			0xFFC02BC4	</span><span class="cm">/* Mailbox 24 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM25L			0xFFC02BC8	</span><span class="cm">/* Mailbox 25 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM25H			0xFFC02BCC	</span><span class="cm">/* Mailbox 25 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM26L			0xFFC02BD0	</span><span class="cm">/* Mailbox 26 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM26H			0xFFC02BD4	</span><span class="cm">/* Mailbox 26 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM27L			0xFFC02BD8	</span><span class="cm">/* Mailbox 27 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM27H			0xFFC02BDC	</span><span class="cm">/* Mailbox 27 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM28L			0xFFC02BE0	</span><span class="cm">/* Mailbox 28 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM28H			0xFFC02BE4	</span><span class="cm">/* Mailbox 28 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM29L			0xFFC02BE8	</span><span class="cm">/* Mailbox 29 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM29H			0xFFC02BEC	</span><span class="cm">/* Mailbox 29 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM30L			0xFFC02BF0	</span><span class="cm">/* Mailbox 30 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM30H			0xFFC02BF4	</span><span class="cm">/* Mailbox 30 High Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM31L			0xFFC02BF8	</span><span class="cm">/* Mailbox 31 Low Acceptance Mask */</span><span class="cp"></span>
<span class="cp">#define	CAN_AM31H			0xFFC02BFC	</span><span class="cm">/* Mailbox 31 High Acceptance Mask */</span><span class="cp"></span>

<span class="cm">/* CAN Acceptance Mask Macros */</span>
<span class="cp">#define	CAN_AM_L(x)			(CAN_AM00L+((x)*0x8))</span>
<span class="cp">#define	CAN_AM_H(x)			(CAN_AM00H+((x)*0x8))</span>

<span class="cm">/* Mailbox Registers									 */</span>
<span class="cp">#define	CAN_MB00_DATA0		0xFFC02C00	</span><span class="cm">/* Mailbox 0 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_DATA1		0xFFC02C04	</span><span class="cm">/* Mailbox 0 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_DATA2		0xFFC02C08	</span><span class="cm">/* Mailbox 0 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_DATA3		0xFFC02C0C	</span><span class="cm">/* Mailbox 0 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_LENGTH		0xFFC02C10	</span><span class="cm">/* Mailbox 0 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_TIMESTAMP	0xFFC02C14	</span><span class="cm">/* Mailbox 0 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_ID0		0xFFC02C18	</span><span class="cm">/* Mailbox 0 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB00_ID1		0xFFC02C1C	</span><span class="cm">/* Mailbox 0 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB01_DATA0		0xFFC02C20	</span><span class="cm">/* Mailbox 1 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_DATA1		0xFFC02C24	</span><span class="cm">/* Mailbox 1 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_DATA2		0xFFC02C28	</span><span class="cm">/* Mailbox 1 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_DATA3		0xFFC02C2C	</span><span class="cm">/* Mailbox 1 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_LENGTH		0xFFC02C30	</span><span class="cm">/* Mailbox 1 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_TIMESTAMP	0xFFC02C34	</span><span class="cm">/* Mailbox 1 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_ID0		0xFFC02C38	</span><span class="cm">/* Mailbox 1 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB01_ID1		0xFFC02C3C	</span><span class="cm">/* Mailbox 1 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB02_DATA0		0xFFC02C40	</span><span class="cm">/* Mailbox 2 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_DATA1		0xFFC02C44	</span><span class="cm">/* Mailbox 2 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_DATA2		0xFFC02C48	</span><span class="cm">/* Mailbox 2 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_DATA3		0xFFC02C4C	</span><span class="cm">/* Mailbox 2 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_LENGTH		0xFFC02C50	</span><span class="cm">/* Mailbox 2 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_TIMESTAMP	0xFFC02C54	</span><span class="cm">/* Mailbox 2 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_ID0		0xFFC02C58	</span><span class="cm">/* Mailbox 2 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB02_ID1		0xFFC02C5C	</span><span class="cm">/* Mailbox 2 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB03_DATA0		0xFFC02C60	</span><span class="cm">/* Mailbox 3 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_DATA1		0xFFC02C64	</span><span class="cm">/* Mailbox 3 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_DATA2		0xFFC02C68	</span><span class="cm">/* Mailbox 3 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_DATA3		0xFFC02C6C	</span><span class="cm">/* Mailbox 3 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_LENGTH		0xFFC02C70	</span><span class="cm">/* Mailbox 3 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_TIMESTAMP	0xFFC02C74	</span><span class="cm">/* Mailbox 3 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_ID0		0xFFC02C78	</span><span class="cm">/* Mailbox 3 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB03_ID1		0xFFC02C7C	</span><span class="cm">/* Mailbox 3 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB04_DATA0		0xFFC02C80	</span><span class="cm">/* Mailbox 4 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_DATA1		0xFFC02C84	</span><span class="cm">/* Mailbox 4 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_DATA2		0xFFC02C88	</span><span class="cm">/* Mailbox 4 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_DATA3		0xFFC02C8C	</span><span class="cm">/* Mailbox 4 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_LENGTH		0xFFC02C90	</span><span class="cm">/* Mailbox 4 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_TIMESTAMP	0xFFC02C94	</span><span class="cm">/* Mailbox 4 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_ID0		0xFFC02C98	</span><span class="cm">/* Mailbox 4 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB04_ID1		0xFFC02C9C	</span><span class="cm">/* Mailbox 4 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB05_DATA0		0xFFC02CA0	</span><span class="cm">/* Mailbox 5 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_DATA1		0xFFC02CA4	</span><span class="cm">/* Mailbox 5 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_DATA2		0xFFC02CA8	</span><span class="cm">/* Mailbox 5 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_DATA3		0xFFC02CAC	</span><span class="cm">/* Mailbox 5 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_LENGTH		0xFFC02CB0	</span><span class="cm">/* Mailbox 5 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_TIMESTAMP	0xFFC02CB4	</span><span class="cm">/* Mailbox 5 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_ID0		0xFFC02CB8	</span><span class="cm">/* Mailbox 5 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB05_ID1		0xFFC02CBC	</span><span class="cm">/* Mailbox 5 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB06_DATA0		0xFFC02CC0	</span><span class="cm">/* Mailbox 6 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_DATA1		0xFFC02CC4	</span><span class="cm">/* Mailbox 6 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_DATA2		0xFFC02CC8	</span><span class="cm">/* Mailbox 6 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_DATA3		0xFFC02CCC	</span><span class="cm">/* Mailbox 6 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_LENGTH		0xFFC02CD0	</span><span class="cm">/* Mailbox 6 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_TIMESTAMP	0xFFC02CD4	</span><span class="cm">/* Mailbox 6 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_ID0		0xFFC02CD8	</span><span class="cm">/* Mailbox 6 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB06_ID1		0xFFC02CDC	</span><span class="cm">/* Mailbox 6 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB07_DATA0		0xFFC02CE0	</span><span class="cm">/* Mailbox 7 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_DATA1		0xFFC02CE4	</span><span class="cm">/* Mailbox 7 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_DATA2		0xFFC02CE8	</span><span class="cm">/* Mailbox 7 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_DATA3		0xFFC02CEC	</span><span class="cm">/* Mailbox 7 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_LENGTH		0xFFC02CF0	</span><span class="cm">/* Mailbox 7 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_TIMESTAMP	0xFFC02CF4	</span><span class="cm">/* Mailbox 7 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_ID0		0xFFC02CF8	</span><span class="cm">/* Mailbox 7 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB07_ID1		0xFFC02CFC	</span><span class="cm">/* Mailbox 7 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB08_DATA0		0xFFC02D00	</span><span class="cm">/* Mailbox 8 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_DATA1		0xFFC02D04	</span><span class="cm">/* Mailbox 8 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_DATA2		0xFFC02D08	</span><span class="cm">/* Mailbox 8 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_DATA3		0xFFC02D0C	</span><span class="cm">/* Mailbox 8 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_LENGTH		0xFFC02D10	</span><span class="cm">/* Mailbox 8 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_TIMESTAMP	0xFFC02D14	</span><span class="cm">/* Mailbox 8 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_ID0		0xFFC02D18	</span><span class="cm">/* Mailbox 8 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB08_ID1		0xFFC02D1C	</span><span class="cm">/* Mailbox 8 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB09_DATA0		0xFFC02D20	</span><span class="cm">/* Mailbox 9 Data Word 0 [15:0]	Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_DATA1		0xFFC02D24	</span><span class="cm">/* Mailbox 9 Data Word 1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_DATA2		0xFFC02D28	</span><span class="cm">/* Mailbox 9 Data Word 2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_DATA3		0xFFC02D2C	</span><span class="cm">/* Mailbox 9 Data Word 3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_LENGTH		0xFFC02D30	</span><span class="cm">/* Mailbox 9 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_TIMESTAMP	0xFFC02D34	</span><span class="cm">/* Mailbox 9 Time Stamp	Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_ID0		0xFFC02D38	</span><span class="cm">/* Mailbox 9 Identifier	Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB09_ID1		0xFFC02D3C	</span><span class="cm">/* Mailbox 9 Identifier	High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB10_DATA0		0xFFC02D40	</span><span class="cm">/* Mailbox 10 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_DATA1		0xFFC02D44	</span><span class="cm">/* Mailbox 10 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_DATA2		0xFFC02D48	</span><span class="cm">/* Mailbox 10 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_DATA3		0xFFC02D4C	</span><span class="cm">/* Mailbox 10 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_LENGTH		0xFFC02D50	</span><span class="cm">/* Mailbox 10 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_TIMESTAMP	0xFFC02D54	</span><span class="cm">/* Mailbox 10 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_ID0		0xFFC02D58	</span><span class="cm">/* Mailbox 10 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB10_ID1		0xFFC02D5C	</span><span class="cm">/* Mailbox 10 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB11_DATA0		0xFFC02D60	</span><span class="cm">/* Mailbox 11 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_DATA1		0xFFC02D64	</span><span class="cm">/* Mailbox 11 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_DATA2		0xFFC02D68	</span><span class="cm">/* Mailbox 11 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_DATA3		0xFFC02D6C	</span><span class="cm">/* Mailbox 11 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_LENGTH		0xFFC02D70	</span><span class="cm">/* Mailbox 11 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_TIMESTAMP	0xFFC02D74	</span><span class="cm">/* Mailbox 11 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_ID0		0xFFC02D78	</span><span class="cm">/* Mailbox 11 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB11_ID1		0xFFC02D7C	</span><span class="cm">/* Mailbox 11 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB12_DATA0		0xFFC02D80	</span><span class="cm">/* Mailbox 12 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_DATA1		0xFFC02D84	</span><span class="cm">/* Mailbox 12 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_DATA2		0xFFC02D88	</span><span class="cm">/* Mailbox 12 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_DATA3		0xFFC02D8C	</span><span class="cm">/* Mailbox 12 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_LENGTH		0xFFC02D90	</span><span class="cm">/* Mailbox 12 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_TIMESTAMP	0xFFC02D94	</span><span class="cm">/* Mailbox 12 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_ID0		0xFFC02D98	</span><span class="cm">/* Mailbox 12 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB12_ID1		0xFFC02D9C	</span><span class="cm">/* Mailbox 12 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB13_DATA0		0xFFC02DA0	</span><span class="cm">/* Mailbox 13 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_DATA1		0xFFC02DA4	</span><span class="cm">/* Mailbox 13 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_DATA2		0xFFC02DA8	</span><span class="cm">/* Mailbox 13 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_DATA3		0xFFC02DAC	</span><span class="cm">/* Mailbox 13 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_LENGTH		0xFFC02DB0	</span><span class="cm">/* Mailbox 13 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_TIMESTAMP	0xFFC02DB4	</span><span class="cm">/* Mailbox 13 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_ID0		0xFFC02DB8	</span><span class="cm">/* Mailbox 13 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB13_ID1		0xFFC02DBC	</span><span class="cm">/* Mailbox 13 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB14_DATA0		0xFFC02DC0	</span><span class="cm">/* Mailbox 14 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_DATA1		0xFFC02DC4	</span><span class="cm">/* Mailbox 14 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_DATA2		0xFFC02DC8	</span><span class="cm">/* Mailbox 14 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_DATA3		0xFFC02DCC	</span><span class="cm">/* Mailbox 14 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_LENGTH		0xFFC02DD0	</span><span class="cm">/* Mailbox 14 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_TIMESTAMP	0xFFC02DD4	</span><span class="cm">/* Mailbox 14 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_ID0		0xFFC02DD8	</span><span class="cm">/* Mailbox 14 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB14_ID1		0xFFC02DDC	</span><span class="cm">/* Mailbox 14 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB15_DATA0		0xFFC02DE0	</span><span class="cm">/* Mailbox 15 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_DATA1		0xFFC02DE4	</span><span class="cm">/* Mailbox 15 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_DATA2		0xFFC02DE8	</span><span class="cm">/* Mailbox 15 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_DATA3		0xFFC02DEC	</span><span class="cm">/* Mailbox 15 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_LENGTH		0xFFC02DF0	</span><span class="cm">/* Mailbox 15 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_TIMESTAMP	0xFFC02DF4	</span><span class="cm">/* Mailbox 15 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_ID0		0xFFC02DF8	</span><span class="cm">/* Mailbox 15 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB15_ID1		0xFFC02DFC	</span><span class="cm">/* Mailbox 15 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB16_DATA0		0xFFC02E00	</span><span class="cm">/* Mailbox 16 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_DATA1		0xFFC02E04	</span><span class="cm">/* Mailbox 16 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_DATA2		0xFFC02E08	</span><span class="cm">/* Mailbox 16 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_DATA3		0xFFC02E0C	</span><span class="cm">/* Mailbox 16 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_LENGTH		0xFFC02E10	</span><span class="cm">/* Mailbox 16 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_TIMESTAMP	0xFFC02E14	</span><span class="cm">/* Mailbox 16 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_ID0		0xFFC02E18	</span><span class="cm">/* Mailbox 16 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB16_ID1		0xFFC02E1C	</span><span class="cm">/* Mailbox 16 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB17_DATA0		0xFFC02E20	</span><span class="cm">/* Mailbox 17 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_DATA1		0xFFC02E24	</span><span class="cm">/* Mailbox 17 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_DATA2		0xFFC02E28	</span><span class="cm">/* Mailbox 17 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_DATA3		0xFFC02E2C	</span><span class="cm">/* Mailbox 17 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_LENGTH		0xFFC02E30	</span><span class="cm">/* Mailbox 17 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_TIMESTAMP	0xFFC02E34	</span><span class="cm">/* Mailbox 17 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_ID0		0xFFC02E38	</span><span class="cm">/* Mailbox 17 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB17_ID1		0xFFC02E3C	</span><span class="cm">/* Mailbox 17 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB18_DATA0		0xFFC02E40	</span><span class="cm">/* Mailbox 18 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_DATA1		0xFFC02E44	</span><span class="cm">/* Mailbox 18 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_DATA2		0xFFC02E48	</span><span class="cm">/* Mailbox 18 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_DATA3		0xFFC02E4C	</span><span class="cm">/* Mailbox 18 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_LENGTH		0xFFC02E50	</span><span class="cm">/* Mailbox 18 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_TIMESTAMP	0xFFC02E54	</span><span class="cm">/* Mailbox 18 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_ID0		0xFFC02E58	</span><span class="cm">/* Mailbox 18 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB18_ID1		0xFFC02E5C	</span><span class="cm">/* Mailbox 18 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB19_DATA0		0xFFC02E60	</span><span class="cm">/* Mailbox 19 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_DATA1		0xFFC02E64	</span><span class="cm">/* Mailbox 19 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_DATA2		0xFFC02E68	</span><span class="cm">/* Mailbox 19 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_DATA3		0xFFC02E6C	</span><span class="cm">/* Mailbox 19 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_LENGTH		0xFFC02E70	</span><span class="cm">/* Mailbox 19 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_TIMESTAMP	0xFFC02E74	</span><span class="cm">/* Mailbox 19 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_ID0		0xFFC02E78	</span><span class="cm">/* Mailbox 19 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB19_ID1		0xFFC02E7C	</span><span class="cm">/* Mailbox 19 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB20_DATA0		0xFFC02E80	</span><span class="cm">/* Mailbox 20 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_DATA1		0xFFC02E84	</span><span class="cm">/* Mailbox 20 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_DATA2		0xFFC02E88	</span><span class="cm">/* Mailbox 20 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_DATA3		0xFFC02E8C	</span><span class="cm">/* Mailbox 20 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_LENGTH		0xFFC02E90	</span><span class="cm">/* Mailbox 20 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_TIMESTAMP	0xFFC02E94	</span><span class="cm">/* Mailbox 20 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_ID0		0xFFC02E98	</span><span class="cm">/* Mailbox 20 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB20_ID1		0xFFC02E9C	</span><span class="cm">/* Mailbox 20 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB21_DATA0		0xFFC02EA0	</span><span class="cm">/* Mailbox 21 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_DATA1		0xFFC02EA4	</span><span class="cm">/* Mailbox 21 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_DATA2		0xFFC02EA8	</span><span class="cm">/* Mailbox 21 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_DATA3		0xFFC02EAC	</span><span class="cm">/* Mailbox 21 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_LENGTH		0xFFC02EB0	</span><span class="cm">/* Mailbox 21 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_TIMESTAMP	0xFFC02EB4	</span><span class="cm">/* Mailbox 21 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_ID0		0xFFC02EB8	</span><span class="cm">/* Mailbox 21 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB21_ID1		0xFFC02EBC	</span><span class="cm">/* Mailbox 21 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB22_DATA0		0xFFC02EC0	</span><span class="cm">/* Mailbox 22 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_DATA1		0xFFC02EC4	</span><span class="cm">/* Mailbox 22 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_DATA2		0xFFC02EC8	</span><span class="cm">/* Mailbox 22 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_DATA3		0xFFC02ECC	</span><span class="cm">/* Mailbox 22 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_LENGTH		0xFFC02ED0	</span><span class="cm">/* Mailbox 22 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_TIMESTAMP	0xFFC02ED4	</span><span class="cm">/* Mailbox 22 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_ID0		0xFFC02ED8	</span><span class="cm">/* Mailbox 22 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB22_ID1		0xFFC02EDC	</span><span class="cm">/* Mailbox 22 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB23_DATA0		0xFFC02EE0	</span><span class="cm">/* Mailbox 23 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_DATA1		0xFFC02EE4	</span><span class="cm">/* Mailbox 23 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_DATA2		0xFFC02EE8	</span><span class="cm">/* Mailbox 23 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_DATA3		0xFFC02EEC	</span><span class="cm">/* Mailbox 23 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_LENGTH		0xFFC02EF0	</span><span class="cm">/* Mailbox 23 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_TIMESTAMP	0xFFC02EF4	</span><span class="cm">/* Mailbox 23 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_ID0		0xFFC02EF8	</span><span class="cm">/* Mailbox 23 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB23_ID1		0xFFC02EFC	</span><span class="cm">/* Mailbox 23 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB24_DATA0		0xFFC02F00	</span><span class="cm">/* Mailbox 24 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_DATA1		0xFFC02F04	</span><span class="cm">/* Mailbox 24 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_DATA2		0xFFC02F08	</span><span class="cm">/* Mailbox 24 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_DATA3		0xFFC02F0C	</span><span class="cm">/* Mailbox 24 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_LENGTH		0xFFC02F10	</span><span class="cm">/* Mailbox 24 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_TIMESTAMP	0xFFC02F14	</span><span class="cm">/* Mailbox 24 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_ID0		0xFFC02F18	</span><span class="cm">/* Mailbox 24 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB24_ID1		0xFFC02F1C	</span><span class="cm">/* Mailbox 24 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB25_DATA0		0xFFC02F20	</span><span class="cm">/* Mailbox 25 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_DATA1		0xFFC02F24	</span><span class="cm">/* Mailbox 25 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_DATA2		0xFFC02F28	</span><span class="cm">/* Mailbox 25 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_DATA3		0xFFC02F2C	</span><span class="cm">/* Mailbox 25 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_LENGTH		0xFFC02F30	</span><span class="cm">/* Mailbox 25 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_TIMESTAMP	0xFFC02F34	</span><span class="cm">/* Mailbox 25 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_ID0		0xFFC02F38	</span><span class="cm">/* Mailbox 25 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB25_ID1		0xFFC02F3C	</span><span class="cm">/* Mailbox 25 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB26_DATA0		0xFFC02F40	</span><span class="cm">/* Mailbox 26 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_DATA1		0xFFC02F44	</span><span class="cm">/* Mailbox 26 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_DATA2		0xFFC02F48	</span><span class="cm">/* Mailbox 26 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_DATA3		0xFFC02F4C	</span><span class="cm">/* Mailbox 26 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_LENGTH		0xFFC02F50	</span><span class="cm">/* Mailbox 26 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_TIMESTAMP	0xFFC02F54	</span><span class="cm">/* Mailbox 26 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_ID0		0xFFC02F58	</span><span class="cm">/* Mailbox 26 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB26_ID1		0xFFC02F5C	</span><span class="cm">/* Mailbox 26 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB27_DATA0		0xFFC02F60	</span><span class="cm">/* Mailbox 27 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_DATA1		0xFFC02F64	</span><span class="cm">/* Mailbox 27 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_DATA2		0xFFC02F68	</span><span class="cm">/* Mailbox 27 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_DATA3		0xFFC02F6C	</span><span class="cm">/* Mailbox 27 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_LENGTH		0xFFC02F70	</span><span class="cm">/* Mailbox 27 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_TIMESTAMP	0xFFC02F74	</span><span class="cm">/* Mailbox 27 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_ID0		0xFFC02F78	</span><span class="cm">/* Mailbox 27 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB27_ID1		0xFFC02F7C	</span><span class="cm">/* Mailbox 27 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB28_DATA0		0xFFC02F80	</span><span class="cm">/* Mailbox 28 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_DATA1		0xFFC02F84	</span><span class="cm">/* Mailbox 28 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_DATA2		0xFFC02F88	</span><span class="cm">/* Mailbox 28 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_DATA3		0xFFC02F8C	</span><span class="cm">/* Mailbox 28 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_LENGTH		0xFFC02F90	</span><span class="cm">/* Mailbox 28 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_TIMESTAMP	0xFFC02F94	</span><span class="cm">/* Mailbox 28 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_ID0		0xFFC02F98	</span><span class="cm">/* Mailbox 28 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB28_ID1		0xFFC02F9C	</span><span class="cm">/* Mailbox 28 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB29_DATA0		0xFFC02FA0	</span><span class="cm">/* Mailbox 29 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_DATA1		0xFFC02FA4	</span><span class="cm">/* Mailbox 29 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_DATA2		0xFFC02FA8	</span><span class="cm">/* Mailbox 29 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_DATA3		0xFFC02FAC	</span><span class="cm">/* Mailbox 29 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_LENGTH		0xFFC02FB0	</span><span class="cm">/* Mailbox 29 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_TIMESTAMP	0xFFC02FB4	</span><span class="cm">/* Mailbox 29 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_ID0		0xFFC02FB8	</span><span class="cm">/* Mailbox 29 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB29_ID1		0xFFC02FBC	</span><span class="cm">/* Mailbox 29 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB30_DATA0		0xFFC02FC0	</span><span class="cm">/* Mailbox 30 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_DATA1		0xFFC02FC4	</span><span class="cm">/* Mailbox 30 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_DATA2		0xFFC02FC8	</span><span class="cm">/* Mailbox 30 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_DATA3		0xFFC02FCC	</span><span class="cm">/* Mailbox 30 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_LENGTH		0xFFC02FD0	</span><span class="cm">/* Mailbox 30 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_TIMESTAMP	0xFFC02FD4	</span><span class="cm">/* Mailbox 30 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_ID0		0xFFC02FD8	</span><span class="cm">/* Mailbox 30 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB30_ID1		0xFFC02FDC	</span><span class="cm">/* Mailbox 30 Identifier High Register */</span><span class="cp"></span>

<span class="cp">#define	CAN_MB31_DATA0		0xFFC02FE0	</span><span class="cm">/* Mailbox 31 Data Word	0 [15:0] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_DATA1		0xFFC02FE4	</span><span class="cm">/* Mailbox 31 Data Word	1 [31:16] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_DATA2		0xFFC02FE8	</span><span class="cm">/* Mailbox 31 Data Word	2 [47:32] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_DATA3		0xFFC02FEC	</span><span class="cm">/* Mailbox 31 Data Word	3 [63:48] Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_LENGTH		0xFFC02FF0	</span><span class="cm">/* Mailbox 31 Data Length Code Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_TIMESTAMP	0xFFC02FF4	</span><span class="cm">/* Mailbox 31 Time Stamp Value Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_ID0		0xFFC02FF8	</span><span class="cm">/* Mailbox 31 Identifier Low Register */</span><span class="cp"></span>
<span class="cp">#define	CAN_MB31_ID1		0xFFC02FFC	</span><span class="cm">/* Mailbox 31 Identifier High Register */</span><span class="cp"></span>

<span class="cm">/* CAN Mailbox Area Macros */</span>
<span class="cp">#define	CAN_MB_ID1(x)		(CAN_MB00_ID1+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_ID0(x)		(CAN_MB00_ID0+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_TIMESTAMP(x)	(CAN_MB00_TIMESTAMP+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_LENGTH(x)	(CAN_MB00_LENGTH+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_DATA3(x)		(CAN_MB00_DATA3+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_DATA2(x)		(CAN_MB00_DATA2+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_DATA1(x)		(CAN_MB00_DATA1+((x)*0x20))</span>
<span class="cp">#define	CAN_MB_DATA0(x)		(CAN_MB00_DATA0+((x)*0x20))</span>


<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* System MMR Register Bits and	Macros */</span>
<span class="cm">/******************************************************************************* */</span>

<span class="cm">/* SWRST Mask */</span>
<span class="cp">#define	SYSTEM_RESET	0x0007	</span><span class="cm">/* Initiates A System Software Reset */</span><span class="cp"></span>
<span class="cp">#define	DOUBLE_FAULT	0x0008	</span><span class="cm">/* Core	Double Fault Causes Reset */</span><span class="cp"></span>
<span class="cp">#define	RESET_DOUBLE	0x2000	</span><span class="cm">/* SW Reset Generated By Core Double-Fault */</span><span class="cp"></span>
<span class="cp">#define	RESET_WDOG		0x4000	</span><span class="cm">/* SW Reset Generated By Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define	RESET_SOFTWARE	0x8000	</span><span class="cm">/* SW Reset Occurred Since Last	Read Of	SWRST */</span><span class="cp"></span>

<span class="cm">/* SYSCR Masks													 */</span>
<span class="cp">#define	BMODE			0x0006	</span><span class="cm">/* Boot	Mode - Latched During HW Reset From Mode Pins */</span><span class="cp"></span>
<span class="cp">#define	NOBOOT			0x0010	</span><span class="cm">/* Execute From	L1 or ASYNC Bank 0 When	BMODE =	0 */</span><span class="cp"></span>


<span class="cm">/* *************  SYSTEM INTERRUPT CONTROLLER MASKS ***************** */</span>

<span class="cm">/* Peripheral Masks For	SIC0_ISR, SIC0_IWR, SIC0_IMASK */</span>
<span class="cp">#define	PLL_WAKEUP_IRQ		0x00000001	</span><span class="cm">/* PLL Wakeup Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	DMAC0_ERR_IRQ		0x00000002	</span><span class="cm">/* DMA Controller 0 Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	PPI_ERR_IRQ		0x00000004	</span><span class="cm">/* PPI Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPORT0_ERR_IRQ		0x00000008	</span><span class="cm">/* SPORT0 Error	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPORT1_ERR_IRQ		0x00000010	</span><span class="cm">/* SPORT1 Error	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPI0_ERR_IRQ		0x00000020	</span><span class="cm">/* SPI0	Error Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	UART0_ERR_IRQ		0x00000040	</span><span class="cm">/* UART0 Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	RTC_IRQ			0x00000080	</span><span class="cm">/* Real-Time Clock Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA0_IRQ		0x00000100	</span><span class="cm">/* DMA Channel 0 (PPI) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA1_IRQ		0x00000200	</span><span class="cm">/* DMA Channel 1 (SPORT0 RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA2_IRQ		0x00000400	</span><span class="cm">/* DMA Channel 2 (SPORT0 TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA3_IRQ		0x00000800	</span><span class="cm">/* DMA Channel 3 (SPORT1 RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA4_IRQ		0x00001000	</span><span class="cm">/* DMA Channel 4 (SPORT1 TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA5_IRQ		0x00002000	</span><span class="cm">/* DMA Channel 5 (SPI) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA6_IRQ		0x00004000	</span><span class="cm">/* DMA Channel 6 (UART RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA7_IRQ		0x00008000	</span><span class="cm">/* DMA Channel 7 (UART TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	TIMER0_IRQ		0x00010000	</span><span class="cm">/* Timer 0 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	TIMER1_IRQ		0x00020000	</span><span class="cm">/* Timer 1 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	TIMER2_IRQ		0x00040000	</span><span class="cm">/* Timer 2 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	PFA_IRQ			0x00080000	</span><span class="cm">/* Programmable	Flag Interrupt Request A */</span><span class="cp"></span>
<span class="cp">#define	PFB_IRQ			0x00100000	</span><span class="cm">/* Programmable	Flag Interrupt Request B */</span><span class="cp"></span>
<span class="cp">#define	MDMA0_0_IRQ		0x00200000	</span><span class="cm">/* MemDMA0 Stream 0 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MDMA0_1_IRQ		0x00400000	</span><span class="cm">/* MemDMA0 Stream 1 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	WDOG_IRQ		0x00800000	</span><span class="cm">/* Software Watchdog Timer Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMAC1_ERR_IRQ		0x01000000	</span><span class="cm">/* DMA Controller 1 Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPORT2_ERR_IRQ		0x02000000	</span><span class="cm">/* SPORT2 Error	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPORT3_ERR_IRQ		0x04000000	</span><span class="cm">/* SPORT3 Error	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SD_IRQ		0x08000000	</span><span class="cm">/* MXVR	Synchronous Data Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	SPI1_ERR_IRQ		0x10000000	</span><span class="cm">/* SPI1	Error Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	SPI2_ERR_IRQ		0x20000000	</span><span class="cm">/* SPI2	Error Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	UART1_ERR_IRQ		0x40000000	</span><span class="cm">/* UART1 Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	UART2_ERR_IRQ		0x80000000	</span><span class="cm">/* UART2 Error Interrupt Request */</span><span class="cp"></span>

<span class="cm">/* the following are for backwards compatibility */</span>
<span class="cp">#define	DMA0_ERR_IRQ		DMAC0_ERR_IRQ</span>
<span class="cp">#define	DMA1_ERR_IRQ		DMAC1_ERR_IRQ</span>


<span class="cm">/* Peripheral Masks For	SIC_ISR1, SIC_IWR1, SIC_IMASK1	 */</span>
<span class="cp">#define	CAN_ERR_IRQ			0x00000001	</span><span class="cm">/* CAN Error Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA8_IRQ			0x00000002	</span><span class="cm">/* DMA Channel 8 (SPORT2 RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA9_IRQ			0x00000004	</span><span class="cm">/* DMA Channel 9 (SPORT2 TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA10_IRQ			0x00000008	</span><span class="cm">/* DMA Channel 10 (SPORT3 RX) Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	DMA11_IRQ			0x00000010	</span><span class="cm">/* DMA Channel 11 (SPORT3 TX) Interrupt	Request */</span><span class="cp"></span>
<span class="cp">#define	DMA12_IRQ			0x00000020	</span><span class="cm">/* DMA Channel 12 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA13_IRQ			0x00000040	</span><span class="cm">/* DMA Channel 13 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA14_IRQ			0x00000080	</span><span class="cm">/* DMA Channel 14 (SPI1) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA15_IRQ			0x00000100	</span><span class="cm">/* DMA Channel 15 (SPI2) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA16_IRQ			0x00000200	</span><span class="cm">/* DMA Channel 16 (UART1 RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA17_IRQ			0x00000400	</span><span class="cm">/* DMA Channel 17 (UART1 TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA18_IRQ			0x00000800	</span><span class="cm">/* DMA Channel 18 (UART2 RX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	DMA19_IRQ			0x00001000	</span><span class="cm">/* DMA Channel 19 (UART2 TX) Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	TWI0_IRQ			0x00002000	</span><span class="cm">/* TWI0	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	TWI1_IRQ			0x00004000	</span><span class="cm">/* TWI1	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	CAN_RX_IRQ			0x00008000	</span><span class="cm">/* CAN Receive Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	CAN_TX_IRQ			0x00010000	</span><span class="cm">/* CAN Transmit	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MDMA1_0_IRQ			0x00020000	</span><span class="cm">/* MemDMA1 Stream 0 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MDMA1_1_IRQ			0x00040000	</span><span class="cm">/* MemDMA1 Stream 1 Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MXVR_STAT_IRQ			0x00080000	</span><span class="cm">/* MXVR	Status Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MXVR_CM_IRQ			0x00100000	</span><span class="cm">/* MXVR	Control	Message	Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define	MXVR_AP_IRQ			0x00200000	</span><span class="cm">/* MXVR	Asynchronous Packet Interrupt */</span><span class="cp"></span>

<span class="cm">/* the following are for backwards compatibility */</span>
<span class="cp">#define	MDMA0_IRQ		MDMA1_0_IRQ</span>
<span class="cp">#define	MDMA1_IRQ		MDMA1_1_IRQ</span>

<span class="cp">#ifdef _MISRA_RULES</span>
<span class="cp">#define	_MF15 0xFu</span>
<span class="cp">#define	_MF7 7u</span>
<span class="cp">#else</span>
<span class="cp">#define	_MF15 0xF</span>
<span class="cp">#define	_MF7 7</span>
<span class="cp">#endif </span><span class="cm">/* _MISRA_RULES */</span><span class="cp"></span>

<span class="cm">/* SIC_IMASKx Masks											 */</span>
<span class="cp">#define	SIC_UNMASK_ALL	0x00000000					</span><span class="cm">/* Unmask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define	SIC_MASK_ALL	0xFFFFFFFF					</span><span class="cm">/* Mask	all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#ifdef _MISRA_RULES</span>
<span class="cp">#define	SIC_MASK(x)		(1 &lt;&lt; ((x)&amp;0x1Fu))					</span><span class="cm">/* Mask	Peripheral #x interrupt */</span><span class="cp"></span>
<span class="cp">#define	SIC_UNMASK(x)	(0xFFFFFFFFu ^ (1 &lt;&lt; ((x)&amp;0x1Fu)))	</span><span class="cm">/* Unmask Peripheral #x	interrupt */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define	SIC_MASK(x)		(1 &lt;&lt; ((x)&amp;0x1F))					</span><span class="cm">/* Mask	Peripheral #x interrupt */</span><span class="cp"></span>
<span class="cp">#define	SIC_UNMASK(x)	(0xFFFFFFFF ^ (1 &lt;&lt; ((x)&amp;0x1F)))	</span><span class="cm">/* Unmask Peripheral #x	interrupt */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _MISRA_RULES */</span><span class="cp"></span>

<span class="cm">/* SIC_IWRx Masks											 */</span>
<span class="cp">#define	IWR_DISABLE_ALL	0x00000000					</span><span class="cm">/* Wakeup Disable all peripherals */</span><span class="cp"></span>
<span class="cp">#define	IWR_ENABLE_ALL	0xFFFFFFFF					</span><span class="cm">/* Wakeup Enable all peripherals */</span><span class="cp"></span>
<span class="cp">#ifdef _MISRA_RULES</span>
<span class="cp">#define	IWR_ENABLE(x)	(1 &lt;&lt; ((x)&amp;0x1Fu))					</span><span class="cm">/* Wakeup Enable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#define	IWR_DISABLE(x)	(0xFFFFFFFFu ^ (1 &lt;&lt; ((x)&amp;0x1Fu)))	</span><span class="cm">/* Wakeup Disable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define	IWR_ENABLE(x)	(1 &lt;&lt; ((x)&amp;0x1F))					</span><span class="cm">/* Wakeup Enable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#define	IWR_DISABLE(x)	(0xFFFFFFFF ^ (1 &lt;&lt; ((x)&amp;0x1F)))	</span><span class="cm">/* Wakeup Disable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _MISRA_RULES */</span><span class="cp"></span>

<span class="cm">/*  *********  PARALLEL	PERIPHERAL INTERFACE (PPI) MASKS ****************   */</span>
<span class="cm">/*  PPI_CONTROL	Masks	      */</span>
<span class="cp">#define	PORT_EN		0x0001	</span><span class="cm">/* PPI Port Enable  */</span><span class="cp"></span>
<span class="cp">#define	PORT_DIR	0x0002	</span><span class="cm">/* PPI Port Direction	    */</span><span class="cp"></span>
<span class="cp">#define	XFR_TYPE	0x000C	</span><span class="cm">/* PPI Transfer	Type  */</span><span class="cp"></span>
<span class="cp">#define	PORT_CFG	0x0030	</span><span class="cm">/* PPI Port Configuration */</span><span class="cp"></span>
<span class="cp">#define	FLD_SEL		0x0040	</span><span class="cm">/* PPI Active Field Select */</span><span class="cp"></span>
<span class="cp">#define	PACK_EN		0x0080	</span><span class="cm">/* PPI Packing Mode */</span><span class="cp"></span>
<span class="cm">/* previous versions of	defBF539.h erroneously included	DMA32 (PPI 32-bit DMA Enable) */</span>
<span class="cp">#define	SKIP_EN		0x0200	</span><span class="cm">/* PPI Skip Element Enable */</span><span class="cp"></span>
<span class="cp">#define	SKIP_EO		0x0400	</span><span class="cm">/* PPI Skip Even/Odd Elements */</span><span class="cp"></span>
<span class="cp">#define	DLENGTH		0x3800	</span><span class="cm">/* PPI Data Length  */</span><span class="cp"></span>
<span class="cp">#define	DLEN_8		0x0	     </span><span class="cm">/*	PPI Data Length	mask for DLEN=8 */</span><span class="cp"></span>
<span class="cp">#define	DLEN_10		0x0800		</span><span class="cm">/* Data	Length = 10 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_11		0x1000		</span><span class="cm">/* Data	Length = 11 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_12		0x1800		</span><span class="cm">/* Data	Length = 12 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_13		0x2000		</span><span class="cm">/* Data	Length = 13 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_14		0x2800		</span><span class="cm">/* Data	Length = 14 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_15		0x3000		</span><span class="cm">/* Data	Length = 15 Bits */</span><span class="cp"></span>
<span class="cp">#define	DLEN_16		0x3800		</span><span class="cm">/* Data	Length = 16 Bits */</span><span class="cp"></span>
<span class="cp">#ifdef _MISRA_RULES</span>
<span class="cp">#define	DLEN(x)		((((x)-9u) &amp; 0x07u) &lt;&lt; 11)  </span><span class="cm">/* PPI Data	Length (only works for x=10--&gt;x=16) */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define	DLEN(x)		((((x)-9) &amp; 0x07) &lt;&lt; 11)  </span><span class="cm">/* PPI Data Length (only works for x=10--&gt;x=16) */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _MISRA_RULES */</span><span class="cp"></span>
<span class="cp">#define	POL			0xC000	</span><span class="cm">/* PPI Signal Polarities       */</span><span class="cp"></span>
<span class="cp">#define	POLC		0x4000		</span><span class="cm">/* PPI Clock Polarity */</span><span class="cp"></span>
<span class="cp">#define	POLS		0x8000		</span><span class="cm">/* PPI Frame Sync Polarity */</span><span class="cp"></span>


<span class="cm">/* PPI_STATUS Masks					     */</span>
<span class="cp">#define	FLD			0x0400	</span><span class="cm">/* Field Indicator   */</span><span class="cp"></span>
<span class="cp">#define	FT_ERR		0x0800	</span><span class="cm">/* Frame Track Error */</span><span class="cp"></span>
<span class="cp">#define	OVR			0x1000	</span><span class="cm">/* FIFO	Overflow Error */</span><span class="cp"></span>
<span class="cp">#define	UNDR		0x2000	</span><span class="cm">/* FIFO	Underrun Error */</span><span class="cp"></span>
<span class="cp">#define	ERR_DET		0x4000	</span><span class="cm">/* Error Detected Indicator */</span><span class="cp"></span>
<span class="cp">#define	ERR_NCOR	0x8000	</span><span class="cm">/* Error Not Corrected Indicator */</span><span class="cp"></span>


<span class="cm">/* **********  DMA CONTROLLER MASKS  ***********************/</span>

<span class="cm">/* DMAx_PERIPHERAL_MAP,	MDMA_yy_PERIPHERAL_MAP Masks */</span>

<span class="cp">#define	CTYPE			0x0040	</span><span class="cm">/* DMA Channel Type Indicator */</span><span class="cp"></span>
<span class="cp">#define	CTYPE_P			0x6		</span><span class="cm">/* DMA Channel Type Indicator BIT POSITION */</span><span class="cp"></span>
<span class="cp">#define	PCAP8			0x0080	</span><span class="cm">/* DMA 8-bit Operation Indicator   */</span><span class="cp"></span>
<span class="cp">#define	PCAP16			0x0100	</span><span class="cm">/* DMA 16-bit Operation	Indicator */</span><span class="cp"></span>
<span class="cp">#define	PCAP32			0x0200	</span><span class="cm">/* DMA 32-bit Operation	Indicator */</span><span class="cp"></span>
<span class="cp">#define	PCAPWR			0x0400	</span><span class="cm">/* DMA Write Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define	PCAPRD			0x0800	</span><span class="cm">/* DMA Read Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define	PMAP			0xF000	</span><span class="cm">/* DMA Peripheral Map Field */</span><span class="cp"></span>

<span class="cm">/* PMAP	Encodings For DMA Controller 0 */</span>
<span class="cp">#define	PMAP_PPI		0x0000	</span><span class="cm">/* PMAP	PPI Port DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT0RX	0x1000	</span><span class="cm">/* PMAP	SPORT0 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT0TX	0x2000	</span><span class="cm">/* PMAP	SPORT0 Transmit	DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT1RX	0x3000	</span><span class="cm">/* PMAP	SPORT1 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT1TX	0x4000	</span><span class="cm">/* PMAP	SPORT1 Transmit	DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPI0		0x5000	</span><span class="cm">/* PMAP	SPI DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART0RX		0x6000	</span><span class="cm">/* PMAP	UART Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART0TX		0x7000	</span><span class="cm">/* PMAP	UART Transmit DMA */</span><span class="cp"></span>

<span class="cm">/* PMAP	Encodings For DMA Controller 1 */</span>
<span class="cp">#define	PMAP_SPORT2RX	    0x0000  </span><span class="cm">/* PMAP SPORT2 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT2TX	    0x1000  </span><span class="cm">/* PMAP SPORT2 Transmit DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT3RX	    0x2000  </span><span class="cm">/* PMAP SPORT3 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPORT3TX	    0x3000  </span><span class="cm">/* PMAP SPORT3 Transmit DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPI1	    0x6000  </span><span class="cm">/* PMAP SPI1 DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_SPI2	    0x7000  </span><span class="cm">/* PMAP SPI2 DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART1RX	    0x8000  </span><span class="cm">/* PMAP UART1 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART1TX	    0x9000  </span><span class="cm">/* PMAP UART1 Transmit DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART2RX	    0xA000  </span><span class="cm">/* PMAP UART2 Receive DMA */</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART2TX	    0xB000  </span><span class="cm">/* PMAP UART2 Transmit DMA */</span><span class="cp"></span>


<span class="cm">/*  *************  GENERAL PURPOSE TIMER MASKS	******************** */</span>
<span class="cm">/* PWM Timer bit definitions */</span>
<span class="cm">/* TIMER_ENABLE	Register */</span>
<span class="cp">#define	TIMEN0			0x0001	</span><span class="cm">/* Enable Timer	0 */</span><span class="cp"></span>
<span class="cp">#define	TIMEN1			0x0002	</span><span class="cm">/* Enable Timer	1 */</span><span class="cp"></span>
<span class="cp">#define	TIMEN2			0x0004	</span><span class="cm">/* Enable Timer	2 */</span><span class="cp"></span>

<span class="cp">#define	TIMEN0_P		0x00</span>
<span class="cp">#define	TIMEN1_P		0x01</span>
<span class="cp">#define	TIMEN2_P		0x02</span>

<span class="cm">/* TIMER_DISABLE Register */</span>
<span class="cp">#define	TIMDIS0			0x0001	</span><span class="cm">/* Disable Timer 0 */</span><span class="cp"></span>
<span class="cp">#define	TIMDIS1			0x0002	</span><span class="cm">/* Disable Timer 1 */</span><span class="cp"></span>
<span class="cp">#define	TIMDIS2			0x0004	</span><span class="cm">/* Disable Timer 2 */</span><span class="cp"></span>

<span class="cp">#define	TIMDIS0_P		0x00</span>
<span class="cp">#define	TIMDIS1_P		0x01</span>
<span class="cp">#define	TIMDIS2_P		0x02</span>

<span class="cm">/* TIMER_STATUS	Register */</span>
<span class="cp">#define	TIMIL0			0x0001	</span><span class="cm">/* Timer 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define	TIMIL1			0x0002	</span><span class="cm">/* Timer 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define	TIMIL2			0x0004	</span><span class="cm">/* Timer 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define	TOVF_ERR0		0x0010	</span><span class="cm">/* Timer 0 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define	TOVF_ERR1		0x0020	</span><span class="cm">/* Timer 1 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define	TOVF_ERR2		0x0040	</span><span class="cm">/* Timer 2 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define	TRUN0			0x1000	</span><span class="cm">/* Timer 0 Slave Enable	Status */</span><span class="cp"></span>
<span class="cp">#define	TRUN1			0x2000	</span><span class="cm">/* Timer 1 Slave Enable	Status */</span><span class="cp"></span>
<span class="cp">#define	TRUN2			0x4000	</span><span class="cm">/* Timer 2 Slave Enable	Status */</span><span class="cp"></span>

<span class="cp">#define	TIMIL0_P		0x00</span>
<span class="cp">#define	TIMIL1_P		0x01</span>
<span class="cp">#define	TIMIL2_P		0x02</span>
<span class="cp">#define	TOVF_ERR0_P		0x04</span>
<span class="cp">#define	TOVF_ERR1_P		0x05</span>
<span class="cp">#define	TOVF_ERR2_P		0x06</span>
<span class="cp">#define	TRUN0_P			0x0C</span>
<span class="cp">#define	TRUN1_P			0x0D</span>
<span class="cp">#define	TRUN2_P			0x0E</span>

<span class="cm">/* Alternate Deprecated	Macros Provided	For Backwards Code Compatibility */</span>
<span class="cp">#define	TOVL_ERR0		TOVF_ERR0</span>
<span class="cp">#define	TOVL_ERR1		TOVF_ERR1</span>
<span class="cp">#define	TOVL_ERR2		TOVF_ERR2</span>
<span class="cp">#define	TOVL_ERR0_P		TOVF_ERR0_P</span>
<span class="cp">#define	TOVL_ERR1_P	TOVF_ERR1_P</span>
<span class="cp">#define	TOVL_ERR2_P	TOVF_ERR2_P</span>

<span class="cm">/* TIMERx_CONFIG Registers */</span>
<span class="cp">#define	PWM_OUT			0x0001</span>
<span class="cp">#define	WDTH_CAP		0x0002</span>
<span class="cp">#define	EXT_CLK			0x0003</span>
<span class="cp">#define	PULSE_HI		0x0004</span>
<span class="cp">#define	PERIOD_CNT		0x0008</span>
<span class="cp">#define	IRQ_ENA			0x0010</span>
<span class="cp">#define	TIN_SEL			0x0020</span>
<span class="cp">#define	OUT_DIS			0x0040</span>
<span class="cp">#define	CLK_SEL			0x0080</span>
<span class="cp">#define	TOGGLE_HI		0x0100</span>
<span class="cp">#define	EMU_RUN			0x0200</span>
<span class="cp">#ifdef _MISRA_RULES</span>
<span class="cp">#define	ERR_TYP(x)		(((x) &amp;	0x03u) &lt;&lt; 14)</span>
<span class="cp">#else</span>
<span class="cp">#define	ERR_TYP(x)		(((x) &amp;	0x03) &lt;&lt; 14)</span>
<span class="cp">#endif </span><span class="cm">/* _MISRA_RULES */</span><span class="cp"></span>

<span class="cp">#define	TMODE_P0		0x00</span>
<span class="cp">#define	TMODE_P1		0x01</span>
<span class="cp">#define	PULSE_HI_P		0x02</span>
<span class="cp">#define	PERIOD_CNT_P	0x03</span>
<span class="cp">#define	IRQ_ENA_P		0x04</span>
<span class="cp">#define	TIN_SEL_P		0x05</span>
<span class="cp">#define	OUT_DIS_P		0x06</span>
<span class="cp">#define	CLK_SEL_P		0x07</span>
<span class="cp">#define	TOGGLE_HI_P		0x08</span>
<span class="cp">#define	EMU_RUN_P		0x09</span>
<span class="cp">#define	ERR_TYP_P0		0x0E</span>
<span class="cp">#define	ERR_TYP_P1		0x0F</span>

<span class="cm">/* *********************  ASYNCHRONOUS MEMORY CONTROLLER MASKS	************* */</span>
<span class="cm">/* EBIU_AMGCTL Masks */</span>
<span class="cp">#define	AMCKEN		0x0001	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_NONE	0x0000	</span><span class="cm">/* All Banks Disabled */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_B0	0x0002	</span><span class="cm">/* Enable Asynchronous Memory Bank 0 only */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_B0_B1	0x0004	</span><span class="cm">/* Enable Asynchronous Memory Banks 0 &amp;	1 only */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_B0_B1_B2	0x0006	</span><span class="cm">/* Enable Asynchronous Memory Banks 0, 1, and 2 */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_ALL	0x0008	</span><span class="cm">/* Enable Asynchronous Memory Banks (all) 0, 1,	2, and 3 */</span><span class="cp"></span>
<span class="cp">#define	CDPRIO		0x0100	</span><span class="cm">/* DMA has priority over core for external accesses */</span><span class="cp"></span>

<span class="cm">/* EBIU_AMGCTL Bit Positions */</span>
<span class="cp">#define	AMCKEN_P		0x0000	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_P0		0x0001	</span><span class="cm">/* Asynchronous	Memory Enable, 000 - banks 0-3 disabled, 001 - Bank 0 enabled */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_P1		0x0002	</span><span class="cm">/* Asynchronous	Memory Enable, 010 - banks 0&amp;1 enabled,	 011 - banks 0-3 enabled */</span><span class="cp"></span>
<span class="cp">#define	AMBEN_P2		0x0003	</span><span class="cm">/* Asynchronous	Memory Enable, 1xx - All banks (bank 0,	1, 2, and 3) enabled */</span><span class="cp"></span>

<span class="cm">/* EBIU_AMBCTL0	Masks */</span>
<span class="cp">#define	B0RDYEN			0x00000001  </span><span class="cm">/* Bank 0 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define	B0RDYPOL		0x00000002  </span><span class="cm">/* Bank 0 RDY Active high, 0=active	low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define	B0TT_1			0x00000004  </span><span class="cm">/* Bank 0 Transition Time from Read	to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B0TT_2			0x00000008  </span><span class="cm">/* Bank 0 Transition Time from Read	to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0TT_3			0x0000000C  </span><span class="cm">/* Bank 0 Transition Time from Read	to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0TT_4			0x00000000  </span><span class="cm">/* Bank 0 Transition Time from Read	to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0ST_1			0x00000010  </span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B0ST_2			0x00000020  </span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0ST_3			0x00000030  </span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0ST_4			0x00000000  </span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0HT_1			0x00000040  </span><span class="cm">/* Bank 0 Hold Time	from Read/Write	deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B0HT_2			0x00000080  </span><span class="cm">/* Bank 0 Hold Time	from Read/Write	deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0HT_3			0x000000C0  </span><span class="cm">/* Bank 0 Hold Time	from Read/Write	deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0HT_0			0x00000000  </span><span class="cm">/* Bank 0 Hold Time	from Read/Write	deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_1			0x00000100  </span><span class="cm">/* Bank 0 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_2			0x00000200  </span><span class="cm">/* Bank 0 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_3			0x00000300  </span><span class="cm">/* Bank 0 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_4			0x00000400  </span><span class="cm">/* Bank 0 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_5			0x00000500  </span><span class="cm">/* Bank 0 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_6			0x00000600  </span><span class="cm">/* Bank 0 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_7			0x00000700  </span><span class="cm">/* Bank 0 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_8			0x00000800  </span><span class="cm">/* Bank 0 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_9			0x00000900  </span><span class="cm">/* Bank 0 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_10		0x00000A00  </span><span class="cm">/* Bank 0 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_11		0x00000B00  </span><span class="cm">/* Bank 0 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_12		0x00000C00  </span><span class="cm">/* Bank 0 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_13		0x00000D00  </span><span class="cm">/* Bank 0 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_14		0x00000E00  </span><span class="cm">/* Bank 0 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0RAT_15		0x00000F00  </span><span class="cm">/* Bank 0 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_1			0x00001000  </span><span class="cm">/* Bank 0 Write Access Time	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_2			0x00002000  </span><span class="cm">/* Bank 0 Write Access Time	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_3			0x00003000  </span><span class="cm">/* Bank 0 Write Access Time	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_4			0x00004000  </span><span class="cm">/* Bank 0 Write Access Time	= 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_5			0x00005000  </span><span class="cm">/* Bank 0 Write Access Time	= 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_6			0x00006000  </span><span class="cm">/* Bank 0 Write Access Time	= 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_7			0x00007000  </span><span class="cm">/* Bank 0 Write Access Time	= 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_8			0x00008000  </span><span class="cm">/* Bank 0 Write Access Time	= 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_9			0x00009000  </span><span class="cm">/* Bank 0 Write Access Time	= 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_10		0x0000A000  </span><span class="cm">/* Bank 0 Write Access Time	= 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_11		0x0000B000  </span><span class="cm">/* Bank 0 Write Access Time	= 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_12		0x0000C000  </span><span class="cm">/* Bank 0 Write Access Time	= 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_13		0x0000D000  </span><span class="cm">/* Bank 0 Write Access Time	= 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_14		0x0000E000  </span><span class="cm">/* Bank 0 Write Access Time	= 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B0WAT_15		0x0000F000  </span><span class="cm">/* Bank 0 Write Access Time	= 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RDYEN			0x00010000  </span><span class="cm">/* Bank 1 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define	B1RDYPOL		0x00020000  </span><span class="cm">/* Bank 1 RDY Active high, 0=active	low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define	B1TT_1			0x00040000  </span><span class="cm">/* Bank 1 Transition Time from Read	to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B1TT_2			0x00080000  </span><span class="cm">/* Bank 1 Transition Time from Read	to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1TT_3			0x000C0000  </span><span class="cm">/* Bank 1 Transition Time from Read	to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1TT_4			0x00000000  </span><span class="cm">/* Bank 1 Transition Time from Read	to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1ST_1			0x00100000  </span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B1ST_2			0x00200000  </span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1ST_3			0x00300000  </span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1ST_4			0x00000000  </span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1HT_1			0x00400000  </span><span class="cm">/* Bank 1 Hold Time	from Read or Write deasserted to AOE deasserted	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B1HT_2			0x00800000  </span><span class="cm">/* Bank 1 Hold Time	from Read or Write deasserted to AOE deasserted	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1HT_3			0x00C00000  </span><span class="cm">/* Bank 1 Hold Time	from Read or Write deasserted to AOE deasserted	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1HT_0			0x00000000  </span><span class="cm">/* Bank 1 Hold Time	from Read or Write deasserted to AOE deasserted	= 0 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_1			0x01000000  </span><span class="cm">/* Bank 1 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_2			0x02000000  </span><span class="cm">/* Bank 1 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_3			0x03000000  </span><span class="cm">/* Bank 1 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_4			0x04000000  </span><span class="cm">/* Bank 1 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_5			0x05000000  </span><span class="cm">/* Bank 1 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_6			0x06000000  </span><span class="cm">/* Bank 1 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_7			0x07000000  </span><span class="cm">/* Bank 1 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_8			0x08000000  </span><span class="cm">/* Bank 1 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_9			0x09000000  </span><span class="cm">/* Bank 1 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_10		0x0A000000  </span><span class="cm">/* Bank 1 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_11		0x0B000000  </span><span class="cm">/* Bank 1 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_12		0x0C000000  </span><span class="cm">/* Bank 1 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_13		0x0D000000  </span><span class="cm">/* Bank 1 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_14		0x0E000000  </span><span class="cm">/* Bank 1 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1RAT_15		0x0F000000  </span><span class="cm">/* Bank 1 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_1			0x10000000 </span><span class="cm">/* Bank 1 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_2			0x20000000  </span><span class="cm">/* Bank 1 Write Access Time	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_3			0x30000000  </span><span class="cm">/* Bank 1 Write Access Time	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_4			0x40000000  </span><span class="cm">/* Bank 1 Write Access Time	= 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_5			0x50000000  </span><span class="cm">/* Bank 1 Write Access Time	= 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_6			0x60000000  </span><span class="cm">/* Bank 1 Write Access Time	= 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_7			0x70000000  </span><span class="cm">/* Bank 1 Write Access Time	= 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_8			0x80000000  </span><span class="cm">/* Bank 1 Write Access Time	= 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_9			0x90000000  </span><span class="cm">/* Bank 1 Write Access Time	= 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_10		0xA0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_11		0xB0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_12		0xC0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_13		0xD0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_14		0xE0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B1WAT_15		0xF0000000  </span><span class="cm">/* Bank 1 Write Access Time	= 15 cycles */</span><span class="cp"></span>

<span class="cm">/* EBIU_AMBCTL1	Masks */</span>
<span class="cp">#define	B2RDYEN			0x00000001  </span><span class="cm">/* Bank 2 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define	B2RDYPOL		0x00000002  </span><span class="cm">/* Bank 2 RDY Active high, 0=active	low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define	B2TT_1			0x00000004  </span><span class="cm">/* Bank 2 Transition Time from Read	to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B2TT_2			0x00000008  </span><span class="cm">/* Bank 2 Transition Time from Read	to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2TT_3			0x0000000C  </span><span class="cm">/* Bank 2 Transition Time from Read	to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2TT_4			0x00000000  </span><span class="cm">/* Bank 2 Transition Time from Read	to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2ST_1			0x00000010  </span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B2ST_2			0x00000020  </span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2ST_3			0x00000030  </span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2ST_4			0x00000000  </span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2HT_1			0x00000040  </span><span class="cm">/* Bank 2 Hold Time	from Read or Write deasserted to AOE deasserted	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B2HT_2			0x00000080  </span><span class="cm">/* Bank 2 Hold Time	from Read or Write deasserted to AOE deasserted	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2HT_3			0x000000C0  </span><span class="cm">/* Bank 2 Hold Time	from Read or Write deasserted to AOE deasserted	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2HT_0			0x00000000  </span><span class="cm">/* Bank 2 Hold Time	from Read or Write deasserted to AOE deasserted	= 0 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_1			0x00000100  </span><span class="cm">/* Bank 2 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_2			0x00000200  </span><span class="cm">/* Bank 2 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_3			0x00000300  </span><span class="cm">/* Bank 2 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_4			0x00000400  </span><span class="cm">/* Bank 2 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_5			0x00000500  </span><span class="cm">/* Bank 2 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_6			0x00000600  </span><span class="cm">/* Bank 2 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_7			0x00000700  </span><span class="cm">/* Bank 2 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_8			0x00000800  </span><span class="cm">/* Bank 2 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_9			0x00000900  </span><span class="cm">/* Bank 2 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_10		0x00000A00  </span><span class="cm">/* Bank 2 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_11		0x00000B00  </span><span class="cm">/* Bank 2 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_12		0x00000C00  </span><span class="cm">/* Bank 2 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_13		0x00000D00  </span><span class="cm">/* Bank 2 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_14		0x00000E00  </span><span class="cm">/* Bank 2 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2RAT_15		0x00000F00  </span><span class="cm">/* Bank 2 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_1			0x00001000  </span><span class="cm">/* Bank 2 Write Access Time	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_2			0x00002000  </span><span class="cm">/* Bank 2 Write Access Time	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_3			0x00003000  </span><span class="cm">/* Bank 2 Write Access Time	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_4			0x00004000  </span><span class="cm">/* Bank 2 Write Access Time	= 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_5			0x00005000  </span><span class="cm">/* Bank 2 Write Access Time	= 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_6			0x00006000  </span><span class="cm">/* Bank 2 Write Access Time	= 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_7			0x00007000  </span><span class="cm">/* Bank 2 Write Access Time	= 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_8			0x00008000  </span><span class="cm">/* Bank 2 Write Access Time	= 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_9			0x00009000  </span><span class="cm">/* Bank 2 Write Access Time	= 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_10		0x0000A000  </span><span class="cm">/* Bank 2 Write Access Time	= 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_11		0x0000B000  </span><span class="cm">/* Bank 2 Write Access Time	= 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_12		0x0000C000  </span><span class="cm">/* Bank 2 Write Access Time	= 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_13		0x0000D000  </span><span class="cm">/* Bank 2 Write Access Time	= 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_14		0x0000E000  </span><span class="cm">/* Bank 2 Write Access Time	= 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B2WAT_15		0x0000F000  </span><span class="cm">/* Bank 2 Write Access Time	= 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RDYEN			0x00010000  </span><span class="cm">/* Bank 3 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define	B3RDYPOL		0x00020000  </span><span class="cm">/* Bank 3 RDY Active high, 0=active	low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define	B3TT_1			0x00040000  </span><span class="cm">/* Bank 3 Transition Time from Read	to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B3TT_2			0x00080000  </span><span class="cm">/* Bank 3 Transition Time from Read	to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3TT_3			0x000C0000  </span><span class="cm">/* Bank 3 Transition Time from Read	to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3TT_4			0x00000000  </span><span class="cm">/* Bank 3 Transition Time from Read	to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3ST_1			0x00100000  </span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B3ST_2			0x00200000  </span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3ST_3			0x00300000  </span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3ST_4			0x00000000  </span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3HT_1			0x00400000  </span><span class="cm">/* Bank 3 Hold Time	from Read or Write deasserted to AOE deasserted	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B3HT_2			0x00800000  </span><span class="cm">/* Bank 3 Hold Time	from Read or Write deasserted to AOE deasserted	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3HT_3			0x00C00000  </span><span class="cm">/* Bank 3 Hold Time	from Read or Write deasserted to AOE deasserted	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3HT_0			0x00000000  </span><span class="cm">/* Bank 3 Hold Time	from Read or Write deasserted to AOE deasserted	= 0 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_1			0x01000000 </span><span class="cm">/* Bank 3 Read Access Time =	1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_2			0x02000000  </span><span class="cm">/* Bank 3 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_3			0x03000000  </span><span class="cm">/* Bank 3 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_4			0x04000000  </span><span class="cm">/* Bank 3 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_5			0x05000000  </span><span class="cm">/* Bank 3 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_6			0x06000000  </span><span class="cm">/* Bank 3 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_7			0x07000000  </span><span class="cm">/* Bank 3 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_8			0x08000000  </span><span class="cm">/* Bank 3 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_9			0x09000000  </span><span class="cm">/* Bank 3 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_10		0x0A000000  </span><span class="cm">/* Bank 3 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_11		0x0B000000  </span><span class="cm">/* Bank 3 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_12		0x0C000000  </span><span class="cm">/* Bank 3 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_13		0x0D000000  </span><span class="cm">/* Bank 3 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_14		0x0E000000  </span><span class="cm">/* Bank 3 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3RAT_15		0x0F000000  </span><span class="cm">/* Bank 3 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_1			0x10000000 </span><span class="cm">/* Bank 3 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_2			0x20000000  </span><span class="cm">/* Bank 3 Write Access Time	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_3			0x30000000  </span><span class="cm">/* Bank 3 Write Access Time	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_4			0x40000000  </span><span class="cm">/* Bank 3 Write Access Time	= 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_5			0x50000000  </span><span class="cm">/* Bank 3 Write Access Time	= 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_6			0x60000000  </span><span class="cm">/* Bank 3 Write Access Time	= 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_7			0x70000000  </span><span class="cm">/* Bank 3 Write Access Time	= 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_8			0x80000000  </span><span class="cm">/* Bank 3 Write Access Time	= 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_9			0x90000000  </span><span class="cm">/* Bank 3 Write Access Time	= 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_10		0xA0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_11		0xB0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_12		0xC0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_13		0xD0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_14		0xE0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	B3WAT_15		0xF0000000  </span><span class="cm">/* Bank 3 Write Access Time	= 15 cycles */</span><span class="cp"></span>

<span class="cm">/* **********************  SDRAM CONTROLLER MASKS  *************************** */</span>
<span class="cm">/* EBIU_SDGCTL Masks */</span>
<span class="cp">#define	SCTLE			0x00000001 </span><span class="cm">/* Enable SCLK[0], /SRAS, /SCAS, /SWE, SDQM[3:0] */</span><span class="cp"></span>
<span class="cp">#define	CL_2			0x00000008 </span><span class="cm">/* SDRAM CAS	latency	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	CL_3			0x0000000C </span><span class="cm">/* SDRAM CAS	latency	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	PFE				0x00000010 </span><span class="cm">/* Enable SDRAM prefetch */</span><span class="cp"></span>
<span class="cp">#define	PFP				0x00000020 </span><span class="cm">/* Prefetch has priority over AMC requests */</span><span class="cp"></span>
<span class="cp">#define	PASR_ALL		0x00000000	</span><span class="cm">/* All 4 SDRAM Banks Refreshed In Self-Refresh */</span><span class="cp"></span>
<span class="cp">#define	PASR_B0_B1		0x00000010	</span><span class="cm">/* SDRAM Banks 0 and 1 Are Refreshed In	Self-Refresh */</span><span class="cp"></span>
<span class="cp">#define	PASR_B0			0x00000020	</span><span class="cm">/* Only	SDRAM Bank 0 Is	Refreshed In Self-Refresh */</span><span class="cp"></span>
<span class="cp">#define	TRAS_1			0x00000040 </span><span class="cm">/* SDRAM tRAS = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	TRAS_2			0x00000080 </span><span class="cm">/* SDRAM tRAS = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_3			0x000000C0 </span><span class="cm">/* SDRAM tRAS = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_4			0x00000100 </span><span class="cm">/* SDRAM tRAS = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_5			0x00000140 </span><span class="cm">/* SDRAM tRAS = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_6			0x00000180 </span><span class="cm">/* SDRAM tRAS = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_7			0x000001C0 </span><span class="cm">/* SDRAM tRAS = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_8			0x00000200 </span><span class="cm">/* SDRAM tRAS = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_9			0x00000240 </span><span class="cm">/* SDRAM tRAS = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_10			0x00000280 </span><span class="cm">/* SDRAM tRAS = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_11			0x000002C0 </span><span class="cm">/* SDRAM tRAS = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_12			0x00000300 </span><span class="cm">/* SDRAM tRAS = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_13			0x00000340 </span><span class="cm">/* SDRAM tRAS = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_14			0x00000380 </span><span class="cm">/* SDRAM tRAS = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRAS_15			0x000003C0 </span><span class="cm">/* SDRAM tRAS = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_1			0x00000800 </span><span class="cm">/* SDRAM tRP	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	TRP_2			0x00001000 </span><span class="cm">/* SDRAM tRP	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_3			0x00001800 </span><span class="cm">/* SDRAM tRP	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_4			0x00002000 </span><span class="cm">/* SDRAM tRP	= 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_5			0x00002800 </span><span class="cm">/* SDRAM tRP	= 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_6			0x00003000 </span><span class="cm">/* SDRAM tRP	= 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRP_7			0x00003800 </span><span class="cm">/* SDRAM tRP	= 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_1			0x00008000 </span><span class="cm">/* SDRAM tRCD = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	TRCD_2			0x00010000 </span><span class="cm">/* SDRAM tRCD = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_3			0x00018000 </span><span class="cm">/* SDRAM tRCD = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_4			0x00020000 </span><span class="cm">/* SDRAM tRCD = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_5			0x00028000 </span><span class="cm">/* SDRAM tRCD = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_6			0x00030000 </span><span class="cm">/* SDRAM tRCD = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define	TRCD_7			0x00038000 </span><span class="cm">/* SDRAM tRCD = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define	TWR_1			0x00080000 </span><span class="cm">/* SDRAM tWR	= 1 cycle */</span><span class="cp"></span>
<span class="cp">#define	TWR_2			0x00100000 </span><span class="cm">/* SDRAM tWR	= 2 cycles */</span><span class="cp"></span>
<span class="cp">#define	TWR_3			0x00180000 </span><span class="cm">/* SDRAM tWR	= 3 cycles */</span><span class="cp"></span>
<span class="cp">#define	PUPSD			0x00200000 </span><span class="cm">/*Power-up start delay */</span><span class="cp"></span>
<span class="cp">#define	PSM				0x00400000 </span><span class="cm">/* SDRAM power-up sequence =	Precharge, mode	register set, 8	CBR refresh cycles */</span><span class="cp"></span>
<span class="cp">#define	PSS				0x00800000 </span><span class="cm">/* enable SDRAM power-up sequence on	next SDRAM access */</span><span class="cp"></span>
<span class="cp">#define	SRFS			0x01000000 </span><span class="cm">/* Start SDRAM self-refresh mode */</span><span class="cp"></span>
<span class="cp">#define	EBUFE			0x02000000 </span><span class="cm">/* Enable external buffering	timing */</span><span class="cp"></span>
<span class="cp">#define	FBBRW			0x04000000 </span><span class="cm">/* Fast back-to-back	read write enable */</span><span class="cp"></span>
<span class="cp">#define	EMREN			0x10000000 </span><span class="cm">/* Extended mode register enable */</span><span class="cp"></span>
<span class="cp">#define	TCSR			0x20000000 </span><span class="cm">/* Temp compensated self refresh value 85 deg C */</span><span class="cp"></span>
<span class="cp">#define	CDDBG			0x40000000 </span><span class="cm">/* Tristate SDRAM controls during bus grant */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDBCTL Masks */</span>
<span class="cp">#define	EBE				0x00000001 </span><span class="cm">/* Enable SDRAM external bank */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_16			0x00000000 </span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_32			0x00000002 </span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_64			0x00000004 </span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_128		0x00000006 </span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_256		0x00000008 </span><span class="cm">/* SDRAM External Bank Size = 256MB */</span><span class="cp"></span>
<span class="cp">#define	EBSZ_512		0x0000000A </span><span class="cm">/* SDRAM External Bank Size = 512MB */</span><span class="cp"></span>
<span class="cp">#define	EBCAW_8			0x00000000 </span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define	EBCAW_9			0x00000010 </span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define	EBCAW_10		0x00000020 </span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define	EBCAW_11		0x00000030 </span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDSTAT Masks */</span>
<span class="cp">#define	SDCI			0x00000001 </span><span class="cm">/* SDRAM controller is idle */</span><span class="cp"></span>
<span class="cp">#define	SDSRA			0x00000002 </span><span class="cm">/* SDRAM SDRAM self refresh is active */</span><span class="cp"></span>
<span class="cp">#define	SDPUA			0x00000004 </span><span class="cm">/* SDRAM power up active  */</span><span class="cp"></span>
<span class="cp">#define	SDRS			0x00000008 </span><span class="cm">/* SDRAM is in reset	state */</span><span class="cp"></span>
<span class="cp">#define	SDEASE			0x00000010 </span><span class="cm">/* SDRAM EAB	sticky error status - W1C */</span><span class="cp"></span>
<span class="cp">#define	BGSTAT			0x00000020 </span><span class="cm">/* Bus granted */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
