

================================================================
== Vitis HLS Report for 'mmult_Pipeline_1'
================================================================
* Date:           Fri Oct 18 05:35:34 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.036 us|  1.036 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|     1026|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1026|      112|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_fu_379_p2                   |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |empty_34_fu_389_p2                |      icmp|   0|  0|   9|           4|           1|
    |exitcond11578_fu_373_p2           |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          26|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_empty_31_phi_fu_350_p4   |  14|          3|  512|       1536|
    |ap_sig_allocacmp_loop_index10_load  |   9|          2|    9|         18|
    |loop_index10_fu_124                 |   9|          2|    9|         18|
    |shiftreg4_fu_120                    |   9|          2|  480|        960|
    |systolic_blk_n_R                    |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  68|         15| 1013|       2538|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |empty_33_reg_501                     |    4|   0|    4|          0|
    |empty_33_reg_501_pp0_iter1_reg       |    4|   0|    4|          0|
    |empty_34_reg_506                     |    1|   0|    1|          0|
    |empty_34_reg_506_pp0_iter1_reg       |    1|   0|    1|          0|
    |exitcond11578_reg_497                |    1|   0|    1|          0|
    |exitcond11578_reg_497_pp0_iter1_reg  |    1|   0|    1|          0|
    |loop_index10_fu_124                  |    9|   0|    9|          0|
    |p_cast2_reg_510                      |    4|   0|    4|          0|
    |p_cast2_reg_510_pp0_iter1_reg        |    4|   0|    4|          0|
    |shiftreg4_fu_120                     |  480|   0|  480|          0|
    |systolic_addr_read_reg_514           |  512|   0|  512|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1026|   0| 1026|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|m_axi_systolic_AWVALID   |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWREADY   |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWADDR    |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWID      |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWLEN     |  out|   32|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWSIZE    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWBURST   |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWLOCK    |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWCACHE   |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWPROT    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWQOS     |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWREGION  |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWUSER    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WVALID    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WREADY    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WDATA     |  out|  512|       m_axi|          systolic|       pointer|
|m_axi_systolic_WSTRB     |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_WLAST     |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WID       |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WUSER     |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARVALID   |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARREADY   |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARADDR    |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARID      |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARLEN     |  out|   32|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARSIZE    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARBURST   |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARLOCK    |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARCACHE   |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARPROT    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARQOS     |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARREGION  |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARUSER    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RVALID    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RREADY    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RDATA     |   in|  512|       m_axi|          systolic|       pointer|
|m_axi_systolic_RLAST     |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RID       |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RFIFONUM  |   in|    9|       m_axi|          systolic|       pointer|
|m_axi_systolic_RUSER     |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RRESP     |   in|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_BVALID    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BREADY    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BRESP     |   in|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_BID       |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BUSER     |   in|    1|       m_axi|          systolic|       pointer|
|sext_ln104               |   in|   58|     ap_none|        sext_ln104|        scalar|
|localA_address0          |  out|    4|   ap_memory|            localA|         array|
|localA_ce0               |  out|    1|   ap_memory|            localA|         array|
|localA_we0               |  out|    1|   ap_memory|            localA|         array|
|localA_d0                |  out|   32|   ap_memory|            localA|         array|
|localA_1_address0        |  out|    4|   ap_memory|          localA_1|         array|
|localA_1_ce0             |  out|    1|   ap_memory|          localA_1|         array|
|localA_1_we0             |  out|    1|   ap_memory|          localA_1|         array|
|localA_1_d0              |  out|   32|   ap_memory|          localA_1|         array|
|localA_2_address0        |  out|    4|   ap_memory|          localA_2|         array|
|localA_2_ce0             |  out|    1|   ap_memory|          localA_2|         array|
|localA_2_we0             |  out|    1|   ap_memory|          localA_2|         array|
|localA_2_d0              |  out|   32|   ap_memory|          localA_2|         array|
|localA_3_address0        |  out|    4|   ap_memory|          localA_3|         array|
|localA_3_ce0             |  out|    1|   ap_memory|          localA_3|         array|
|localA_3_we0             |  out|    1|   ap_memory|          localA_3|         array|
|localA_3_d0              |  out|   32|   ap_memory|          localA_3|         array|
|localA_4_address0        |  out|    4|   ap_memory|          localA_4|         array|
|localA_4_ce0             |  out|    1|   ap_memory|          localA_4|         array|
|localA_4_we0             |  out|    1|   ap_memory|          localA_4|         array|
|localA_4_d0              |  out|   32|   ap_memory|          localA_4|         array|
|localA_5_address0        |  out|    4|   ap_memory|          localA_5|         array|
|localA_5_ce0             |  out|    1|   ap_memory|          localA_5|         array|
|localA_5_we0             |  out|    1|   ap_memory|          localA_5|         array|
|localA_5_d0              |  out|   32|   ap_memory|          localA_5|         array|
|localA_6_address0        |  out|    4|   ap_memory|          localA_6|         array|
|localA_6_ce0             |  out|    1|   ap_memory|          localA_6|         array|
|localA_6_we0             |  out|    1|   ap_memory|          localA_6|         array|
|localA_6_d0              |  out|   32|   ap_memory|          localA_6|         array|
|localA_7_address0        |  out|    4|   ap_memory|          localA_7|         array|
|localA_7_ce0             |  out|    1|   ap_memory|          localA_7|         array|
|localA_7_we0             |  out|    1|   ap_memory|          localA_7|         array|
|localA_7_d0              |  out|   32|   ap_memory|          localA_7|         array|
|localA_8_address0        |  out|    4|   ap_memory|          localA_8|         array|
|localA_8_ce0             |  out|    1|   ap_memory|          localA_8|         array|
|localA_8_we0             |  out|    1|   ap_memory|          localA_8|         array|
|localA_8_d0              |  out|   32|   ap_memory|          localA_8|         array|
|localA_9_address0        |  out|    4|   ap_memory|          localA_9|         array|
|localA_9_ce0             |  out|    1|   ap_memory|          localA_9|         array|
|localA_9_we0             |  out|    1|   ap_memory|          localA_9|         array|
|localA_9_d0              |  out|   32|   ap_memory|          localA_9|         array|
|localA_10_address0       |  out|    4|   ap_memory|         localA_10|         array|
|localA_10_ce0            |  out|    1|   ap_memory|         localA_10|         array|
|localA_10_we0            |  out|    1|   ap_memory|         localA_10|         array|
|localA_10_d0             |  out|   32|   ap_memory|         localA_10|         array|
|localA_11_address0       |  out|    4|   ap_memory|         localA_11|         array|
|localA_11_ce0            |  out|    1|   ap_memory|         localA_11|         array|
|localA_11_we0            |  out|    1|   ap_memory|         localA_11|         array|
|localA_11_d0             |  out|   32|   ap_memory|         localA_11|         array|
|localA_12_address0       |  out|    4|   ap_memory|         localA_12|         array|
|localA_12_ce0            |  out|    1|   ap_memory|         localA_12|         array|
|localA_12_we0            |  out|    1|   ap_memory|         localA_12|         array|
|localA_12_d0             |  out|   32|   ap_memory|         localA_12|         array|
|localA_13_address0       |  out|    4|   ap_memory|         localA_13|         array|
|localA_13_ce0            |  out|    1|   ap_memory|         localA_13|         array|
|localA_13_we0            |  out|    1|   ap_memory|         localA_13|         array|
|localA_13_d0             |  out|   32|   ap_memory|         localA_13|         array|
|localA_14_address0       |  out|    4|   ap_memory|         localA_14|         array|
|localA_14_ce0            |  out|    1|   ap_memory|         localA_14|         array|
|localA_14_we0            |  out|    1|   ap_memory|         localA_14|         array|
|localA_14_d0             |  out|   32|   ap_memory|         localA_14|         array|
|localA_15_address0       |  out|    4|   ap_memory|         localA_15|         array|
|localA_15_ce0            |  out|    1|   ap_memory|         localA_15|         array|
|localA_15_we0            |  out|    1|   ap_memory|         localA_15|         array|
|localA_15_d0             |  out|   32|   ap_memory|         localA_15|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg4 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index10 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln104_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln104"   --->   Operation 8 'read' 'sext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln104_cast = sext i58 %sext_ln104_read"   --->   Operation 9 'sext' 'sext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %systolic, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index10"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop9"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index10_load = load i9 %loop_index10"   --->   Operation 14 'load' 'loop_index10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.59ns)   --->   "%exitcond11578 = icmp_eq  i9 %loop_index10_load, i9 256"   --->   Operation 15 'icmp' 'exitcond11578' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%empty = add i9 %loop_index10_load, i9 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond11578, void %load-store-loop9.split, void %memcpy-split8.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = trunc i9 %loop_index10_load"   --->   Operation 18 'trunc' 'empty_33' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%empty_34 = icmp_eq  i4 %empty_33, i4 0"   --->   Operation 19 'icmp' 'empty_34' <Predicate = (!exitcond11578)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %loop_index10_load, i32 4, i32 7"   --->   Operation 20 'partselect' 'p_cast2' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%switch_ln0 = switch i4 %p_cast2, void %.case.15, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %.case.12, i4 13, void %.case.13, i4 14, void %.case.14"   --->   Operation 21 'switch' 'switch_ln0' <Predicate = (!exitcond11578)> <Delay = 0.61>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index10"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond11578)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %systolic"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%systolic_addr = getelementptr i512 %systolic, i64 %sext_ln104_cast" [./mmult.cpp:104]   --->   Operation 24 'getelementptr' 'systolic_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.92ns)   --->   "%systolic_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %systolic_addr" [./mmult.cpp:104]   --->   Operation 27 'read' 'systolic_addr_read' <Predicate = (!exitcond11578 & empty_34)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (exitcond11578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shiftreg4_load = load i480 %shiftreg4"   --->   Operation 28 'load' 'shiftreg4_load' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg4_cast = zext i480 %shiftreg4_load"   --->   Operation 29 'zext' 'shiftreg4_cast' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast8 = zext i4 %empty_33"   --->   Operation 30 'zext' 'p_cast8' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_34, void %load-store-loop9.split._crit_edge, void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!exitcond11578)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop9.split._crit_edge"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond11578 & empty_34)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_31 = phi i512 %systolic_addr_read, void, i512 %shiftreg4_cast, void %load-store-loop9.split" [./mmult.cpp:104]   --->   Operation 33 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_32 = trunc i512 %empty_31" [./mmult.cpp:104]   --->   Operation 34 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_31, i32 32, i32 511" [./mmult.cpp:104]   --->   Operation 35 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%localA_addr = getelementptr i32 %localA, i64 0, i64 %p_cast8"   --->   Operation 36 'getelementptr' 'localA_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%localA_1_addr = getelementptr i32 %localA_1, i64 0, i64 %p_cast8"   --->   Operation 37 'getelementptr' 'localA_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%localA_2_addr = getelementptr i32 %localA_2, i64 0, i64 %p_cast8"   --->   Operation 38 'getelementptr' 'localA_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%localA_3_addr = getelementptr i32 %localA_3, i64 0, i64 %p_cast8"   --->   Operation 39 'getelementptr' 'localA_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%localA_4_addr = getelementptr i32 %localA_4, i64 0, i64 %p_cast8"   --->   Operation 40 'getelementptr' 'localA_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%localA_5_addr = getelementptr i32 %localA_5, i64 0, i64 %p_cast8"   --->   Operation 41 'getelementptr' 'localA_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%localA_6_addr = getelementptr i32 %localA_6, i64 0, i64 %p_cast8"   --->   Operation 42 'getelementptr' 'localA_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%localA_7_addr = getelementptr i32 %localA_7, i64 0, i64 %p_cast8"   --->   Operation 43 'getelementptr' 'localA_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%localA_8_addr = getelementptr i32 %localA_8, i64 0, i64 %p_cast8"   --->   Operation 44 'getelementptr' 'localA_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%localA_9_addr = getelementptr i32 %localA_9, i64 0, i64 %p_cast8"   --->   Operation 45 'getelementptr' 'localA_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%localA_10_addr = getelementptr i32 %localA_10, i64 0, i64 %p_cast8"   --->   Operation 46 'getelementptr' 'localA_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%localA_11_addr = getelementptr i32 %localA_11, i64 0, i64 %p_cast8"   --->   Operation 47 'getelementptr' 'localA_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%localA_12_addr = getelementptr i32 %localA_12, i64 0, i64 %p_cast8"   --->   Operation 48 'getelementptr' 'localA_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%localA_13_addr = getelementptr i32 %localA_13, i64 0, i64 %p_cast8"   --->   Operation 49 'getelementptr' 'localA_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%localA_14_addr = getelementptr i32 %localA_14, i64 0, i64 %p_cast8"   --->   Operation 50 'getelementptr' 'localA_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%localA_15_addr = getelementptr i32 %localA_15, i64 0, i64 %p_cast8"   --->   Operation 51 'getelementptr' 'localA_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_14_addr" [./mmult.cpp:104]   --->   Operation 52 'store' 'store_ln104' <Predicate = (p_cast2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (p_cast2 == 14)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_13_addr" [./mmult.cpp:104]   --->   Operation 54 'store' 'store_ln104' <Predicate = (p_cast2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (p_cast2 == 13)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_12_addr" [./mmult.cpp:104]   --->   Operation 56 'store' 'store_ln104' <Predicate = (p_cast2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (p_cast2 == 12)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_11_addr" [./mmult.cpp:104]   --->   Operation 58 'store' 'store_ln104' <Predicate = (p_cast2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (p_cast2 == 11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_10_addr" [./mmult.cpp:104]   --->   Operation 60 'store' 'store_ln104' <Predicate = (p_cast2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (p_cast2 == 10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_9_addr" [./mmult.cpp:104]   --->   Operation 62 'store' 'store_ln104' <Predicate = (p_cast2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 63 'br' 'br_ln0' <Predicate = (p_cast2 == 9)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_8_addr" [./mmult.cpp:104]   --->   Operation 64 'store' 'store_ln104' <Predicate = (p_cast2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (p_cast2 == 8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_7_addr" [./mmult.cpp:104]   --->   Operation 66 'store' 'store_ln104' <Predicate = (p_cast2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 67 'br' 'br_ln0' <Predicate = (p_cast2 == 7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_6_addr" [./mmult.cpp:104]   --->   Operation 68 'store' 'store_ln104' <Predicate = (p_cast2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (p_cast2 == 6)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_5_addr" [./mmult.cpp:104]   --->   Operation 70 'store' 'store_ln104' <Predicate = (p_cast2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (p_cast2 == 5)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_4_addr" [./mmult.cpp:104]   --->   Operation 72 'store' 'store_ln104' <Predicate = (p_cast2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 73 'br' 'br_ln0' <Predicate = (p_cast2 == 4)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_3_addr" [./mmult.cpp:104]   --->   Operation 74 'store' 'store_ln104' <Predicate = (p_cast2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 75 'br' 'br_ln0' <Predicate = (p_cast2 == 3)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_2_addr" [./mmult.cpp:104]   --->   Operation 76 'store' 'store_ln104' <Predicate = (p_cast2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 77 'br' 'br_ln0' <Predicate = (p_cast2 == 2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_1_addr" [./mmult.cpp:104]   --->   Operation 78 'store' 'store_ln104' <Predicate = (p_cast2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 79 'br' 'br_ln0' <Predicate = (p_cast2 == 1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_addr" [./mmult.cpp:104]   --->   Operation 80 'store' 'store_ln104' <Predicate = (p_cast2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 81 'br' 'br_ln0' <Predicate = (p_cast2 == 0)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_15_addr" [./mmult.cpp:104]   --->   Operation 82 'store' 'store_ln104' <Predicate = (p_cast2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (p_cast2 == 15)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln104 = store i480 %p_cast6, i480 %shiftreg4" [./mmult.cpp:104]   --->   Operation 84 'store' 'store_ln104' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop9"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ systolic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ localA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localA_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg4             (alloca           ) [ 0111]
loop_index10          (alloca           ) [ 0100]
sext_ln104_read       (read             ) [ 0000]
sext_ln104_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index10_load     (load             ) [ 0000]
exitcond11578         (icmp             ) [ 0111]
empty                 (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
empty_33              (trunc            ) [ 0111]
empty_34              (icmp             ) [ 0111]
p_cast2               (partselect       ) [ 0111]
switch_ln0            (switch           ) [ 0000]
store_ln0             (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
systolic_addr         (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
systolic_addr_read    (read             ) [ 0101]
shiftreg4_load        (load             ) [ 0000]
shiftreg4_cast        (zext             ) [ 0000]
p_cast8               (zext             ) [ 0000]
br_ln0                (br               ) [ 0000]
br_ln0                (br               ) [ 0000]
empty_31              (phi              ) [ 0101]
empty_32              (trunc            ) [ 0000]
p_cast6               (partselect       ) [ 0000]
localA_addr           (getelementptr    ) [ 0000]
localA_1_addr         (getelementptr    ) [ 0000]
localA_2_addr         (getelementptr    ) [ 0000]
localA_3_addr         (getelementptr    ) [ 0000]
localA_4_addr         (getelementptr    ) [ 0000]
localA_5_addr         (getelementptr    ) [ 0000]
localA_6_addr         (getelementptr    ) [ 0000]
localA_7_addr         (getelementptr    ) [ 0000]
localA_8_addr         (getelementptr    ) [ 0000]
localA_9_addr         (getelementptr    ) [ 0000]
localA_10_addr        (getelementptr    ) [ 0000]
localA_11_addr        (getelementptr    ) [ 0000]
localA_12_addr        (getelementptr    ) [ 0000]
localA_13_addr        (getelementptr    ) [ 0000]
localA_14_addr        (getelementptr    ) [ 0000]
localA_15_addr        (getelementptr    ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln104           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="systolic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln104">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="localA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="localA_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="localA_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="localA_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="localA_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localA_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="localA_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="localA_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="localA_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="localA_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="localA_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="localA_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="localA_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="localA_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="localA_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="localA_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="shiftreg4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="loop_index10_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index10/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln104_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="58" slack="0"/>
<pin id="130" dir="0" index="1" bw="58" slack="0"/>
<pin id="131" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln104_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="systolic_addr_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="systolic_addr_read/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="localA_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="localA_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_1_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="localA_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_2_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="localA_3_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_3_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="localA_4_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_4_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="localA_5_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_5_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="localA_6_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_6_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="localA_7_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_7_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="localA_8_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_8_addr/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="localA_9_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_9_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="localA_10_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_10_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="localA_11_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_11_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="localA_12_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_12_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="localA_13_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_13_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="localA_14_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_14_addr/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="localA_15_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_15_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln104_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln104_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln104_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln104_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln104_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln104_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln104_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln104_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln104_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln104_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln104_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln104_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln104_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln104_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln104_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln104_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="empty_31_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="349" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_31_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="512" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="480" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln104_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="58" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln0_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln0_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="480" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="loop_index10_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index10_load/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond11578_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11578/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_33_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_34_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_cast2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="9" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="0" index="3" bw="4" slack="0"/>
<pin id="400" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln0_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="9" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="systolic_addr_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="1"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="systolic_addr/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shiftreg4_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="480" slack="2"/>
<pin id="418" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg4_load/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shiftreg4_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="480" slack="0"/>
<pin id="421" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg4_cast/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_cast8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="2"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="empty_32_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="512" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_cast6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="480" slack="0"/>
<pin id="465" dir="0" index="1" bw="512" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="10" slack="0"/>
<pin id="468" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln104_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="480" slack="0"/>
<pin id="475" dir="0" index="1" bw="480" slack="2"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="shiftreg4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="480" slack="0"/>
<pin id="480" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg4 "/>
</bind>
</comp>

<comp id="485" class="1005" name="loop_index10_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="loop_index10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sext_ln104_cast_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104_cast "/>
</bind>
</comp>

<comp id="497" class="1005" name="exitcond11578_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond11578 "/>
</bind>
</comp>

<comp id="501" class="1005" name="empty_33_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="2"/>
<pin id="503" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="506" class="1005" name="empty_34_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_cast2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="2"/>
<pin id="512" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_cast2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="systolic_addr_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="512" slack="1"/>
<pin id="516" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="systolic_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="110" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="118" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="118" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="118" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="118" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="118" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="118" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="118" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="118" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="118" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="118" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="118" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="118" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="118" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="118" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="237" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="230" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="223" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="216" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="209" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="202" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="195" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="188" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="181" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="174" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="167" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="160" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="153" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="146" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="139" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="244" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="359"><net_src comp="128" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="370" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="370" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="409"><net_src comp="379" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="410" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="436"><net_src comp="424" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="438"><net_src comp="424" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="440"><net_src comp="424" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="442"><net_src comp="424" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="446"><net_src comp="350" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="454"><net_src comp="443" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="455"><net_src comp="443" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="456"><net_src comp="443" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="458"><net_src comp="443" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="459"><net_src comp="443" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="460"><net_src comp="443" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="461"><net_src comp="443" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="469"><net_src comp="112" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="350" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="114" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="116" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="477"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="120" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="488"><net_src comp="124" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="495"><net_src comp="356" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="500"><net_src comp="373" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="385" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="509"><net_src comp="389" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="395" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="134" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="350" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: systolic | {}
	Port: localA | {3 }
	Port: localA_1 | {3 }
	Port: localA_2 | {3 }
	Port: localA_3 | {3 }
	Port: localA_4 | {3 }
	Port: localA_5 | {3 }
	Port: localA_6 | {3 }
	Port: localA_7 | {3 }
	Port: localA_8 | {3 }
	Port: localA_9 | {3 }
	Port: localA_10 | {3 }
	Port: localA_11 | {3 }
	Port: localA_12 | {3 }
	Port: localA_13 | {3 }
	Port: localA_14 | {3 }
	Port: localA_15 | {3 }
 - Input state : 
	Port: mmult_Pipeline_1 : systolic | {2 }
	Port: mmult_Pipeline_1 : sext_ln104 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index10_load : 1
		exitcond11578 : 2
		empty : 2
		br_ln0 : 3
		empty_33 : 2
		empty_34 : 3
		p_cast2 : 2
		switch_ln0 : 3
		store_ln0 : 3
	State 2
		systolic_addr_read : 1
	State 3
		shiftreg4_cast : 1
		empty_31 : 2
		empty_32 : 3
		p_cast6 : 3
		localA_addr : 1
		localA_1_addr : 1
		localA_2_addr : 1
		localA_3_addr : 1
		localA_4_addr : 1
		localA_5_addr : 1
		localA_6_addr : 1
		localA_7_addr : 1
		localA_8_addr : 1
		localA_9_addr : 1
		localA_10_addr : 1
		localA_11_addr : 1
		localA_12_addr : 1
		localA_13_addr : 1
		localA_14_addr : 1
		localA_15_addr : 1
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4
		store_ln104 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |      exitcond11578_fu_373      |    0    |    11   |
|          |         empty_34_fu_389        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    add   |          empty_fu_379          |    0    |    16   |
|----------|--------------------------------|---------|---------|
|   read   |   sext_ln104_read_read_fu_128  |    0    |    0    |
|          | systolic_addr_read_read_fu_134 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |     sext_ln104_cast_fu_356     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |         empty_33_fu_385        |    0    |    0    |
|          |         empty_32_fu_443        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         p_cast2_fu_395         |    0    |    0    |
|          |         p_cast6_fu_463         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |      shiftreg4_cast_fu_419     |    0    |    0    |
|          |         p_cast8_fu_424         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    36   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     empty_31_reg_347     |   512  |
|     empty_33_reg_501     |    4   |
|     empty_34_reg_506     |    1   |
|   exitcond11578_reg_497  |    1   |
|   loop_index10_reg_485   |    9   |
|      p_cast2_reg_510     |    4   |
|  sext_ln104_cast_reg_492 |   64   |
|     shiftreg4_reg_478    |   480  |
|systolic_addr_read_reg_514|   512  |
+--------------------------+--------+
|           Total          |  1587  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1587  |    -   |
+-----------+--------+--------+
|   Total   |  1587  |   36   |
+-----------+--------+--------+
