INFO-FLOW: Workspace C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1 opened at Thu Aug 27 17:02:03 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.243 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.192 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.42 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.446 sec.
Command     ap_source done; 0.454 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Command     import_lib done; 0.131 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command     ap_source done; 0.122 sec.
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Command     set_part done; 0.181 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -display_name=surf_Simplified_v2.5 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=GUDONG 
Execute     config_export -version=2.5 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.24 sec.
Execute   set_part xc7z020clg400-2 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Command   set_part done; 0.125 sec.
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_export -display_name surf_Simplified_v2.5 -format ip_catalog -rtl verilog -vendor GUDONG -version 2.5 -vivado_phys_opt place -vivado_report_level 0 
Execute   source ./HLS_SURF_Simplified/solution1/directives.tcl 
Execute     set_directive_pipeline -II 2 SURF::HessianDetector/HessianDetector_octave 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
Execute     set_directive_stream -depth 48000 -dim 1 top sumBuf 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
Execute     set_directive_unroll SURF::calcLayerDetAndTrace/calcLayerDetAndTrace_initbufIndex 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_loop_tripcount -min 1 -max 3 SURF::findCharacteristicPoint/findCharacteristicPoint_layer 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
Execute     set_directive_loop_tripcount -min 1 -max 559 SURF::findCharacteristicPoint/findCharacteristicPoint_r0 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
Execute     set_directive_loop_tripcount -min 1 -max 858 SURF::findCharacteristicPoint/findCharacteristicPoint_c0 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
Execute     set_directive_loop_tripcount -min 1 -max 858 SURF::findCharacteristicPoint/findCharacteristicPoint_c0 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
Execute     set_directive_pipeline SURF::calcHaarPattern 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_dataflow SURF::HessianDetector 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Command   ap_source done; 0.184 sec.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling mSURF.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted mSURF.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "mSURF.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E mSURF.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp
Command       clang done; 2.028 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.517 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp"  -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/useless.bc
Command       clang done; 5.322 sec.
INFO-FLOW: Done: GCC PP time: 9.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp std=gnu++98 -directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.115 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp std=gnu++98 -directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.828 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.mSURF.pp.0.cpp.diag.yml C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.mSURF.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.mSURF.pp.0.cpp.err.log 
Command       ap_eval done; 1.241 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.mSURF.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.mSURF.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.mSURF.pp.0.cpp.err.log 
Command         ap_eval done; 2.253 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-legacy-rewriter.mSURF.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-legacy-rewriter.mSURF.pp.0.cpp.err.log 
Command         ap_eval done; 1.298 sec.
Command       tidy_31 done; 3.623 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.518 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.bc
Command       clang done; 3.994 sec.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 1.085 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.999 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp"  -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/useless.bc
Command       clang done; 3.06 sec.
INFO-FLOW: Done: GCC PP time: 5.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsumBuf depth=48000 dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=3 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=559 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=858 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.681 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.693 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 0.639 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
Execute       send_msg_by_id WARNING @200-471@%s%s 1 top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.992 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.679 sec.
Command       tidy_31 done; 1.699 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.675 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.bc
Command       clang done; 3.551 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/mSURF.g.bc C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize surf_Simplified -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.307 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.188 ; gain = 23.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.188 ; gain = 23.215
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.pp.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.435 sec.
Execute         llvm-ld C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.15 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top surf_Simplified -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.0.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
Command         transform done; 22.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:08 . Memory (MB): peak = 331.359 ; gain = 249.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.1.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 81.152 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:02:30 . Memory (MB): peak = 331.359 ; gain = 249.387
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.g.1.bc to C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.1.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace8797'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
Command         transform done; 81.763 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace8797' (mSURF.cpp:284) automatically.
Command         transform done; 0.994 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:03:52 . Memory (MB): peak = 378.531 ; gain = 296.559
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.2.bc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace8797' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry11' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
Command         transform done; 2.045 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:54 . Memory (MB): peak = 484.887 ; gain = 402.914
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 190.299 sec.
Command     elaborate done; 230.933 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
Execute       ap_set_top_model surf_Simplified 
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
Execute       get_model_list surf_Simplified -filter all-wo-channel -topdown 
Execute       preproc_iomode -model surf_Simplified 
Execute       preproc_iomode -model HessianDetector 
Execute       preproc_iomode -model findCharacteristicPo 
Execute       preproc_iomode -model calcLayerDetAndTrace 
Execute       preproc_iomode -model calcHaarPattern_x_y 
Execute       preproc_iomode -model Block_codeRepl47_pro 
Execute       preproc_iomode -model integralImg 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model surf_Simplified.entr 
Execute       get_model_list surf_Simplified -filter all-wo-channel 
INFO-FLOW: Model list for configure: surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO-FLOW: Configuring Module : surf_Simplified.entr ...
Execute       set_default_model surf_Simplified.entr 
Execute       apply_spec_resource_limit surf_Simplified.entr 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : integralImg ...
Execute       set_default_model integralImg 
Execute       apply_spec_resource_limit integralImg 
INFO-FLOW: Configuring Module : Block_codeRepl47_pro ...
Execute       set_default_model Block_codeRepl47_pro 
Execute       apply_spec_resource_limit Block_codeRepl47_pro 
INFO-FLOW: Configuring Module : calcHaarPattern_x_y ...
Execute       set_default_model calcHaarPattern_x_y 
Execute       apply_spec_resource_limit calcHaarPattern_x_y 
INFO-FLOW: Configuring Module : calcLayerDetAndTrace ...
Execute       set_default_model calcLayerDetAndTrace 
Execute       apply_spec_resource_limit calcLayerDetAndTrace 
INFO-FLOW: Configuring Module : findCharacteristicPo ...
Execute       set_default_model findCharacteristicPo 
Execute       apply_spec_resource_limit findCharacteristicPo 
INFO-FLOW: Configuring Module : HessianDetector ...
Execute       set_default_model HessianDetector 
Execute       apply_spec_resource_limit HessianDetector 
INFO-FLOW: Configuring Module : surf_Simplified ...
Execute       set_default_model surf_Simplified 
Execute       apply_spec_resource_limit surf_Simplified 
INFO-FLOW: Model list for preprocess: surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO-FLOW: Preprocessing Module: surf_Simplified.entr ...
Execute       set_default_model surf_Simplified.entr 
Execute       cdfg_preprocess -model surf_Simplified.entr 
Execute       rtl_gen_preprocess surf_Simplified.entr 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: integralImg ...
Execute       set_default_model integralImg 
Execute       cdfg_preprocess -model integralImg 
Execute       rtl_gen_preprocess integralImg 
INFO-FLOW: Preprocessing Module: Block_codeRepl47_pro ...
Execute       set_default_model Block_codeRepl47_pro 
Execute       cdfg_preprocess -model Block_codeRepl47_pro 
Execute       rtl_gen_preprocess Block_codeRepl47_pro 
INFO-FLOW: Preprocessing Module: calcHaarPattern_x_y ...
Execute       set_default_model calcHaarPattern_x_y 
Execute       cdfg_preprocess -model calcHaarPattern_x_y 
Execute       rtl_gen_preprocess calcHaarPattern_x_y 
INFO-FLOW: Preprocessing Module: calcLayerDetAndTrace ...
Execute       set_default_model calcLayerDetAndTrace 
Execute       cdfg_preprocess -model calcLayerDetAndTrace 
Execute       rtl_gen_preprocess calcLayerDetAndTrace 
INFO-FLOW: Preprocessing Module: findCharacteristicPo ...
Execute       set_default_model findCharacteristicPo 
Execute       cdfg_preprocess -model findCharacteristicPo 
Execute       rtl_gen_preprocess findCharacteristicPo 
INFO-FLOW: Preprocessing Module: HessianDetector ...
Execute       set_default_model HessianDetector 
Execute       cdfg_preprocess -model HessianDetector 
Execute       rtl_gen_preprocess HessianDetector 
INFO-FLOW: Preprocessing Module: surf_Simplified ...
Execute       set_default_model surf_Simplified 
Execute       cdfg_preprocess -model surf_Simplified 
Execute       rtl_gen_preprocess surf_Simplified 
INFO-FLOW: Model list for synthesis: surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model surf_Simplified.entr 
Execute       schedule -model surf_Simplified.entr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 234.699 seconds; current allocated memory: 418.321 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.sched.adb -f 
INFO-FLOW: Finish scheduling surf_Simplified.entr.
Execute       set_default_model surf_Simplified.entr 
Execute       bind -model surf_Simplified.entr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=surf_Simplified.entr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 418.383 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.bind.adb -f 
INFO-FLOW: Finish binding surf_Simplified.entr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.219 sec.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 418.597 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 418.860 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model integralImg 
Execute       schedule -model integralImg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 419.267 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.sched.adb -f 
INFO-FLOW: Finish scheduling integralImg.
Execute       set_default_model integralImg 
Execute       bind -model integralImg 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=integralImg
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 419.561 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.bind.adb -f 
INFO-FLOW: Finish binding integralImg.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_codeRepl47_pro 
Execute       schedule -model Block_codeRepl47_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 419.626 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_codeRepl47_pro.
Execute       set_default_model Block_codeRepl47_pro 
Execute       bind -model Block_codeRepl47_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_codeRepl47_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 419.671 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_codeRepl47_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcHaarPattern_x_y 
Execute       schedule -model calcHaarPattern_x_y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 420.070 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.sched.adb -f 
INFO-FLOW: Finish scheduling calcHaarPattern_x_y.
Execute       set_default_model calcHaarPattern_x_y 
Execute       bind -model calcHaarPattern_x_y 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcHaarPattern_x_y
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 420.562 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.verbose.bind.rpt -verbose -f 
Command       report done; 0.147 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.bind.adb -f 
INFO-FLOW: Finish binding calcHaarPattern_x_y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcLayerDetAndTrace 
Execute       schedule -model calcLayerDetAndTrace 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 421.295 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.verbose.sched.rpt -verbose -f 
Command       report done; 0.114 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.sched.adb -f 
INFO-FLOW: Finish scheduling calcLayerDetAndTrace.
Execute       set_default_model calcLayerDetAndTrace 
Execute       bind -model calcLayerDetAndTrace 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcLayerDetAndTrace
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 422.424 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.verbose.bind.rpt -verbose -f 
Command       report done; 0.352 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.bind.adb -f 
INFO-FLOW: Finish binding calcLayerDetAndTrace.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findCharacteristicPo 
Execute       schedule -model findCharacteristicPo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.407 sec.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 423.421 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.verbose.sched.rpt -verbose -f 
Command       report done; 0.146 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.sched.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish scheduling findCharacteristicPo.
Execute       set_default_model findCharacteristicPo 
Execute       bind -model findCharacteristicPo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=findCharacteristicPo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 424.621 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.verbose.bind.rpt -verbose -f 
Command       report done; 0.229 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.bind.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish binding findCharacteristicPo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HessianDetector 
Execute       schedule -model HessianDetector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 424.805 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.sched.adb -f 
INFO-FLOW: Finish scheduling HessianDetector.
Execute       set_default_model HessianDetector 
Execute       bind -model HessianDetector 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HessianDetector
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.371 sec.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 425.258 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.verbose.bind.rpt -verbose -f 
Command       report done; 0.356 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.bind.adb -f 
INFO-FLOW: Finish binding HessianDetector.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model surf_Simplified 
Execute       schedule -model surf_Simplified 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 425.631 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.sched.adb -f 
INFO-FLOW: Finish scheduling surf_Simplified.
Execute       set_default_model surf_Simplified 
Execute       bind -model surf_Simplified 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=surf_Simplified
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.381 sec.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 426.103 MB.
Execute       report -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.verbose.bind.rpt -verbose -f 
Command       report done; 0.378 sec.
Execute       db_write -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.bind.adb -f 
INFO-FLOW: Finish binding surf_Simplified.
Execute       get_model_list surf_Simplified -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess surf_Simplified.entr 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess integralImg 
Execute       rtl_gen_preprocess Block_codeRepl47_pro 
Execute       rtl_gen_preprocess calcHaarPattern_x_y 
Execute       rtl_gen_preprocess calcLayerDetAndTrace 
Execute       rtl_gen_preprocess findCharacteristicPo 
Execute       rtl_gen_preprocess HessianDetector 
Execute       rtl_gen_preprocess surf_Simplified 
INFO-FLOW: Model list for RTL generation: surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model surf_Simplified.entr -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 426.491 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl surf_Simplified.entr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/surf_Simplified_entr -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl surf_Simplified.entr -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/surf_Simplified_entr 
Execute       gen_rtl surf_Simplified.entr -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/surf_Simplified_entr 
Execute       gen_tb_info surf_Simplified.entr -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model surf_Simplified.entr -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/surf_Simplified_entr_csynth.rpt -f 
Execute       report -model surf_Simplified.entr -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/surf_Simplified_entr_csynth.xml -f -x 
Execute       report -model surf_Simplified.entr -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.verbose.rpt -verbose -f 
Execute       db_write -model surf_Simplified.entr -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 427.402 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/AXIvideo2Mat -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model integralImg -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 427.934 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl integralImg -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/integralImg -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl integralImg -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/integralImg 
Execute       gen_rtl integralImg -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/integralImg 
Execute       gen_tb_info integralImg -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model integralImg -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/integralImg_csynth.rpt -f 
Execute       report -model integralImg -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/integralImg_csynth.xml -f -x 
Execute       report -model integralImg -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.verbose.rpt -verbose -f 
Execute       db_write -model integralImg -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_codeRepl47_pro -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 428.152 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_codeRepl47_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/Block_codeRepl47_pro -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl Block_codeRepl47_pro -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/Block_codeRepl47_pro 
Execute       gen_rtl Block_codeRepl47_pro -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/Block_codeRepl47_pro 
Execute       gen_tb_info Block_codeRepl47_pro -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model Block_codeRepl47_pro -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/Block_codeRepl47_pro_csynth.rpt -f 
Execute       report -model Block_codeRepl47_pro -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/Block_codeRepl47_pro_csynth.xml -f -x 
Execute       report -model Block_codeRepl47_pro -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.verbose.rpt -verbose -f 
Execute       db_write -model Block_codeRepl47_pro -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcHaarPattern_x_y -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 429.076 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcHaarPattern_x_y -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/calcHaarPattern_x_y -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl calcHaarPattern_x_y -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/calcHaarPattern_x_y 
Execute       gen_rtl calcHaarPattern_x_y -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/calcHaarPattern_x_y 
Execute       gen_tb_info calcHaarPattern_x_y -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model calcHaarPattern_x_y -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/calcHaarPattern_x_y_csynth.rpt -f 
Execute       report -model calcHaarPattern_x_y -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/calcHaarPattern_x_y_csynth.xml -f -x 
Execute       report -model calcHaarPattern_x_y -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.verbose.rpt -verbose -f 
Command       report done; 0.184 sec.
Execute       db_write -model calcHaarPattern_x_y -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.adb -f 
Command       db_write done; 0.126 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcLayerDetAndTrace -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
Command       create_rtl_model done; 0.444 sec.
INFO: [HLS 200-111]  Elapsed time: 1.407 seconds; current allocated memory: 431.081 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcLayerDetAndTrace -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/calcLayerDetAndTrace -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl calcLayerDetAndTrace -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/calcLayerDetAndTrace 
Execute       gen_rtl calcLayerDetAndTrace -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/calcLayerDetAndTrace 
Execute       gen_tb_info calcLayerDetAndTrace -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model calcLayerDetAndTrace -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/calcLayerDetAndTrace_csynth.rpt -f 
Execute       report -model calcLayerDetAndTrace -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/calcLayerDetAndTrace_csynth.xml -f -x 
Execute       report -model calcLayerDetAndTrace -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.verbose.rpt -verbose -f 
Command       report done; 0.342 sec.
Execute       db_write -model calcLayerDetAndTrace -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.adb -f 
Command       db_write done; 0.221 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model findCharacteristicPo -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
Command       create_rtl_model done; 0.201 sec.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 433.649 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl findCharacteristicPo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/findCharacteristicPo -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl findCharacteristicPo -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/findCharacteristicPo 
Execute       gen_rtl findCharacteristicPo -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/findCharacteristicPo 
Execute       gen_tb_info findCharacteristicPo -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model findCharacteristicPo -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/findCharacteristicPo_csynth.rpt -f 
Execute       report -model findCharacteristicPo -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/findCharacteristicPo_csynth.xml -f -x 
Execute       report -model findCharacteristicPo -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.verbose.rpt -verbose -f 
Command       report done; 0.27 sec.
Execute       db_write -model findCharacteristicPo -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.adb -f 
Command       db_write done; 0.238 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HessianDetector -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
Command       create_rtl_model done; 0.585 sec.
INFO: [HLS 200-111]  Elapsed time: 2.309 seconds; current allocated memory: 435.081 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl HessianDetector -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/HessianDetector -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl HessianDetector -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/HessianDetector 
Execute       gen_rtl HessianDetector -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/HessianDetector 
Execute       gen_tb_info HessianDetector -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model HessianDetector -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/HessianDetector_csynth.rpt -f 
Execute       report -model HessianDetector -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/HessianDetector_csynth.xml -f -x 
Execute       report -model HessianDetector -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.verbose.rpt -verbose -f 
Command       report done; 0.379 sec.
Execute       db_write -model HessianDetector -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model surf_Simplified -vendor xilinx -mg_file C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrayd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
Command       create_rtl_model done; 0.249 sec.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 436.857 MB.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       gen_rtl surf_Simplified -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/systemc/surf_Simplified -synmodules surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified 
Execute       gen_rtl surf_Simplified -istop -style xilinx -f -lang vhdl -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/vhdl/surf_Simplified 
Execute       gen_rtl surf_Simplified -istop -style xilinx -f -lang vlog -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/verilog/surf_Simplified 
Execute       export_constraint_db -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl -f -tool general 
Execute       report -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.design.xml -verbose -f -dv 
Command       report done; 0.365 sec.
Execute       report -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified -p C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db 
Execute       report -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/surf_Simplified_csynth.rpt -f 
Execute       report -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/syn/report/surf_Simplified_csynth.xml -f -x 
Execute       report -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.verbose.rpt -verbose -f 
Command       report done; 0.403 sec.
Execute       db_write -model surf_Simplified -o C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.adb -f 
Command       db_write done; 0.114 sec.
Execute       sc_get_clocks surf_Simplified 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain surf_Simplified 
INFO-FLOW: Model list for RTL component generation: surf_Simplified.entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO-FLOW: Handling components in module [surf_Simplified_entr] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [integralImg] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
INFO-FLOW: Found component integralImg_buf_1.
INFO-FLOW: Append model integralImg_buf_1
INFO-FLOW: Handling components in module [Block_codeRepl47_pro] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
INFO-FLOW: Handling components in module [calcHaarPattern_x_y] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
INFO-FLOW: Found component surf_Simplified_mbkb.
INFO-FLOW: Append model surf_Simplified_mbkb
INFO-FLOW: Handling components in module [calcLayerDetAndTrace] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
INFO-FLOW: Found component surf_Simplified_mtde.
INFO-FLOW: Append model surf_Simplified_mtde
INFO-FLOW: Found component calcLayerDetAndTrcud.
INFO-FLOW: Append model calcLayerDetAndTrcud
INFO-FLOW: Found component calcLayerDetAndTrdEe.
INFO-FLOW: Append model calcLayerDetAndTrdEe
INFO-FLOW: Found component calcLayerDetAndTreOg.
INFO-FLOW: Append model calcLayerDetAndTreOg
INFO-FLOW: Found component calcLayerDetAndTrfYi.
INFO-FLOW: Append model calcLayerDetAndTrfYi
INFO-FLOW: Found component calcLayerDetAndTrg8j.
INFO-FLOW: Append model calcLayerDetAndTrg8j
INFO-FLOW: Found component calcLayerDetAndTrhbi.
INFO-FLOW: Append model calcLayerDetAndTrhbi
INFO-FLOW: Found component calcLayerDetAndTribs.
INFO-FLOW: Append model calcLayerDetAndTribs
INFO-FLOW: Found component calcLayerDetAndTrocq.
INFO-FLOW: Append model calcLayerDetAndTrocq
INFO-FLOW: Found component calcLayerDetAndTrpcA.
INFO-FLOW: Append model calcLayerDetAndTrpcA
INFO-FLOW: Found component calcLayerDetAndTrqcK.
INFO-FLOW: Append model calcLayerDetAndTrqcK
INFO-FLOW: Found component calcLayerDetAndTrrcU.
INFO-FLOW: Append model calcLayerDetAndTrrcU
INFO-FLOW: Found component calcLayerDetAndTrsc4.
INFO-FLOW: Append model calcLayerDetAndTrsc4
INFO-FLOW: Handling components in module [findCharacteristicPo] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
INFO-FLOW: Found component surf_Simplified_mvdy.
INFO-FLOW: Append model surf_Simplified_mvdy
INFO-FLOW: Found component findCharacteristiudo.
INFO-FLOW: Append model findCharacteristiudo
INFO-FLOW: Handling components in module [HessianDetector] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_findChawdI.
INFO-FLOW: Append model start_for_findChawdI
INFO-FLOW: Handling components in module [surf_Simplified] ... 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component start_for_HessianxdS.
INFO-FLOW: Append model start_for_HessianxdS
INFO-FLOW: Found component start_for_integrayd2.
INFO-FLOW: Append model start_for_integrayd2
INFO-FLOW: Found component surf_Simplified_AXILiteS_s_axi.
INFO-FLOW: Append model surf_Simplified_AXILiteS_s_axi
INFO-FLOW: Found component surf_Simplified_threshold_s_axi.
INFO-FLOW: Append model surf_Simplified_threshold_s_axi
INFO-FLOW: Found component surf_Simplified_keyPoints_m_axi.
INFO-FLOW: Append model surf_Simplified_keyPoints_m_axi
INFO-FLOW: Found component surf_Simplified_pointNumber_m_axi.
INFO-FLOW: Append model surf_Simplified_pointNumber_m_axi
INFO-FLOW: Append model surf_Simplified_entr
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model integralImg
INFO-FLOW: Append model Block_codeRepl47_pro
INFO-FLOW: Append model calcHaarPattern_x_y
INFO-FLOW: Append model calcLayerDetAndTrace
INFO-FLOW: Append model findCharacteristicPo
INFO-FLOW: Append model HessianDetector
INFO-FLOW: Append model surf_Simplified
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: integralImg_buf_1 surf_Simplified_mbkb surf_Simplified_mtde calcLayerDetAndTrcud calcLayerDetAndTrdEe calcLayerDetAndTreOg calcLayerDetAndTrfYi calcLayerDetAndTrg8j calcLayerDetAndTrhbi calcLayerDetAndTribs calcLayerDetAndTrocq calcLayerDetAndTrpcA calcLayerDetAndTrqcK calcLayerDetAndTrrcU calcLayerDetAndTrsc4 surf_Simplified_mvdy findCharacteristiudo fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_findChawdI fifo_w32_d3_A fifo_w32_d3_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A_x fifo_w32_d3_A start_for_HessianxdS start_for_integrayd2 surf_Simplified_AXILiteS_s_axi surf_Simplified_threshold_s_axi surf_Simplified_keyPoints_m_axi surf_Simplified_pointNumber_m_axi surf_Simplified_entr AXIvideo2Mat integralImg Block_codeRepl47_pro calcHaarPattern_x_y calcLayerDetAndTrace findCharacteristicPo HessianDetector surf_Simplified
INFO-FLOW: To file: write model integralImg_buf_1
INFO-FLOW: To file: write model surf_Simplified_mbkb
INFO-FLOW: To file: write model surf_Simplified_mtde
INFO-FLOW: To file: write model calcLayerDetAndTrcud
INFO-FLOW: To file: write model calcLayerDetAndTrdEe
INFO-FLOW: To file: write model calcLayerDetAndTreOg
INFO-FLOW: To file: write model calcLayerDetAndTrfYi
INFO-FLOW: To file: write model calcLayerDetAndTrg8j
INFO-FLOW: To file: write model calcLayerDetAndTrhbi
INFO-FLOW: To file: write model calcLayerDetAndTribs
INFO-FLOW: To file: write model calcLayerDetAndTrocq
INFO-FLOW: To file: write model calcLayerDetAndTrpcA
INFO-FLOW: To file: write model calcLayerDetAndTrqcK
INFO-FLOW: To file: write model calcLayerDetAndTrrcU
INFO-FLOW: To file: write model calcLayerDetAndTrsc4
INFO-FLOW: To file: write model surf_Simplified_mvdy
INFO-FLOW: To file: write model findCharacteristiudo
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_findChawdI
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model start_for_HessianxdS
INFO-FLOW: To file: write model start_for_integrayd2
INFO-FLOW: To file: write model surf_Simplified_AXILiteS_s_axi
INFO-FLOW: To file: write model surf_Simplified_threshold_s_axi
INFO-FLOW: To file: write model surf_Simplified_keyPoints_m_axi
INFO-FLOW: To file: write model surf_Simplified_pointNumber_m_axi
INFO-FLOW: To file: write model surf_Simplified_entr
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model integralImg
INFO-FLOW: To file: write model Block_codeRepl47_pro
INFO-FLOW: To file: write model calcHaarPattern_x_y
INFO-FLOW: To file: write model calcLayerDetAndTrace
INFO-FLOW: To file: write model findCharacteristicPo
INFO-FLOW: To file: write model HessianDetector
INFO-FLOW: To file: write model surf_Simplified
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.139 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.142 sec.
Command       ap_source done; 0.142 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Command       ap_source done; 0.106 sec.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
Command       ap_source done; 1.188 sec.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.161 sec.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
Command       ap_source done; 0.278 sec.
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrayd2_U(start_for_integrayd2)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute         source ./AXILiteS.slave.tcl 
Execute         source ./threshold.slave.tcl 
Execute         is_m_axi_addr64 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.79 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.116 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=surf_Simplified xml_exists=0
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=46 #gSsdmPorts=14
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute       sc_get_clocks surf_Simplified 
Execute       source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:22 ; elapsed = 00:04:19 . Memory (MB): peak = 520.645 ; gain = 438.672
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
Command     autosyn done; 24.751 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 255.738 sec.
Command ap_source done; 257.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1 opened at Thu Aug 27 17:06:54 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -display_name=surf_Simplified_v2.5 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=GUDONG 
Execute     config_export -version=2.5 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.293 sec.
Execute   export_design -rtl verilog -format ip_catalog -vendor GUDONG -version 2.6 -display_name surf_Simplified_v2.5 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -xo 
Execute     config_export -display_name=surf_Simplified_v2.5 -format=ip_catalog -rtl=verilog -vendor=GUDONG -version=2.6 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor GUDONG -version 2.6 -display_name surf_Simplified_v2.5
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=surf_Simplified xml_exists=1
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified_entr.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/integralImg.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/Block_codeRepl47_pro.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcHaarPattern_x_y.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/calcLayerDetAndTrace.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/findCharacteristicPo.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/HessianDetector.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.compgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=46 #gSsdmPorts=14
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_export -xo 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute     sc_get_clocks surf_Simplified 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 2_6 C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=surf_Simplified
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=surf_Simplified
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.rtl_wrap.cfg.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.constraint.tcl 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/surf_Simplified.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/GUDONG/Desktop/HLS_SURF_Simplified/HLS_SURF_Simplified/solution1/impl/ip/pack.bat
Command   export_design done; 17.38 sec.
Command ap_source done; 17.686 sec.
Execute cleanup_all 
