Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/decoder_7_seg.v" into library work
Parsing module <decoder_7_seg>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" into library work
Parsing module <timer_seq>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/display_7_seg.v" into library work
Parsing module <display_7_seg>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 63: Port state is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 68: Port state is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 84: Port clk_1hz is not connected to this instance

Elaborating module <stopwatch>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 72: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 84: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 95: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 57: Assignment to clk_1hz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 58: Assignment to clk_2hz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 59: Assignment to clk_blink ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 60: Assignment to clk_decoder ignored, since the identifier is never used

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v" Line 46: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <display_7_seg>.

Elaborating module <decoder_7_seg>.
WARNING:HDLCompiler:189 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 76: Size mismatch in connection of port <units>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 77: Size mismatch in connection of port <tens>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 78: Size mismatch in connection of port <hundreds>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 79: Size mismatch in connection of port <thousands>. Formal port size is 4-bit while actual signal size is 1-bit.

Elaborating module <timer_seq>.
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" Line 41: Assignment to sec_ones_en ignored, since the identifier is never used
WARNING:HDLCompiler:1499 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" Line 21: Empty module <timer_seq> remains a black box.
WARNING:HDLCompiler:552 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 84: Input port clk_1hz is not connected on this instance
WARNING:Xst:2972 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 55. All outputs of instance <divider> of block <clk_div> are unconnected in block <stopwatch>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v".
        state_pause = 0
        state_count = 1
WARNING:Xst:2898 - Port 'clk_1hz', unconnected in block instance 'timer_seq', is tied to GND.
WARNING:Xst:2898 - Port 'clk_2hz', unconnected in block instance 'timer_seq', is tied to GND.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 55: Output port <o_clk_1hz> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 55: Output port <o_clk_2hz> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 55: Output port <o_clk_blink> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 55: Output port <o_clk_decoder> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 63: Output port <state> of the instance <rst_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 63: Output port <trans_up> of the instance <rst_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 68: Output port <state> of the instance <pause_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 68: Output port <trans_up> of the instance <pause_d> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stopwatch> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v".
    Found 1-bit register for signal <sync_1>.
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <sync_0>.
    Found 16-bit adder for signal <count[15]_GND_3_o_add_5_OUT> created at line 46.
    Found 1-bit comparator equal for signal <idle> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <display_7_seg>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/display_7_seg.v".
    Found 2-bit register for signal <digit_posn>.
    Found 4-bit register for signal <digit_data>.
    Found 4-bit register for signal <digit>.
    Found 24-bit register for signal <prescaler>.
    Found 24-bit adder for signal <prescaler[23]_GND_4_o_add_1_OUT> created at line 60.
    Found 2-bit adder for signal <digit_posn[1]_GND_4_o_add_3_OUT> created at line 64.
    Found 4x4-bit Read Only RAM for signal <digit[3]_PWR_4_o_mux_15_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <digit_data[3]_units[3]_mux_14_OUT> created at line 69.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_7_seg> synthesized.

Synthesizing Unit <decoder_7_seg>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/decoder_7_seg.v".
    Found 7-bit register for signal <seg>.
    Found 16x7-bit Read Only RAM for signal <digit[3]_PWR_5_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <decoder_7_seg> synthesized.

Synthesizing Unit <timer_seq>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_1hz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_2hz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <sec_ones> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sec_tens> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <min_ones> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <min_tens> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <timer_seq> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 24-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 6
 16-bit register                                       : 2
 2-bit register                                        : 1
 24-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <pause_d> is unconnected in block <stopwatch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rst_d> is unconnected in block <stopwatch>.
   It will be removed from the design.

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <decoder_7_seg>.
INFO:Xst:3231 - The small RAM <Mram_digit[3]_PWR_5_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <decoder_7_seg> synthesized (advanced).

Synthesizing (advanced) Unit <display_7_seg>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
The following registers are absorbed into counter <digit_posn>: 1 register on signal <digit_posn>.
INFO:Xst:3231 - The small RAM <Mram_digit[3]_PWR_4_o_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit_posn>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display_7_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <pause_d> of block <debouncer> are unconnected in block <stopwatch>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <rst_d> of block <debouncer> are unconnected in block <stopwatch>. Underlying logic will be removed.
WARNING:Xst:1293 - FF/Latch <digit_data_0> has a constant value of 0 in block <display_7_seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit_data_1> has a constant value of 0 in block <display_7_seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit_data_2> has a constant value of 0 in block <display_7_seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit_data_3> has a constant value of 0 in block <display_7_seg>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <stopwatch> ...

Optimizing unit <debouncer> ...

Optimizing unit <display_7_seg> ...

Optimizing unit <decoder_7_seg> ...
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_5 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_4 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_3 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_2 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_1 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch display/decoder/seg_0 hinder the constant cleaning in the block stopwatch.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <display/decoder/seg_6> has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <display/prescaler_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <display/decoder/seg_5> in Unit <stopwatch> is equivalent to the following 5 FFs/Latches, which will be removed : <display/decoder/seg_4> <display/decoder/seg_3> <display/decoder/seg_2> <display/decoder/seg_1> <display/decoder/seg_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 0.
FlipFlop display/prescaler_5 has been replicated 1 time(s)
FlipFlop display/prescaler_8 has been replicated 1 time(s)
FlipFlop display/decoder/seg_5 has been replicated 5 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT5                        : 3
#      LUT6                        : 28
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 33
#      FD                          : 27
#      FDE                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  18224     0%  
 Number of Slice LUTs:                   54  out of   9112     0%  
    Number used as Logic:                54  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     56
   Number with an unused Flip Flop:      29  out of     56    51%  
   Number with an unused LUT:             2  out of     56     3%  
   Number of fully used LUT-FF pairs:    25  out of     56    44%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  12  out of    232     5%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.114ns (Maximum Frequency: 321.161MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.114ns (frequency: 321.161MHz)
  Total number of paths / destination ports: 733 / 33
-------------------------------------------------------------------------
Delay:               3.114ns (Levels of Logic = 2)
  Source:            display/prescaler_15 (FF)
  Destination:       display/digit_posn_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/prescaler_15 to display/digit_posn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  display/prescaler_15 (display/prescaler_15)
     LUT5:I0->O           13   0.203   1.161  display/prescaler[23]_GND_4_o_equal_3_o<23>1 (display/prescaler[23]_GND_4_o_equal_3_o<23>)
     LUT5:I2->O            1   0.205   0.000  display/digit_posn_0_dpot (display/digit_posn_0_dpot)
     FDE:D                     0.102          display/digit_posn_0
    ----------------------------------------
    Total                      3.114ns (0.957ns logic, 2.157ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            display/digit_3 (FF)
  Destination:       digit<3> (PAD)
  Source Clock:      clk rising

  Data Path: display/digit_3 to digit<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  display/digit_3 (display/digit_3)
     OBUF:I->O                 2.571          digit_3_OBUF (digit<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.114|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.66 secs
 
--> 


Total memory usage is 386736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :   11 (   0 filtered)

