// Seed: 953914708
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  tri0  id_5;
  logic id_6, id_7;
  assign id_5[1] = id_7 != (1);
  logic id_8;
  logic id_9 = id_2;
endmodule
