Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7df157dc9744157a83527b1d532a74b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot discussion_tb_behav xil_defaultlib.discussion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'BranchMux' [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in' [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in' [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in' [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v:181]
WARNING: [VRFC 10-3027] 'BranchMux' was previously declared with a different range [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/pipecontrol.v:8]
WARNING: [VRFC 10-3027] 'ex' was previously declared with a different range [C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/stallmux.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/RegFile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/alucontrol.v" Line 1. Module alucontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/LAB7_VIVADO/LAB7_VIVADO.srcs/sources_1/new/forwarding_mux.v" Line 1. Module mux_forwarding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Public/Documents/LAB7_VIVADO/LAB7_VIVADO.srcs/sources_1/new/forwarding_mux.v" Line 1. Module mux_forwarding doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.memory2
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.load_in_counter
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.mux3to1_32bit
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.pipecontrol
Compiling module xil_defaultlib.multiplycontrol
Compiling module xil_defaultlib.stallmux
Compiling module xil_defaultlib.jumpadd
Compiling module xil_defaultlib.mux2to1_1bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.signextend26
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.reg_2bitne
Compiling module xil_defaultlib.reg_14bitne
Compiling module xil_defaultlib.reg_32bitne
Compiling module xil_defaultlib.reg_5bitne
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2to1_5bit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux_forwarding
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.discussion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot discussion_tb_behav
