{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:50:31 2016 " "Info: Processing started: Wed Jun 01 14:50:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off responder -c responder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off responder -c responder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[0\]~latch " "Warning: Node \"SEC1\[0\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "JFW~latch " "Warning: Node \"JFW~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[6\]~latch " "Warning: Node \"SEC1\[6\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[5\]~latch " "Warning: Node \"SEC1\[5\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[3\]~latch " "Warning: Node \"MIN1\[3\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[0\]~latch " "Warning: Node \"MIN1\[0\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[1\]~latch " "Warning: Node \"MIN1\[1\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[2\]~latch " "Warning: Node \"MIN1\[2\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[1\]~latch " "Warning: Node \"SEC1\[1\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[3\]~latch " "Warning: Node \"SEC1\[3\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[4\]~latch " "Warning: Node \"SEC1\[4\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[2\]~latch " "Warning: Node \"SEC1\[2\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "JFW~latch " "Info: Detected ripple clock \"JFW~latch\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB5\|OP " "Info: Detected ripple clock \"EB:EB5\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB5\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB1\|OP " "Info: Detected ripple clock \"EB:EB1\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB1\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB3\|OP " "Info: Detected ripple clock \"EB:EB3\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB3\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB2\|OP " "Info: Detected ripple clock \"EB:EB2\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB2\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BJF " "Info: Detected ripple clock \"BJF\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BJF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB4\|OP " "Info: Detected ripple clock \"EB:EB4\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB4\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ABCT " "Info: Detected gated clock \"ABCT\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABCT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "JFW~2 " "Info: Detected gated clock \"JFW~2\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "JFW~_emulated " "Info: Detected ripple clock \"JFW~_emulated\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "QC " "Info: Detected ripple clock \"QC\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "JFW~head_lut " "Info: Detected gated clock \"JFW~head_lut\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T " "Info: Detected ripple clock \"T\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register SEC1\[4\]~latch register seg7data\[5\]~reg0 19.23 MHz 52.004 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.23 MHz between source register \"SEC1\[4\]~latch\" and destination register \"seg7data\[5\]~reg0\" (period= 52.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.125 ns + Longest register register " "Info: + Longest register to register delay is 22.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEC1\[4\]~latch 1 REG LCCOMB_X22_Y10_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1\[4\]~latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[4]~latch } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 1.259 ns SEC1\[4\]~head_lut 2 COMB LCCOMB_X25_Y10_N0 4 " "Info: 2: + IC(1.053 ns) + CELL(0.206 ns) = 1.259 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 4; COMB Node = 'SEC1\[4\]~head_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { SEC1[4]~latch SEC1[4]~head_lut } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.370 ns) 2.328 ns Equal3~2 3 COMB LCCOMB_X24_Y10_N8 2 " "Info: 3: + IC(0.699 ns) + CELL(0.370 ns) = 2.328 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { SEC1[4]~head_lut Equal3~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.206 ns) 3.584 ns Equal3~4 4 COMB LCCOMB_X26_Y10_N4 5 " "Info: 4: + IC(1.050 ns) + CELL(0.206 ns) = 3.584 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 5; COMB Node = 'Equal3~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.256 ns" { Equal3~2 Equal3~4 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.202 ns) 4.835 ns SEC1~9 5 COMB LCCOMB_X24_Y10_N18 1 " "Info: 5: + IC(1.049 ns) + CELL(0.202 ns) = 4.835 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'SEC1~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { Equal3~4 SEC1~9 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 5.399 ns SEC1~10 6 COMB LCCOMB_X24_Y10_N20 7 " "Info: 6: + IC(0.358 ns) + CELL(0.206 ns) = 5.399 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 7; COMB Node = 'SEC1~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { SEC1~9 SEC1~10 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.621 ns) 6.429 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5 7 COMB LCCOMB_X24_Y10_N28 1 " "Info: 7: + IC(0.409 ns) + CELL(0.621 ns) = 6.429 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.030 ns" { SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.935 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6 8 COMB LCCOMB_X24_Y10_N30 11 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.935 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.206 ns) 8.626 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32 9 COMB LCCOMB_X19_Y10_N6 2 " "Info: 9: + IC(1.485 ns) + CELL(0.206 ns) = 8.626 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.691 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.621 ns) 9.645 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1 10 COMB LCCOMB_X19_Y10_N22 2 " "Info: 10: + IC(0.398 ns) + CELL(0.621 ns) = 9.645 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.019 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.731 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3 11 COMB LCCOMB_X19_Y10_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.731 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.817 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5 12 COMB LCCOMB_X19_Y10_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.817 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.903 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7 13 COMB LCCOMB_X19_Y10_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.903 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.409 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8 14 COMB LCCOMB_X19_Y10_N30 14 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 10.409 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.370 ns) 11.821 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58 15 COMB LCCOMB_X21_Y10_N30 3 " "Info: 15: + IC(1.042 ns) + CELL(0.370 ns) = 11.821 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.412 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.596 ns) 13.029 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9 16 COMB LCCOMB_X20_Y10_N26 1 " "Info: 16: + IC(0.612 ns) + CELL(0.596 ns) = 13.029 ns; Loc. = LCCOMB_X20_Y10_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.535 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10 17 COMB LCCOMB_X20_Y10_N28 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 13.535 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 12; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.206 ns) 14.484 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[39\]~55 18 COMB LCCOMB_X21_Y10_N18 1 " "Info: 18: + IC(0.743 ns) + CELL(0.206 ns) = 14.484 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[39\]~55'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.621 ns) 16.559 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9 19 COMB LCCOMB_X20_Y12_N10 1 " "Info: 19: + IC(1.454 ns) + CELL(0.621 ns) = 16.559 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.075 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.645 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11 20 COMB LCCOMB_X20_Y12_N12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 16.645 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.151 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12 21 COMB LCCOMB_X20_Y12_N14 3 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 17.151 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 17.906 ns M1~13 22 COMB LCCOMB_X20_Y12_N16 1 " "Info: 22: + IC(0.389 ns) + CELL(0.366 ns) = 17.906 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 1; COMB Node = 'M1~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.755 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 18.637 ns M1~16 23 COMB LCCOMB_X20_Y12_N18 1 " "Info: 23: + IC(0.365 ns) + CELL(0.366 ns) = 18.637 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 1; COMB Node = 'M1~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.731 ns" { M1~13 M1~16 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 19.202 ns M1~18 24 COMB LCCOMB_X20_Y12_N24 2 " "Info: 24: + IC(0.359 ns) + CELL(0.206 ns) = 19.202 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 2; COMB Node = 'M1~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { M1~16 M1~18 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 20.127 ns Mux82~0 25 COMB LCCOMB_X19_Y12_N28 1 " "Info: 25: + IC(0.719 ns) + CELL(0.206 ns) = 20.127 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'Mux82~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.925 ns" { M1~18 Mux82~0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 20.693 ns Mux82~1 26 COMB LCCOMB_X19_Y12_N14 7 " "Info: 26: + IC(0.360 ns) + CELL(0.206 ns) = 20.693 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 7; COMB Node = 'Mux82~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { Mux82~0 Mux82~1 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.650 ns) 22.017 ns Mux86~0 27 COMB LCCOMB_X19_Y12_N18 1 " "Info: 27: + IC(0.674 ns) + CELL(0.650 ns) = 22.017 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 1; COMB Node = 'Mux86~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.324 ns" { Mux82~1 Mux86~0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.125 ns seg7data\[5\]~reg0 28 REG LCFF_X19_Y12_N19 1 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 22.125 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.907 ns ( 40.26 % ) " "Info: Total cell delay = 8.907 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.218 ns ( 59.74 % ) " "Info: Total interconnect delay = 13.218 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "22.125 ns" { SEC1[4]~latch SEC1[4]~head_lut Equal3~2 Equal3~4 SEC1~9 SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 M1~16 M1~18 Mux82~0 Mux82~1 Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "22.125 ns" { SEC1[4]~latch {} SEC1[4]~head_lut {} Equal3~2 {} Equal3~4 {} SEC1~9 {} SEC1~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 {} M1~13 {} M1~16 {} M1~18 {} Mux82~0 {} Mux82~1 {} Mux86~0 {} seg7data[5]~reg0 {} } { 0.000ns 1.053ns 0.699ns 1.050ns 1.049ns 0.358ns 0.409ns 0.000ns 1.485ns 0.398ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.612ns 0.000ns 0.743ns 1.454ns 0.000ns 0.000ns 0.389ns 0.365ns 0.359ns 0.719ns 0.360ns 0.674ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.202ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.917 ns - Smallest " "Info: - Smallest clock skew is -3.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.189 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns T 2 REG LCFF_X15_Y6_N3 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 2; REG Node = 'T'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.402 ns" { clk T } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(0.000 ns) 6.670 ns T~clkctrl 3 COMB CLKCTRL_G1 57 " "Info: 3: + IC(3.168 ns) + CELL(0.000 ns) = 6.670 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'T~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.168 ns" { T T~clkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 8.189 ns seg7data\[5\]~reg0 4 REG LCFF_X19_Y12_N19 1 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 8.189 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.519 ns" { T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 33.41 % ) " "Info: Total cell delay = 2.736 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 66.59 % ) " "Info: Total interconnect delay = 5.453 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.106 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.421 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.624 ns) 5.701 ns ABCT 3 COMB LCCOMB_X25_Y8_N24 2 " "Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.180 ns" { EB:EB2|OP ABCT } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 6.994 ns QC 4 REG LCFF_X25_Y8_N1 16 " "Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 6.994 ns; Loc. = LCFF_X25_Y8_N1; Fanout = 16; REG Node = 'QC'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.293 ns" { ABCT QC } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 8.493 ns JFW~2 5 COMB LCCOMB_X26_Y10_N0 3 " "Info: 5: + IC(1.129 ns) + CELL(0.370 ns) = 8.493 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 3; COMB Node = 'JFW~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { QC JFW~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 9.078 ns JFW~head_lut 6 COMB LCCOMB_X26_Y10_N2 13 " "Info: 6: + IC(0.379 ns) + CELL(0.206 ns) = 9.078 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 13; COMB Node = 'JFW~head_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.585 ns" { JFW~2 JFW~head_lut } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.000 ns) 10.542 ns JFW~head_lutclkctrl 7 COMB CLKCTRL_G6 26 " "Info: 7: + IC(1.464 ns) + CELL(0.000 ns) = 10.542 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'JFW~head_lutclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.464 ns" { JFW~head_lut JFW~head_lutclkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.206 ns) 12.106 ns SEC1\[4\]~latch 8 REG LCCOMB_X22_Y10_N4 2 " "Info: 8: + IC(1.358 ns) + CELL(0.206 ns) = 12.106 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1\[4\]~latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 36.73 % ) " "Info: Total cell delay = 4.446 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.660 ns ( 63.27 % ) " "Info: Total interconnect delay = 7.660 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "22.125 ns" { SEC1[4]~latch SEC1[4]~head_lut Equal3~2 Equal3~4 SEC1~9 SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 M1~16 M1~18 Mux82~0 Mux82~1 Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "22.125 ns" { SEC1[4]~latch {} SEC1[4]~head_lut {} Equal3~2 {} Equal3~4 {} SEC1~9 {} SEC1~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 {} M1~13 {} M1~16 {} M1~18 {} Mux82~0 {} Mux82~1 {} Mux86~0 {} seg7data[5]~reg0 {} } { 0.000ns 1.053ns 0.699ns 1.050ns 1.049ns 0.358ns 0.409ns 0.000ns 1.485ns 0.398ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.612ns 0.000ns 0.743ns 1.454ns 0.000ns 0.000ns 0.389ns 0.365ns 0.359ns 0.719ns 0.360ns 0.674ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.202ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.650ns 0.108ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "EB:EB2\|OP TEAM\[0\] clk 4.211 ns " "Info: Found hold time violation between source  pin or register \"EB:EB2\|OP\" and destination pin or register \"TEAM\[0\]\" for clock \"clk\" (Hold time is 4.211 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.176 ns + Largest " "Info: + Largest clock skew is 6.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.393 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.421 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.624 ns) 5.701 ns ABCT 3 COMB LCCOMB_X25_Y8_N24 2 " "Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.180 ns" { EB:EB2|OP ABCT } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 7.887 ns ABCT~clkctrl 4 COMB CLKCTRL_G0 14 " "Info: 4: + IC(2.186 ns) + CELL(0.000 ns) = 7.887 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'ABCT~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.186 ns" { ABCT ABCT~clkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 9.393 ns TEAM\[0\] 5 REG LCFF_X18_Y9_N25 6 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 9.393 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 35.77 % ) " "Info: Total cell delay = 3.360 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.033 ns ( 64.23 % ) " "Info: Total interconnect delay = 6.033 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 3.217 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.117 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.90 % ) " "Info: Total cell delay = 1.766 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 45.10 % ) " "Info: Total interconnect delay = 1.451 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.967 ns - Shortest register register " "Info: - Shortest register to register delay is 1.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EB:EB2\|OP 1 REG LCFF_X21_Y6_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.319 ns) 1.859 ns QC~2 2 COMB LCCOMB_X18_Y9_N24 1 " "Info: 2: + IC(1.540 ns) + CELL(0.319 ns) = 1.859 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'QC~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { EB:EB2|OP QC~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.967 ns TEAM\[0\] 3 REG LCFF_X18_Y9_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.967 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { QC~2 TEAM[0] } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 21.71 % ) " "Info: Total cell delay = 0.427 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 78.29 % ) " "Info: Total interconnect delay = 1.540 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.967 ns" { EB:EB2|OP QC~2 TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.967 ns" { EB:EB2|OP {} QC~2 {} TEAM[0] {} } { 0.000ns 1.540ns 0.000ns } { 0.000ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.967 ns" { EB:EB2|OP QC~2 TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.967 ns" { EB:EB2|OP {} QC~2 {} TEAM[0] {} } { 0.000ns 1.540ns 0.000ns } { 0.000ns 0.319ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "EB:EB1\|OP key1 clk 4.637 ns register " "Info: tsu for register \"EB:EB1\|OP\" (data pin = \"key1\", clock pin = \"clk\") is 4.637 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.991 ns + Longest pin register " "Info: + Longest pin to register delay is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns key1 1 PIN PIN_72 18 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 18; PIN Node = 'key1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.182 ns) + CELL(0.855 ns) 7.991 ns EB:EB1\|OP 2 REG LCFF_X25_Y6_N23 6 " "Info: 2: + IC(6.182 ns) + CELL(0.855 ns) = 7.991 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.037 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 22.64 % ) " "Info: Total cell delay = 1.809 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.182 ns ( 77.36 % ) " "Info: Total interconnect delay = 6.182 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.991 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.991 ns" { key1 {} key1~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.954ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.314 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.666 ns) 3.314 ns EB:EB1\|OP 2 REG LCFF_X25_Y6_N23 6 " "Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.214 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.29 % ) " "Info: Total cell delay = 1.766 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.548 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.314 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.314 ns" { clk {} clk~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.991 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.991 ns" { key1 {} key1~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.954ns 0.855ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.314 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.314 ns" { clk {} clk~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led Q 15.598 ns register " "Info: tco from clock \"clk\" to destination pin \"led\" through register \"Q\" is 15.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.541 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.970 ns) 3.947 ns EB:EB4\|OP 2 REG LCFF_X26_Y6_N13 2 " "Info: 2: + IC(1.877 ns) + CELL(0.970 ns) = 3.947 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 2; REG Node = 'EB:EB4\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk EB:EB4|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.085 ns) + CELL(0.000 ns) 9.032 ns EB:EB4\|OP~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(5.085 ns) + CELL(0.000 ns) = 9.032 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'EB:EB4\|OP~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.085 ns" { EB:EB4|OP EB:EB4|OP~clkctrl } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 10.541 ns Q 4 REG LCFF_X26_Y8_N25 11 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 10.541 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 25.96 % ) " "Info: Total cell delay = 2.736 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.805 ns ( 74.04 % ) " "Info: Total interconnect delay = 7.805 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.541 ns" { clk EB:EB4|OP EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.541 ns" { clk {} clk~combout {} EB:EB4|OP {} EB:EB4|OP~clkctrl {} Q {} } { 0.000ns 0.000ns 1.877ns 5.085ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.753 ns + Longest register pin " "Info: + Longest register to pin delay is 4.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q 1 REG LCFF_X26_Y8_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(3.256 ns) 4.753 ns led 2 PIN PIN_71 0 " "Info: 2: + IC(1.497 ns) + CELL(3.256 ns) = 4.753 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'led'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 68.50 % ) " "Info: Total cell delay = 3.256 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 31.50 % ) " "Info: Total interconnect delay = 1.497 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { Q {} led {} } { 0.000ns 1.497ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.541 ns" { clk EB:EB4|OP EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.541 ns" { clk {} clk~combout {} EB:EB4|OP {} EB:EB4|OP~clkctrl {} Q {} } { 0.000ns 0.000ns 1.877ns 5.085ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { Q {} led {} } { 0.000ns 1.497ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "EB:EB5\|OP key5 clk 1.185 ns register " "Info: th for register \"EB:EB5\|OP\" (data pin = \"key5\", clock pin = \"clk\") is 1.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.666 ns) 3.727 ns EB:EB5\|OP 2 REG LCFF_X24_Y7_N5 2 " "Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.727 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.627 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 47.38 % ) " "Info: Total cell delay = 1.766 ns ( 47.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns ( 52.62 % ) " "Info: Total interconnect delay = 1.961 ns ( 52.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.727 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.727 ns" { clk {} clk~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 1.961ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.848 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns key5 1 PIN PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; PIN Node = 'key5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key5 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.855 ns) 2.848 ns EB:EB5\|OP 2 REG LCFF_X24_Y7_N5 2 " "Info: 2: + IC(0.883 ns) + CELL(0.855 ns) = 2.848 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.738 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 69.00 % ) " "Info: Total cell delay = 1.965 ns ( 69.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.883 ns ( 31.00 % ) " "Info: Total interconnect delay = 0.883 ns ( 31.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.848 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.848 ns" { key5 {} key5~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 0.883ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.727 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.727 ns" { clk {} clk~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 1.961ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.848 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.848 ns" { key5 {} key5~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 0.883ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 14:50:32 2016 " "Info: Processing ended: Wed Jun 01 14:50:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
