Analysis & Synthesis Status : Successful - Fri Dec 12 00:59:28 2025
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : Bus
Top-level Entity Name : bus
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 9
    Dedicated logic registers : 7
Total registers : 7
Total pins : 21
Total virtual pins : 0
Total block memory bits : 1,024
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
