vhdl xil_defaultlib  \
"../../../bd/base/ip/base_rst_ps7_0_100M_0/sim/base_rst_ps7_0_100M_0.vhd" \
"../../../bd/base/ip/base_rst_ps7_0_50M_0/sim/base_rst_ps7_0_50M_0.vhd" \
"../../../bd/base/ip/base_axi_iic_0/sim/base_axi_iic_0.vhd" \
"../../../bd/base/ip/base_axi_intc_0_0/sim/base_axi_intc_0_0.vhd" \
"../../../bd/base/ip/base_axi_smc_0/bd_0/ip/ip_1/sim/bd_60ff_psr_aclk_0.vhd" \
"../../../bd/base/ip/base_axi_vdma_0_0/sim/base_axi_vdma_0_0.vhd" \
"../../../bd/base/ip/base_axi_vdma_1_0/sim/base_axi_vdma_1_0.vhd" \
"../../../bd/base/ip/base_axi_vdma_2_0/sim/base_axi_vdma_2_0.vhd" \
"../../../bd/base/ip/base_v_tc_0_0/sim/base_v_tc_0_0.vhd" \
"../../../bd/base/ip/base_v_tc_1_0/sim/base_v_tc_1_0.vhd" \
"../../../bd/base/ip/base_v_tc_2_0/sim/base_v_tc_2_0.vhd" \

nosort
