// Seed: 4256552166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'h0 ? id_2 : 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wand  id_5,
    output tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  tri0  id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
