Begin main!
Start time: Sun May 16 20:20:26 2021

Give 1 to resetn___#2
Give 1 to resetn___#5
Replace decoder_trigger___#7 with 0
Replace decoder_pseudo_trigger___#7 with 0
Replace mem_rdata_q___#7 with 32'b10011
Replace instr_ecall_ebreak___#7 with 0
Give 1 to resetn___#6
Give 1 to resetn___#7
Replace cpu_state___#7 with 8'b1000
Replace is_beq_bne_blt_bge_bltu_bgeu___#7 with 0
Replace instr_beq___#7 with 0
Replace instr_bne___#7 with 0
Replace instr_bge___#7 with 0
Replace instr_bgeu___#7 with 0
Replace is_slti_blt_slt___#7 with 0
Replace is_sltiu_bltu_sltu___#7 with 0
Replace reg_op1___#7 with 32'b0
Replace reg_op2___#7 with 32'b0
Replace mem_valid___#7 with 1
Give 1 to mem_ready___#7
Replace mem_state___#7 with 2'b1
Replace mem_do_rinst___#7 with 1
Replace mem_do_rdata___#7 with 0
Replace mem_do_wdata___#7 with 0
Replace instr_jal___#7 with 0
Replace trace_valid___#7 with 0
Replace is_lb_lh_lw_lbu_lhu___#7 with 0
Replace is_lui_auipc_jal___#7 with 0
Replace is_slli_srli_srai___#7 with 0
Replace is_jalr_addi_slti_sltiu_xori_ori_andi___#7 with 1
Replace mem_do_prefetch___#7 with 1
Replace is_sb_sh_sw___#7 with 0
Replace reg_sh___#7 with 5'bx
Replace latched_branch___#7 with 0
Replace latched_store___#7 with 0
Replace latched_stalu___#7 with 0
Replace alu_out_q___#7 with 32'bx
Replace reg_out___#7 with 32'b0
Replace reg_pc___#7 with 32'b1100
Replace mem_wordsize___#7 with 2'b0
Replace instr_sb___#7 with 0
Replace instr_sh___#7 with 0
Replace instr_lb___#7 with 0
Replace instr_lbu___#7 with 0
Replace instr_lh___#7 with 0
Replace instr_lhu___#7 with 0
Replace instr_rdcycle___#7 with 0
Replace instr_rdcycleh___#7 with 0
Replace instr_rdinstr___#7 with 0
Replace instr_rdinstrh___#7 with 0
Replace instr_lui___#7 with 0
Replace decoded_rs2___#7 with 5'b0
Replace decoded_rs1___#7 with 5'b0
Replace instr_sll___#7 with 0
Replace instr_slli___#7 with 0
Replace instr_srl___#7 with 0
Replace instr_srli___#7 with 0
Replace decoded_imm___#7 with 32'b0
Replace decoder_trigger_q___#7 with 0
Replace decoder_pseudo_trigger_q___#7 with 0
Give 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3 to mem_rdata___#7
Replace instr_auipc___#7 with 0
Replace is_alu_reg_imm___#7 with 1
Replace instr_jalr___#7 with 0
Replace trap___#7 with 0
Give 1 to mem_ready___#6
Replace instr_retirq___#7 with 0
Give 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3 to mem_rdata___#6
Replace instr_blt___#7 with 0
Replace instr_slti___#7 with 0
Replace is_alu_reg_reg___#7 with 0
Replace instr_slt___#7 with 0
Replace instr_bltu___#7 with 0
Replace instr_sltiu___#7 with 0
Replace instr_sltu___#7 with 0
Replace latched_rd___#7 with 5'b0
Replace latched_compr___#7 with 0
Replace decoded_imm_j___#7 with 32'b0
Give 1 to mem_ready___#5
Give 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3 to mem_rdata___#5
Give 1 to resetn___#3
Give 1 to resetn___#4
Replace is_lui_auipc_jal_jalr_addi_add_sub___#7 with 1
Replace is_compare___#7 with 0
Replace instr_xori___#7 with 0
Replace instr_xor___#7 with 0
Replace instr_ori___#7 with 0
Replace instr_or___#7 with 0
Replace instr_andi___#7 with 0
Replace instr_and___#7 with 0
Replace instr_sra___#7 with 0
Replace instr_srai___#7 with 0
Replace instr_sub___#7 with 0
Replace count_cycle___#7 with 64'b1111
Replace count_instr___#7 with 64'b100
Replace latched_is_lu___#7 with 0
Replace latched_is_lh___#7 with 0
Replace compressed_instr___#7 with 0
Replace decoded_rd___#7 with 5'b0
Give 1 to mem_ready___#4
Replace instr_addi___#7 with 1
Replace instr_add___#7 with 0
Replace is_lbu_lhu_lw___#7 with 0
Replace instr_lw___#7 with 0
Give 1 to mem_ready___#3
Give 1 to resetn___#1
Give 1 to mem_ready___#2
