# hdl2vlog

VHDL / System Verilog to Verilog converter, based on [Yosys](https://github.com/YosysHQ/yosys) and the plugins [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin) and [synlig](https://github.com/chipsalliance/synlig).

> **WARNING:** this is a WIP project in an early stage (Sep 23th, 2023).
