{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446019703763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446019703764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 16:08:23 2015 " "Processing started: Wed Oct 28 16:08:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446019703764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446019703764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446019703764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446019704388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA2AR9331.sv(128) " "Verilog HDL information at FPGA2AR9331.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446019704495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga2ar9331.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2AR9331 " "Found entity 1: FPGA2AR9331" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704498 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_control " "Found entity 2: fifo_control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divs.v 2 2 " "Found 2 design units, including 2 entities, in source file divs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704503 ""} { "Info" "ISGN_ENTITY_NAME" "2 Div_c " "Found entity 2: Div_c" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(79) " "Verilog HDL warning at FPGA2MCU.v(79): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446019704512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704513 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704513 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704513 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019704523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019704523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705429 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705433 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylon_1_ran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cylon_1_ran-SYN " "Found design unit 1: cylon_1_ran-SYN" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705443 ""} { "Info" "ISGN_ENTITY_NAME" "1 cylon_1_ran " "Found entity 1: cylon_1_ran" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 DAC_POLLING.sv(172) " "Verilog HDL Expression warning at DAC_POLLING.sv(172): truncated literal to match 5 bits" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 172 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1446019705447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 DAC_POLLING.sv(180) " "Verilog HDL Expression warning at DAC_POLLING.sv(180): truncated literal to match 5 bits" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 180 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1446019705447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_polling.sv 2 2 " "Found 2 design units, including 2 entities, in source file dac_polling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_POLLING " "Found entity 1: DAC_POLLING" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705448 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_OUT " "Found entity 2: SPI_OUT" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 6 6 " "Found 6 design units, including 6 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_BAUD_GEN " "Found entity 2: UART_BAUD_GEN" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TXD " "Found entity 3: UART_TXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_RXD " "Found entity 4: UART_RXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART2REG " "Found entity 5: UART2REG" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""} { "Info" "ISGN_ENTITY_NAME" "6 REG2UART " "Found entity 6: REG2UART" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705454 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ADC.sv(133) " "Verilog HDL Module Instantiation warning at ADC.sv(133): ignored dangling comma in List of Port Connections" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 133 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1446019705458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEN len ADC.sv(104) " "Verilog HDL Declaration information at ADC.sv(104): object \"LEN\" differs only in case from object \"len\" in the same scope" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446019705458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC.sv(270) " "Verilog HDL information at ADC.sv(270): always construct contains both blocking and non-blocking assignments" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446019705459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.sv 6 6 " "Found 6 design units, including 6 entities, in source file adc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_TRIGGER " "Found entity 2: ADC_TRIGGER" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_TRIGGER_I " "Found entity 3: ADC_TRIGGER_I" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_FIFO_CONTROL " "Found entity 4: ADC_FIFO_CONTROL" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""} { "Info" "ISGN_ENTITY_NAME" "5 GET_FREQ " "Found entity 5: GET_FREQ" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""} { "Info" "ISGN_ENTITY_NAME" "6 GET_FREQ_EQUAL " "Found entity 6: GET_FREQ_EQUAL" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019705465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019705465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(63) " "Verilog HDL Instantiation warning at main.sv(63): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(71) " "Verilog HDL Instantiation warning at main.sv(71): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DAC_POLLING.sv(22) " "Verilog HDL Instantiation warning at DAC_POLLING.sv(22): instance has no name" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705469 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_OUT DAC_POLLING.sv(127) " "Verilog HDL Parameter Declaration warning at DAC_POLLING.sv(127): Parameter Declaration in module \"SPI_OUT\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DAC_POLLING.sv(38) " "Verilog HDL Instantiation warning at DAC_POLLING.sv(38): instance has no name" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705470 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(81) " "Verilog HDL Instantiation warning at main.sv(81): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705470 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(35) " "Verilog HDL Instantiation warning at UART.sv(35): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(43) " "Verilog HDL Instantiation warning at UART.sv(43): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(51) " "Verilog HDL Instantiation warning at UART.sv(51): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(62) " "Verilog HDL Instantiation warning at UART.sv(62): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705473 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(70) " "Verilog HDL Instantiation warning at UART.sv(70): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705474 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(113) " "Verilog HDL Instantiation warning at main.sv(113): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705474 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(24) " "Verilog HDL Instantiation warning at ADC.sv(24): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705474 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(26) " "Verilog HDL Instantiation warning at ADC.sv(26): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705474 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(34) " "Verilog HDL Instantiation warning at ADC.sv(34): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(221) " "Verilog HDL Instantiation warning at ADC.sv(221): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(231) " "Verilog HDL Instantiation warning at ADC.sv(231): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(41) " "Verilog HDL Instantiation warning at ADC.sv(41): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(47) " "Verilog HDL Instantiation warning at ADC.sv(47): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(133) " "Verilog HDL Instantiation warning at ADC.sv(133): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL ADC.sv(138) " "Verilog HDL Parameter Declaration warning at ADC.sv(138): Parameter Declaration in module \"ADC_FIFO_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL ADC.sv(139) " "Verilog HDL Parameter Declaration warning at ADC.sv(139): Parameter Declaration in module \"ADC_FIFO_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 139 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL ADC.sv(140) " "Verilog HDL Parameter Declaration warning at ADC.sv(140): Parameter Declaration in module \"ADC_FIFO_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL ADC.sv(141) " "Verilog HDL Parameter Declaration warning at ADC.sv(141): Parameter Declaration in module \"ADC_FIFO_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705477 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL ADC.sv(142) " "Verilog HDL Parameter Declaration warning at ADC.sv(142): Parameter Declaration in module \"ADC_FIFO_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 142 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1446019705477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(61) " "Verilog HDL Instantiation warning at ADC.sv(61): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(157) " "Verilog HDL Instantiation warning at main.sv(157): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 157 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(170) " "Verilog HDL Instantiation warning at main.sv(170): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 170 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446019705478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446019705603 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AR9331_DATA main.sv(30) " "Output port \"AR9331_DATA\" at main.sv(30) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446019705611 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_9 main.sv(27) " "Output port \"GPIO_9\" at main.sv(27) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446019705611 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AD_CLKB main.sv(46) " "Output port \"AD_CLKB\" at main.sv(46) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446019705612 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:comb_3 " "Elaborating entity \"PLL\" for hierarchy \"PLL:comb_3\"" {  } { { "main.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:comb_3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:comb_3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:comb_3\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:comb_3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446019705734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:comb_3\|altpll:altpll_component " "Instantiated megafunction \"PLL:comb_3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705737 ""}  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446019705737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:comb_4 " "Elaborating entity \"Div\" for hierarchy \"Div:comb_4\"" {  } { { "main.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_POLLING DAC_POLLING:comb_5 " "Elaborating entity \"DAC_POLLING\" for hierarchy \"DAC_POLLING:comb_5\"" {  } { { "main.sv" "comb_5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div DAC_POLLING:comb_5\|Div:comb_3 " "Elaborating entity \"Div\" for hierarchy \"DAC_POLLING:comb_5\|Div:comb_3\"" {  } { { "DAC_POLLING.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OUT DAC_POLLING:comb_5\|SPI_OUT:comb_4 " "Elaborating entity \"SPI_OUT\" for hierarchy \"DAC_POLLING:comb_5\|SPI_OUT:comb_4\"" {  } { { "DAC_POLLING.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC_POLLING.sv(130) " "Verilog HDL assignment warning at DAC_POLLING.sv(130): truncated value with size 32 to match size of target (5)" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705765 "|main|DAC_POLLING:comb_5|SPI_OUT:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC_POLLING.sv(193) " "Verilog HDL assignment warning at DAC_POLLING.sv(193): truncated value with size 32 to match size of target (5)" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705765 "|main|DAC_POLLING:comb_5|SPI_OUT:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC_POLLING.sv(201) " "Verilog HDL assignment warning at DAC_POLLING.sv(201): truncated value with size 32 to match size of target (5)" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705765 "|main|DAC_POLLING:comb_5|SPI_OUT:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:comb_6 " "Elaborating entity \"UART\" for hierarchy \"UART:comb_6\"" {  } { { "main.sv" "comb_6" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BAUD_GEN UART:comb_6\|UART_BAUD_GEN:comb_3 " "Elaborating entity \"UART_BAUD_GEN\" for hierarchy \"UART:comb_6\|UART_BAUD_GEN:comb_3\"" {  } { { "UART.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(96) " "Verilog HDL assignment warning at UART.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705774 "|main|UART:comb_6|UART_BAUD_GEN:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.sv(103) " "Verilog HDL assignment warning at UART.sv(103): truncated value with size 32 to match size of target (8)" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705774 "|main|UART:comb_6|UART_BAUD_GEN:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD UART:comb_6\|UART_TXD:comb_4 " "Elaborating entity \"UART_TXD\" for hierarchy \"UART:comb_6\|UART_TXD:comb_4\"" {  } { { "UART.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD UART:comb_6\|UART_RXD:comb_5 " "Elaborating entity \"UART_RXD\" for hierarchy \"UART:comb_6\|UART_RXD:comb_5\"" {  } { { "UART.sv" "comb_5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG2UART UART:comb_6\|REG2UART:comb_6 " "Elaborating entity \"REG2UART\" for hierarchy \"UART:comb_6\|REG2UART:comb_6\"" {  } { { "UART.sv" "comb_6" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2REG UART:comb_6\|UART2REG:comb_7 " "Elaborating entity \"UART2REG\" for hierarchy \"UART:comb_6\|UART2REG:comb_7\"" {  } { { "UART.sv" "comb_7" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:comb_543 " "Elaborating entity \"ADC\" for hierarchy \"ADC:comb_543\"" {  } { { "main.sv" "comb_543" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705798 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo ADC.sv(4) " "Output port \"fifo\" at ADC.sv(4) has no driver" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446019705800 "|main|ADC:comb_543"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_c ADC:comb_543\|Div_c:comb_3 " "Elaborating entity \"Div_c\" for hierarchy \"ADC:comb_543\|Div_c:comb_3\"" {  } { { "ADC.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div ADC:comb_543\|Div:comb_4 " "Elaborating entity \"Div\" for hierarchy \"ADC:comb_543\|Div:comb_4\"" {  } { { "ADC.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_TRIGGER ADC:comb_543\|ADC_TRIGGER:comb_5 " "Elaborating entity \"ADC_TRIGGER\" for hierarchy \"ADC:comb_543\|ADC_TRIGGER:comb_5\"" {  } { { "ADC.sv" "comb_5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GET_FREQ ADC:comb_543\|GET_FREQ:comb_6 " "Elaborating entity \"GET_FREQ\" for hierarchy \"ADC:comb_543\|GET_FREQ:comb_6\"" {  } { { "ADC.sv" "comb_6" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq_control ADC.sv(217) " "Verilog HDL or VHDL warning at ADC.sv(217): object \"freq_control\" assigned a value but never read" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446019705823 "|main|ADC:comb_543|GET_FREQ:comb_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state ADC.sv(233) " "Verilog HDL or VHDL warning at ADC.sv(233): object \"current_state\" assigned a value but never read" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446019705823 "|main|ADC:comb_543|GET_FREQ:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ADC.sv(233) " "Verilog HDL assignment warning at ADC.sv(233): truncated value with size 32 to match size of target (2)" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705823 "|main|ADC:comb_543|GET_FREQ:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ADC.sv(234) " "Verilog HDL assignment warning at ADC.sv(234): truncated value with size 32 to match size of target (2)" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705823 "|main|ADC:comb_543|GET_FREQ:comb_6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isBusy ADC.sv(216) " "Output port \"isBusy\" at ADC.sv(216) has no driver" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446019705823 "|main|ADC:comb_543|GET_FREQ:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div ADC:comb_543\|GET_FREQ:comb_6\|Div:comb_3 " "Elaborating entity \"Div\" for hierarchy \"ADC:comb_543\|GET_FREQ:comb_6\|Div:comb_3\"" {  } { { "ADC.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GET_FREQ_EQUAL ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4 " "Elaborating entity \"GET_FREQ_EQUAL\" for hierarchy \"ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\"" {  } { { "ADC.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ADC.sv(263) " "Verilog HDL assignment warning at ADC.sv(263): truncated value with size 32 to match size of target (24)" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705835 "|main|ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ADC.sv(272) " "Verilog HDL assignment warning at ADC.sv(272): truncated value with size 32 to match size of target (24)" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446019705835 "|main|ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_TRIGGER_I ADC:comb_543\|ADC_TRIGGER_I:comb_7 " "Elaborating entity \"ADC_TRIGGER_I\" for hierarchy \"ADC:comb_543\|ADC_TRIGGER_I:comb_7\"" {  } { { "ADC.sv" "comb_7" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO_CONTROL ADC:comb_543\|ADC_FIFO_CONTROL:comb_8 " "Elaborating entity \"ADC_FIFO_CONTROL\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\"" {  } { { "ADC.sv" "comb_8" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3 " "Elaborating entity \"ADC_FIFO\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\"" {  } { { "ADC.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.v" "dcfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Instantiated megafunction \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019705996 ""}  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446019705996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_anf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_anf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_anf1 " "Found entity 1: dcfifo_anf1" {  } { { "db/dcfifo_anf1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_anf1 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated " "Elaborating entity \"dcfifo_anf1\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_anf1.tdf" "wrptr_g_gray2bin" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6p6 " "Found entity 1: a_graycounter_6p6" {  } { { "db/a_graycounter_6p6.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_graycounter_6p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6p6 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_6p6:rdptr_g1p " "Elaborating entity \"a_graycounter_6p6\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_6p6:rdptr_g1p\"" {  } { { "db/dcfifo_anf1.tdf" "rdptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_27c " "Found entity 1: a_graycounter_27c" {  } { { "db/a_graycounter_27c.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_graycounter_27c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_27c ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_27c:wrptr_g1p " "Elaborating entity \"a_graycounter_27c\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_27c:wrptr_g1p\"" {  } { { "db/dcfifo_anf1.tdf" "wrptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0011 " "Found entity 1: altsyncram_0011" {  } { { "db/altsyncram_0011.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/altsyncram_0011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0011 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|altsyncram_0011:fifo_ram " "Elaborating entity \"altsyncram_0011\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|altsyncram_0011:fifo_ram\"" {  } { { "db/dcfifo_anf1.tdf" "fifo_ram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g7d " "Found entity 1: alt_synch_pipe_g7d" {  } { { "db/alt_synch_pipe_g7d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_g7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g7d ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g7d\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\"" {  } { { "db/dcfifo_anf1.tdf" "rs_dgwp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_h09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\|dffpipe_h09:dffpipe5 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\|dffpipe_h09:dffpipe5\"" {  } { { "db/alt_synch_pipe_g7d.tdf" "dffpipe5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_g7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|dffpipe_c09:ws_brp " "Elaborating entity \"dffpipe_c09\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|dffpipe_c09:ws_brp\"" {  } { { "db/dcfifo_anf1.tdf" "ws_brp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h7d " "Found entity 1: alt_synch_pipe_h7d" {  } { { "db/alt_synch_pipe_h7d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_h7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h7d ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h7d\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\"" {  } { { "db/dcfifo_anf1.tdf" "ws_dgrp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_i09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_i09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_i09 " "Found entity 1: dffpipe_i09" {  } { { "db/dffpipe_i09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_i09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_i09 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\|dffpipe_i09:dffpipe9 " "Elaborating entity \"dffpipe_i09\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\|dffpipe_i09:dffpipe9\"" {  } { { "db/alt_synch_pipe_h7d.tdf" "dffpipe9" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_h7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/cmpr_q76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446019706792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446019706792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_anf1.tdf" "rdempty_eq_comp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2AR9331 FPGA2AR9331:comb_544 " "Elaborating entity \"FPGA2AR9331\" for hierarchy \"FPGA2AR9331:comb_544\"" {  } { { "main.sv" "comb_544" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446019706807 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_n FPGA2AR9331.sv(47) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(47): variable \"rst_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446019706810 "|main|FPGA2AR9331:comb_643"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(81) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(81): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446019706810 "|main|FPGA2AR9331:comb_643"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(102) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(102): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446019706810 "|main|FPGA2AR9331:comb_643"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(111) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(111): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446019706810 "|main|FPGA2AR9331:comb_643"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446019709403 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:comb_544\|clk_out FPGA2AR9331:comb_544\|Selector75 " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:comb_544\|clk_out\" to the node \"FPGA2AR9331:comb_544\|Selector75\" into an OR gate" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446019709564 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1446019709564 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGA2AR9331:comb_544\|ack_save FPGA2AR9331:comb_544\|ack_save~_emulated FPGA2AR9331:comb_544\|ack_save~1 " "Register \"FPGA2AR9331:comb_544\|ack_save\" is converted into an equivalent circuit using register \"FPGA2AR9331:comb_544\|ack_save~_emulated\" and latch \"FPGA2AR9331:comb_544\|ack_save~1\"" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446019709594 "|main|FPGA2AR9331:comb_544|ack_save"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1446019709594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_8 VCC " "Pin \"GPIO_8\" is stuck at VCC" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|GPIO_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_9 GND " "Pin \"GPIO_9\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|GPIO_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[0\] GND " "Pin \"AR9331_DATA\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[1\] GND " "Pin \"AR9331_DATA\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[2\] GND " "Pin \"AR9331_DATA\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[3\] GND " "Pin \"AR9331_DATA\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[4\] GND " "Pin \"AR9331_DATA\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[5\] GND " "Pin \"AR9331_DATA\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[6\] GND " "Pin \"AR9331_DATA\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[7\] GND " "Pin \"AR9331_DATA\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AR9331_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_CLKB GND " "Pin \"AD_CLKB\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|AD_CLKB"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH1_AC_DC VCC " "Pin \"CH1_AC_DC\" is stuck at VCC" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446019710209 "|main|CH1_AC_DC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446019710209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446019710572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446019712116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446019712353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446019712703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446019712703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1229 " "Implemented 1229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446019713014 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446019713014 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1446019713014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1180 " "Implemented 1180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446019713014 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446019713014 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1446019713014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446019713014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446019713113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 16:08:33 2015 " "Processing ended: Wed Oct 28 16:08:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446019713113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446019713113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446019713113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446019713113 ""}
