# End time: 19:37:05 on May 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -modelsimini /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/andgate/vunit_out/modelsim/modelsim.ini -wlf /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/andgate/vunit_out/tests/test_lib.tb_andgatefull_failing_gen.andgate_failing/modelsim/vsim.wlf -quiet -t ps -onfinish stop test_lib.tb_andgatefull_failing_gen(andgatefull_failing_generated_testbench) -L test_lib -L vunit_lib -L osvvm -L src_lib -g/tb_andgatefull_failing_gen/runner_cfg="enabled_test_cases : andgate_failing,output path : /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/andgate/vunit_out/tests/test_lib.tb_andgatefull_failing_gen.andgate_failing/,active python runner : true" 
# Start time: 19:37:05 on May 04,2016
# WARNING: 1,F,'0','1',2
# WARNING: 1. This check failed. Expected sig_F =  '0', got sig_F =  '1' at n = 2.
# WARNING: 2,F,'0','1',3
# WARNING: 2. This check failed. Expected sig_F =  '0', got sig_F =  '1' at n = 3.
# WARNING: 3,F,'1','0',6
# WARNING: 3. This check failed. Expected sig_F =  '1', got sig_F =  '0' at n = 6.
# WARNING: 4,F,'1','0',7
# WARNING: 4. This check failed. Expected sig_F =  '1', got sig_F =  '0' at n = 7.
# ** Note: stop
#    Time: 145 ns  Iteration: 5  Instance: /tb_andgatefull_failing_gen
# Break in Subprogram vunit_stop at /usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
# Stopped at /usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
# 
# Stack trace result from 'tb' command
#  /usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd 10 [address f653946d] Subprogram vunit_stop
# called from  /usr/local/lib/python2.7/dist-packages/vunit/vhdl/run/src/run.vhd 147 [address f653b348] Subprogram test_runner_cleanup
# called from  /usr/local/lib/python2.7/dist-packages/vunit/vhdl/run/src/run.vhd 158 [address f653aef5] Subprogram test_runner_cleanup
# called from  /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/andgate/vhdl_files/test/tb_andgatefull_failing.vhd 138 [address f653edd3] Process main
# 
# 
# Surrounding code from 'see' command
#   5 : -- Copyright (c) 2015-2016, Lars Asplund lars.anders.asplund@gmail.com
#   6 : 
#   7 : package body vunit_stop_pkg is
#   8 :   procedure vunit_stop(status : integer) is
#   9 :   begin
# ->10 :     std.env.stop(status);
#   11 :   end procedure;
#   12 : end package body;
# 
