;redcode
;assert 1
	SPL -9, @-12
	SUB @127, -106
	MOV -507, <-20
	MOV -507, <-20
	ADD -1, <-22
	ADD -1, <-22
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB 210, 20
	SUB @121, 102
	SUB @121, 102
	SPL -9, @-12
	SLT 70, <1
	SUB -207, <-129
	SLT 70, <1
	CMP -207, <-129
	ADD -130, 9
	SPL <-127, 100
	SUB 0, 0
	SUB 31, 0
	SLT 70, <1
	MOV -507, <-20
	MOV -507, <-20
	SPL 0, <-742
	SLT 70, <1
	SUB @127, 196
	CMP 0, 0
	SPL <-127, 100
	SUB 31, 0
	SUB 0, 0
	SLT 20, @1
	SUB -207, <-120
	SUB 31, 0
	MOV -9, <-20
	SUB -207, <-129
	SPL 0, <-742
	SUB 31, 0
	SLT 70, <1
	SUB 0, 0
	SUB 0, 0
	SPL -9, @-12
	SUB @129, 106
	SUB -207, <-129
	SUB @129, 106
	SUB @127, -106
	SUB @127, -106
	SUB @129, 106
