// Seed: 4141750721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd31
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output reg id_11;
  output logic [7:0] id_10;
  output tri0 id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7
  );
  input wire id_1;
  initial begin : LABEL_0
    id_11 <= -1;
    assert (id_5[1-id_2]);
  end
  assign id_10[-1] = -1'b0;
  assign id_9 = -1 + id_1;
  always @* begin : LABEL_1
    $clog2(34);
    ;
  end
endmodule
