[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of BQ76925PWR production of TEXAS INSTRUMENTS from the text:bq76925 \n \n \n \n \n \n \n \n     \n \n \n \n \n V3P3 VC6\nVC5\nVC4\nVC3\nVC2VCTL\nVTB\nVCOUT\nVIOUT\nSENSEPSCL\nSDA\nVSSVC0VC1\nALERTVREF\n SENSEN BAT\nRIN\nCIN\nRIN\nRIN\nRIN\nRIN\nRIN\nRINCIN\nCIN\nCIN\nCIN\nCIN\nCINRBATCBAT\nRSENSERSENSEN RSENSEPCSENSECV3P3\nCREF\nCTHRTH\nCOUT\nCOUTPACK+\nPACK-RNTCMCU \n \n \n \n \n \n     \n \n \n \n \n I2C\nADC Ref\nADC1 (Temp)\nADC3 (Current)ADC2 (Voltage)\n GPIO (Alert) VCC\n(Optional)\nGPIOGPIOFET Control \nOr \nFault \nsignaling\nVSS\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020\nBQ76925 3-Series to6-Series CellLi-Ion andLi-Phosphate\nBattery Monitor (Analog FrontEnd)\n11Features\n1•Analog interface forhost cellmeasurement\n–Cell input MUX, level shifter, andscaler\n–1.5-/ 3.0-V low-drift, calibrated reference\nallows accurate analog-to-digital conversions\n•Analog interface forhost current measurement\n–Variable gain current sense amplifier capable\nofoperation with 1-mΩsense resistor\n•Switchable thermistor bias output forhost\ntemperature measurements\n•Overcurrent comparator with dynamically\nadjustable threshold\n–Alerts host topotential overcurrent faults\n–Wakes uphost onload connect\n•Integrated cellbalancing FETs\n–Individual host control\n–50mApercellbalancing current\n•Supports cellsense-line open wire detection\n•Integrated 3.3-V regulator forpowering micro-\ncontroller orLEDs\n•I2Cinterface forhost communications\n–Optional packet CRC forrobust operation\n•Supply voltage range from 4.2Vto26.4 V\n•Low power consumption\n–40µAtypical inNORMAL mode\n–1.5µAmaximum inSLEEP mode\n•20-pin TSSOP or24-pin VQFN package\n2Applications\n•Primary Protection inLi-Ion Battery Packs\n–Cordless power tools\n–Light electric vehicles (e-Bike, scooter, for\nexample)\n–UPS systems\n–Medical Equipment\n–Portable Test Equipment3Description\nThe BQ76925 host-controlled analog front end (AFE)\nispart ofacomplete pack monitoring, balancing, and\nprotection system for3-,4-,5-,or6-series cellli-ion\nand li-polymer batteries. The BQ76925 device allows\nahost controller tomonitor individual cell voltages,\npack current and temperature easily. The Host may\nuse this information todetermine unsafe orfaulty\noperating conditions such as overvoltage,\nundervoltage, overtemperature, overcurrent, cell\nimbalance, state ofcharge, and state ofhealth\nconditions.\nCell input voltages are level-shifted, multiplexed,\nscaled, and output formeasurement byahost ADC.\nAdedicated pin provides alow-drift calibrated\nreference voltage toenable accurate measurements.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nBQ76925 TSSOP (20) 4.00 mm×4.00 mm\nBQ76925 VQFN (24) 6.50 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (Continued) ........................................ 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings ............................................................ 4\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics: Supply Current ................ 6\n7.6 Internal Power Control (Startup andShutdown) ....... 6\n7.7 3.3-V Voltage Regulator ............................................ 6\n7.8 Voltage Reference .................................................... 7\n7.9 Cell Voltage Amplifier ................................................ 7\n7.10 Current Sense Amplifier .......................................... 7\n7.11 Overcurrent Comparator ......................................... 8\n7.12 Internal Temperature Measurement ....................... 8\n7.13 Cell Balancing andOpen Cell Detection ................. 8\n7.14 I2CCompatible Interface ......................................... 9\n7.15 Typical Characteristics .......................................... 108Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11\n8.2 Functional Block Diagram ....................................... 12\n8.3 Feature Description ................................................. 12\n8.4 Device Functional Modes ........................................ 18\n8.5 Programming ........................................................... 20\n8.6 Register Maps ........................................................ 22\n9Application andImplementation ........................ 28\n9.1 Application Information ............................................ 28\n9.2 Typical Application ................................................. 29\n10Power Supply Recommendations ..................... 32\n11Layout ................................................................... 32\n11.1 Layout Guidelines ................................................. 32\n11.2 Layout Example .................................................... 32\n12Device andDocumentation Support ................. 34\n12.1 Documentation Support ....................................... 34\n12.2 Receiving Notification ofDocumentation Updates 34\n12.3 Support Resources ............................................... 34\n12.4 Trademarks ........................................................... 34\n12.5 Electrostatic Discharge Caution ............................ 34\n12.6 Glossary ................................................................ 34\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 34\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(October 2016) toRevision E Page\n•Changed thetitleofthedata sheet ....................................................................................................................................... 1\n•Changed ZXTP2504DFH toZXTP25040DFH ...................................................................................................................... 28\nChanges from Revision C(July 2015) toRevision D Page\n•Added testcondition n=1–5at25°CandMAX value forIVCnparameter ........................................................................... 6\n•Added Receiving Notification ofDocumentation Updates section ....................................................................................... 34\nChanges from Revision B(December 2011) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................ 1\n•Moved content tonew sections andadded hyperlinks tocorresponding sections, figures, tables anddocuments. ............. 1\n•Moved RBAT,CBAT,RIN,CIN,RSENSEN ,RSENSEP ,CSENSE ,RVCTL,CV3P3,CREF,andCOUTtable rows toDesign Requirements ..5\nChanges from Revision A(July 2011) toRevision B Page\n•Added 24-pin QFN (RGE) Package toProduction Data ........................................................................................................ 3\nBAT 24\nVCTL 23\nV3P3 20\nSCL 19NC 21NC 22\nSDA 18\nVREF 17\nVIOUT 14\nALERT 13VCOUT 15VTB 16VC6 1\nVC5 2\nVC2 5\nVC1 6VC3 4VC4 3VC\n0\n7VSS\n8SENSEN\n11SENSEP\n12NC\n10NC\n9Thermal Pad\n1\n2\n3\n4 \n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11VCTL\nBAT\nVC6\nVC5\nVC4\nVC3\nVC2\nVC1\nVC0\nVSSV3P3\nSCL\nSDA\nVREF\nVTB\nVCOUT\nVIOUT\nALERT\nSENSEP\nSENSEN\n3BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated5Description (Continued)\nThe voltage across anexternal-sense resistor isamplified and output toahost ADC forboth charge and\ndischarge current measurements. Two gain settings enable operation with avariety ofsense resistor values over\nawide range ofpack currents.\nToenable temperature measurements bythehost, theAFE provides aseparate output pinforbiasing an\nexternal thermistor network. This output can beswitched onand offunder host control tominimize power\nconsumption.\nThe BQ76925 device includes acomparator with adynamically selectable threshold formonitoring current. The\ncomparator result isdriven through anopen-drain output toalert thehost when thethreshold isexceeded. This\nfeature can beused towake upthehost onconnection oftheload, ortoalert thehost toapotential fault\ncondition.\nThe BQ76925 device integrates cellbalancing FETs thatarefully controlled bythehost. The balancing current is\nsetbyexternal resistors uptoamaximum value of50mA. These same FETs may beutilized inconjunction with\ncellvoltage measurements todetect anopen wire onacellsense-line.\nThe host communicates with theAFE through anI2Cinterface. Apacket CRC may optionally beused toensure\nrobust operation. The device may beputintoalow-current sleep mode through theI2Cinterface and awakened\nbypulling uptheALERT pin.\n6PinConfiguration andFunctions\nPWPackage\n20-Pin TTSOP\nTopViewRGE Package\n24-Pin QFN With Thermal Pad\nTopView\n(1) When abypass FET isused tosupply theregulated 3.3-V load current, VCTL automatically adjusts tokeep V3P3 =3.3V.IfVCTL is\ntiedtoBAT, theload current issupplied through V3P3.PinFunctions\nNAMEPINNO.\nTYPE DESCRIPTION\nTSSOP VQFN\nVCTL 1 23 Output 3.3-V Regulator control voltage(1)\nALERT 13 13 Output Overcurrent alert (open drain)\nBAT 2 24 Power Supply voltage, tiedtomost positive cell\nNC — 9,10,21,22 — NoConnection (leave open)\nSCL 19 19 Input I2CClock (open drain)\nSDA 18 18 Input /Output I2CData (open drain)\nSENSEN 11 11 Input Negative current sense\n4BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedPinFunctions (continued)\nNAMEPINNO.\nTYPE DESCRIPTION\nTSSOP VQFN\nSENSEP 12 12 Input Positive current sense\nV3P3 20 20 Output 3.3-V Regulator\nVC6 3 1 Input Sense voltage formost positive cell\nVC5 4 2 Input Sense voltage forsecond most positive cell\nVC4 5 3 Input Sense voltage forthird most positive cell\nVC3 6 4 Input Sense voltage forfourth most positive cell\nVC2 7 5 Input Sense voltage forfifthmost positive cell\nVC1 8 6 Input Sense voltage forleast positive cell\nVC0 9 7 Input Sense voltage fornegative endofcellstack\nVCOUT 15 15 Output Cell measurement voltage\nVIOUT 14 14 Output Current measurement voltage\nVREF 17 17 Output Reference voltage forADC\nVSS 10 8 Power Ground\nVTB 16 16 Output Bias voltage forthermistor network\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Negative voltage swings onVC0 intheabsolute maximum range cancause unwanted circuit behavior andshould beavoided.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVBAT Supply voltage BAT –0.3 36 V\nVI Input voltageCell input differential, VCn toVCn+1, n=0to5 –0.3 9\nVCell input, VCn, n=1to6 –0.3 (6×n)\nBAT toVC6 differential –10 10\nVC0(2)–3 3\nSENSEP, SENSEN –3 3\nSCL, SDA –0.3 6\nVO Output voltageVCOUT, VIOUT, VREF –0.3 3.6\nVVTB, V3P3 –0.3 7\nALERT –0.3 30\nVCTL –0.3 36\nICB Cell balancing current 70 mA\nIIN Cell input current –25 70 mA\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n5BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) Allvoltages arerelative toVSS, except “Cell input differential. ”\n(2) Internal 3.3-V regulator may beoverridden (that is,backfed) byapplying anexternal voltage larger than theregulator voltage.7.3 Recommended Operating Conditions(1)\nMIN NOM MAX UNIT\nSupply voltage BAT 4.2 26.4 V\nVI Input voltageCell input differential, VCn toVCn+1, n=0to5 1.4 4.4 V\nCell input, VCn, n=1to6 4.4×n V\nBAT toVC6 differential –8 8 V\nVC0, SENSEN 0 V\nSENSEP –125 375 mV\nSCL, SDA 0 5.5 V\nV3P3 Backfeeding(2)5.5 V\nALERT Wakeup function 0 26.4 V\nVO Output voltageVCOUT, VIOUT 0V3P3 +\n0.2V\nVREFREFSEL =0 1.5 V\nREFSEL =1 3 V\nVTB 5.5 V\nV3P3 Regulating 3.3 V\nVCTL 0.8 26.4 V\nALERT Alert function 0 5.5 V\nICB Cell balancing current 0 50 mA\nTA Operating free-air temperature –25 85 °C\nTFUNC Functional free-air temperature –40 100 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)BQ76925\nUNIT PW(TSSOP) RGE (VQFN)\n20PINS 24PINS\nRθJA Junction-to-ambient thermal resistance 97.5 36 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 31.7 38.6 °C/W\nRθJB Junction-to-board thermal resistance 48.4 14 °C/W\nψJT Junction-to-top characterization parameter 1.5 0.6 °C/W\nψJB Junction-to-board characterization parameter 47.9 14 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a 4.6 °C/W\n6BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated7.5 Electrical Characteristics: Supply Current\nBAT =4.2to26.4 V,VCn =1.4to4.4,TA=–25°Cto+85°C\nTypical values stated where TA=25°CandBAT= 21.6 V(unless otherwise noted)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nIDD1 Normal mode supply currentAlldevice functions enabled\nAllpins unloaded\nSDA andSCL high40 48 µA\nIDD2 Standby mode 1supply currentV3P3 andovercurrent monitor enabled\nAllpins unloaded\nAllother device functions disabled\nSDA andSCL high14 17 µA\nIDD3 Standby mode 2supply currentV3P3 enabled\nAllpins unloaded\nAlldevice functions disabled\nSDA andSCL high12 14 V\nIDD4 Sleep mode supply currentV3P3 disabled\nAllpins unloaded\nAlldevice functions disabled\nSDA andSCL low1 1.5 µA\nIVCn Input current forselected cellAllcellvoltages equal\nCell balancing disabled\nOpen celldetection disabled\nduring cellvoltage monitoringn=6 2.4 2.7\nµA n=1–5 <0.5\nn=1–5at25°C <0.3\n∆IVCn Cell tocellinput current differenceAllcellvoltages equal\nCell balancing disabled\nOpen celldetection disabled<0.2 µA\n(1) Initial power upwillstart with BAT <1.4V,however ifBAT falls below VSHUT after rising above VPOR,thepower onthreshold depends\nontheminimum level reached byBAT after falling below VSHUT .\n(2) Following POR, thedevice willoperate down tothisvoltage.7.6 Internal Power Control (Startup andShutdown)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nVPOR Power onreset voltageMeasured atBAT\npinInitial BAT <1.4VBAT rising(1)4.3 4.5 4.7 V\nInitial BAT >1.4VBAT rising(1)6.5 7 7.5 V\nVSHUT Shutdown voltage(2)Measured atBAT pin,BAT falling 3.6 V\ntPORTime delay after POR before\nI2Ccomms allowedCV3P3 =4.7µF 1 ms\nVWAKE Wakeup voltage Measured atALERT pin 0.8 2 V\ntWAKE_PLS Wakeup signal pulse width 1 5μs\ntWAKE_DLYTime delay after wakeup before\nI2Ccomms allowedCV3P3 =4.7µF 1 ms\n(1) When abypass FET isused tosupply theregulated 3.3Vload current, VCTL automatically adjusts tokeep V3P3 =3.3V.Note that\nVCTL,MIN andtheFET VGSwilldetermine theminimum BAT voltage atwhich thebypass FET willoperate.\n(2) IfVCTL istiedtoBAT, theload current issupplied through V3P3.7.7 3.3-V Voltage Regulator\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nVCTL Regulator control voltage(1)(2)Measured atVCTL, V3P3 regulating 3.3 26.4 V\nVV3P3 Regulator output Measured atV3P3, IREG=0to4mA,\nBAT =4.2to26.4 V3.2 3.3 3.4 V\nIREG V3P3 output current 4 mA\nISC V3P3 short circuit current limit V3P3 =0.0V 10 17 mA\nVTB Thermistor bias voltage Measured atVTB, ITB=0 VV3P3 V\nITB Thermistor bias current 1 mA\nRTB Thermistor bias internal resistance RDS(ON) forinternal FET switch, ITB=1mA 90 130 Ω\n7BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) Gain correction factor determined atfinal testandstored innon-volatile storage. Gain correction isapplied byHost controller.7.8 Voltage Reference\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nVREFVoltage reference\noutputBefore gain correction,\nTA=25°CREF_SEL =0 1.44 1.56 V\nREF_SEL =1 2.88 3.12\nAfter gain correction,(1)\nTA=25°CREF_SEL =0 –0.1% 1.5 +0.1%\nREF_SEL =1 –0.1% 3 +0.1%\nVREF_CALReference\ncalibration voltageMeasured atVCOUTVCOUT_SEL =2 –0.9% 0.5×VREF +0.9% V\nVCOUT_SEL =3 –0.5% 0.85 ×VREF +0.5%\n(0.85 ×VREF)–(0.5 ×VREF) –0.3% 0.35 ×VREF +0.3% V\n∆VREF Voltage reference\ntoleranceTA=0–50°C –40 40ppm/ °C\nIREF VREF output current 10 µA\n(1) ForVCn values greater than 5V,VCOUT clamps atapproximately V3P3.\n(2) Correction factor determined atfinal testandstored innon-volatile storage. Correction isapplied byHost controller.\n(3) Output referred. Input referred accuracy iscalculated as∆VCOUT /GVCOUT (forexample, 3/0.6=5).\n(4) Correction factors arecalibrated forgain of0.6.Tolerance atgain of0.3isapproximately doubled. Contact TIforinformation ondevices\ncalibrated toagain of0.3.\n(5) Max DCload forspecified accuracy.7.9 CellVoltage Amplifier\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nGVCOUT Cell voltage amplifier gainMeasured from VCn\ntoVCOUTREF_SEL =0 –1.6% 0.3 1.5%\nREF_SEL =1 –1.6% 0.6 1.5%\nOVCOUT Cell voltage amplifier offset Measured from VCn toVCOUT –16 15 mV\nVCOUT Cell voltage amp output range(1)Measured atVCOUT,\nVCn =5VREF_SEL =0 1.47 1.5 1.53 V\nREF_SEL =1 2.94 3 3.06 V\nMeasured atVCOUT,\nVCn =0V0 V\n∆VCOUT Cell voltage amplifier accuracyVCn =1.4Vto4.4V,\nAfter correction,(2)\nMeasured atVCOUT(3)\nREF_SEL =1(4)TA=25°C –3 3\nmV TA=0°Cto50°C –5 5\nTA=–25°Cto+85°C –8 8\nIVCOUT VCOUT output current(5)10 µA\ntVCOUT Delay from VCn select toVCOUT Output step of200mV, COUT=0.1µF 100 µs\n(1) Max DCload forspecified accuracy7.10 Current Sense Amplifier\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nGVIOUT Current sense amplifier gainMeasured from SENSEN,\nSENSEP toVIOUTI_GAIN =0 4\nI_GAIN =1 8\nVIIN Current sense amp input rangeMeasured from SENSEN,\nSENSEP toVSS–125 375 mV\nVIOUTCurrent sense amp output range Measured atVIOUTREF_SEL =0 0.25 1.25 V\nREF_SEL =1 0.5 2.5 V\nZero current outputMeasured atVIOUT\nSENSEP =SENSENREF_SEL =0 1 V\nREF_SEL =1 2 V\n∆VIOUT Current amplifier accuracy –1% 1%\nIVIOUT VIOUT output current(1)10 µA\n8BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) The Overcurrent Comparator isnotguaranteed towork when VBAT isbelow thisvoltage.\n(2) Trip threshold selectable from 25,50,75,100, 125, 150, 175, 200, 225, 250, 275, 300, 325, 350, 375or400mV.\n(3) This parameter NAbecause output isopen drain.7.11 Overcurrent Comparator\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nVBAT_COMP Minimum VBAT forcomparator operation(1)5 V\nGVCOMP Comparator amplifier gainMeasured from SENSEP tocomparator\ninput1\nVITRIP Current comparator tripthreshold(2)25 400 mV\n∆VITRIP Current comparator accuracyVITRIP =25mV –6 6 mV\nVITRIP >25mV –10% 10% V\nVOL_ALERT ALERT Output Low Logic IALERT =1mA 0.4 V\nVOH_ALERT ALERT Output High Logic(3)NA NA NA\nIALERT ALERT Pulldown current ALERT =0.4V,Output driving low 1 mA\nIALERT_LKG ALERT Leakage current ALERT =5V,Output Hi-Z <1μA\ntOC Comparator response time 100 µs\n7.12 Internal Temperature Measurement\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nVTEMP_INT Internal temperature voltage Measured atVCOUT, TINT=25°C 1.15 1.2 1.25 V\n∆VTEMP_INT Internal temperature voltage sensitivity –4.4 mV/°C\n(1) Balancing current isnotinternally limited. The cellbalancing operation iscompletely controlled bytheHost processor, noautomatic\nfunction ortime-out isincluded inthepart. Take care toensure thatbalancing current through thepart isbelow themaximum power\ndissipation limit. The Host algorithm isresponsible forlimiting thermal dissipation topackage ratings.7.13 CellBalancing andOpen CellDetection\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nRBALCell balancing internal\nresistance(1)RDS(ON) forVC1 internal FET switch, VCn =3.6V 1 3 5\nΩ\nRDS(ON) forinternal VC2 toVC6 FET switch, VCn =3.6V 3 5.5 8\nSCL\nSDASDASCL\nSDASCL\n9BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) Devices must provide internal hold time ofatleast 300nsfortheSDA signal-to-bridge oftheundefined region ofthefalling edge of\nSCL.7.14 I2CCompatible Interface\nPARAMETERS MIN TYP MAX UNIT\nDCPARAMETERS\nVIL Input Low Logic Threshold 0.6 V\nVIH Input High Logic Threshold 2.8 V\nVOL Output Low Logic Drive IOL=1mA 0.20 V\nIOL=2.5mA 0.40\nVOH Output High Logic Drive (Not applicable duetoopen-drain outputs) N/A V\nILKG I2CPinLeakage Pin=5V,Output inHi-Z <1 µA\nACPARAMETERS\ntr SCL, SDA\u3000Rise Time 1000 ns\ntf SCL, SDA\u3000FallTime 300 ns\ntw(H) SCL Pulse Width High 4 µs\ntw(L) SCL Pulse Width Low 4.7 µs\ntsu(STA) Setup time forSTART condition 4.7 µs\nth(STA) START condition hold time after which firstclock pulse isgenerated 4 µs\ntsu(DAT) Data setup time 250 ns\nth(DAT) Data hold time 0(1)µs\ntsu(STOP) Setup time forSTOP condition 4 µs\ntsu(BUF) Time thebusmust befree before new transmission canstart 4.7 µs\ntV Clock Low toData OutValid 900 ns\nth(CH) Data OutHold Time After Clock Low 0 ns\nfSCL Clock Frequency 0 100 kHz\ntWAKE I2Cready after transition toWake Mode 2.5 ms\nFigure 1.I2CTiming\nTemperature ( qC)1.5 V Vref (mV)\n-40 -20 0 20 40 60 80 1001491149414971500150315061509\nD005MIN\nMEAN\nMAX\nTemperature ( qC)3 V Vref (mV)\n-40 -20 0 20 40 60 80 1002992299630003004300830123016\nD006MIN\nMEAN\nMAX\nTemperature ( qC)Regulator Output (V)\n-40 -20 0 20 40 60 80 1003.223.233.243.253.263.273.283.29\nD003MIN\nMEAN\nMAX\nTemperature ( qC)Regulator Output (V)\n-40 -20 0 20 40 60 80 1003.263.283.33.323.343.363.38\nD004MIN\nMEAN\nMAX\nTemperature ( qC)Normal Current ( PA)\n-40 -20 0 20 40 60 80 100303336394245\nD001MIN\nMEAN\nMAX\nTemperature ( qC)Sleep Current ( PA)\n-40 -20 0 20 40 60 80 1000.880.90.920.940.960.9811.021.041.06\nD002MIN\nMEAN\nMAX\n10BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated7.15 Typical Characteristics\nFigure 2.Normal Mode Supply Current Figure 3.Sleep Mode Supply Current\nFigure 4.Regulator Output With 4mALoad Figure 5.Regulator Output With NoLoad\nFigure 6.1.5-V VREF Output (Before Correction) Figure 7.3-VVREF Output (Before Correction)\nbq76925+\n-+\n-\n+\n-\n+\n-\n+\n-\n+\n-BAT\nVC6\nVC5\nVC4\nVC3\nVC2\nVC1\nVC0\nSENSEN\nSENSEPVCTL\nV3P3\nSCL\nSDA\nVREF\nVTB\nVCOUT\nVIOUT\nALERTPACK+\nPACK-RSENSERNTCRTH\nVSSµController\nExample:\nMSP430x20x2\nor\nequivalent\nFET Driver CircuitsDVCC\nSCL\nSDA\nVeREF+\nA2A1A0\nNMIAVCC\nDVSSAVSSVeREF-P2.6 P2.7P1.5 COMM\nNote: Some components\nomitted for clarity.\nExample only. Not required.\n11BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe BQ76925 Host-controlled analog front end (AFE) ispart ofacomplete pack monitoring, balancing, and\nprotection system for3-series to6-series cellLithium batteries. The BQ76925 allows aHost controller toeasily\nmonitor individual cellvoltages, pack current, and temperature. The Host may usethisinformation todetect and\nactonafault condition caused when one ormore ofthese parameters exceed thelimits oftheapplication. In\naddition, theHost may usethisinformation todetermine end-of-charge, end-of-discharge, andother gas-gauging\nandstate ofhealth conditions.\nFigure 8.Example ofBQ76925 With Host Controller\nbq76925+\n-+\n-\n+\n-\n+\n-\n+\n-\n+\n-Cell MUX\nLevel Shift\nBalance\nControlRIN\nCIN\nRIN\nRIN\nRIN\nRIN\nRIN\nRINCIN\nCIN\nCIN\nCIN\n+\n–Amp\n–+\nAmp\nITHRESH+\n–CompVREG\nPOR\nI2C\nEE\nREGSCell Select\nBal Select\nThresh SelectBAT\nVC6\nVC5\nVC4\nVC3\nVC2\nVC1\nVC0\nSENSEN\nSENSEPVCTL\nV3P3\nSCL\nSDA\nVREF\nVTB\nVCOUT\nVIOUT\nALERTPACK+\nPACK–RSENSE3.3 V\nµC / LED\nSupply\nADC\nReference\nADC Ch 1\nTemp\nADC Ch 2\nCell Voltage\nADC Ch 3\nPack Current\nOvercurrent\nAlertCREF\nCTH\nCOUT\nCOUTRNTCRTHI2C\nInterfaceBypass FET (optional)\nVSSREF×0.51.5 / 3.0 V\nREFVCOUT SelectRef SelectNTC Bias Switch\nGain = 0.3, 0.6\nGain = 4, 8\n25,50,75,100,…,400 mVCV3P3\n–+\nAmp\nGain = 1Gain SelectREF×0.85\nWakeup\nDetect\nPolarity SelectShunt SelectRVCTL\nRSENSEN\nRSENSEPCSENSEOutput Range = 1 V, 2VCINCINHold -up\ncircuit\n(optional )\nRBATDBAT\nZBATCBAT\n12BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Internal LDO Voltage Regulator\nThe BQ76925 device provides aregulated 3.3-V supply voltage ontheV3P3 pinforoperating thedevice ’s\ninternal logic andinterface circuitry. This regulator may also beused todirectly power anexternal microcontroller\norother external circuitry uptoalimit of4-mA load current. Inthisconfiguration, theVCTL pinistieddirectly to\ntheBAT pin.Forapplications requiring more than 4mA, anexternal-bypass transistor may beused tosupply the\nload current. Inthisconfiguration, theVCTL pinistiedtothegate ofthebypass FET. These twoconfigurations\nareshow inFigure 9.\nPACK + PACK+ \n \n \n \n \n \n  \n \n  \n \n \n \nVREG \n \n \nbq 76925  \n \n \n \nVCTL \nV3P3  \n \n \n \n \n \nC V3 P3   \n \n  \n \n   \n \n  \n \n \n \nVREG \n \n \nbq 76925  \nR VCTL  \n \n \nVCTL \nV3P3 3.3 V \n \n \n \n \n \n \nCV3P3 \n \n \na) Regulator load supplied through bq76925  b) Regulator load supplied through external \npass device  RBAT\nCBATBAT RBAT\nCBATBAT\n13BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 9.LDO Regulator Configurations\nFortheconfiguration ofFigure 9b),ahigh-gain bypass device should beused toensure stability. Abipolar PNP\norp-channel FET bypass device may beused. Contact TIforrecommendations.\nThe LDO regulator may beoverridden (that is,back-fed) byanexternal-supply voltage greater than theregulated\nvoltage onV3P3. Inthis configuration, theBQ76925 internal logic and interface circuitry operates from the\nexternal supply andtheinternal 3.3-V regulator supplys noload current.\n8.3.2 ADC Interface\nThe BQ76925 device isdesigned tointerface toamulti-channel analog-to-digital converter (ADC) located inan\nexternal Host controller, such asanMSP430 Microcontroller orequivalent. Three outputs provide voltage,\ncurrent, and temperature information formeasurement bytheHost. Inaddition, theBQ76925 device includes a\nlow-drift calibrated 1.5/3Vreference thatisoutput onadedicated pinforuseasthereference input totheADC.\nThe gain and offset characteristics oftheBQ76925 device aremeasured during factory testand stored innon-\nvolatile memory ascorrection factors. The Host reads these correction factors and applies them totheADC\nconversion results inorder toachieve high-measurement accuracy. Inaddition, theprecise voltage reference of\ntheBQ76925 canbeused tocalibrate thegain andoffset oftheHost ADC.\n8.3.2.1 Reference Voltage\nThe BQ76925 device outputs astable reference voltage forusebytheHost ADC. Anominal voltage of1.5Vor\n3Visselected through theREF_SEL bitintheCONFIG_2 register. The reference voltage isvery stable across\ntemperature, buttheinitial voltage may vary by±4%. The variation from nominal ismanifested asagain error in\ntheADC conversion result. Tocorrect forthiserror, offset andgain correction factors aredetermined atfinal test\nand stored inthenon-volatile registers VREF_CAL and VREF_CAL_EXT. The Host reads thecorrection factors\nand applies them tothenominal reference voltage toarrive attheactual reference voltage asdescribed under\nCellVoltage Monitoring .After gain correction, thetolerance ofthereference willbewithin ±0.1%.\n8.3.2.1.1 Host ADC Calibration\nAllanalog-to-digital converters have inherent gain and offset errors, which adversely affect measurement\naccuracy. Some microcontrollers may becharacterized bythemanufacturer and shipped with ADC gain and\noffset information stored on-chip. Itisalso possible forsuch characterization tobedone bytheend-user onloose\ndevices prior toPCB assembly orasapart oftheassembled PCB test.\nFor applications where such ADC characterization isnotprovided orisnotpractical, theBQ76925 device\nprovides ameans forin-situ calibration oftheHost ADC through setting oftheVCOUT_SEL bits inthe\nCELL_CTL register twoscaled versions ofthereference voltage, 0.5×VREFand0.85 ×VREF,canbeselected for\noutput ontheVCOUT pinformeasurement bytheHost ADC. Measuring both scaled voltages enables theHost\ntodoatwo-point calibration oftheADC and compensate fortheADC offset and gain inallsubsequent ADC\nmeasurement results asshown inFigure 10.\nVREF VCOUT\nVCOUT\nVCOUTVCOUT GC + OCVCn = × (1 + GC )\nG/c180NOMINALADC CountVCOUT = × VREFFull Scale Count\nVREF × 0.5 VREF × 0.85Ideal transfer curve:\nVADC,IDEAL = V INActual transfer curve:\nVADC,ACT = G’ ×VIN+ V OFFSET\nSlope =\nIdeal gain = 1Slope =\nActual gain = G’\nVOFFSETCorrected result:\nVADC,COR = (V ADC,ACT – V OFFSET )÷G’\nVINVOUT\n14BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFeature Description (continued)\nNote that thecalibration accuracy willbelimited bythetolerance ofthescaled reference-voltage output sothat\nuseofthismethod may notbeeffective. Forthese cases, TIrecommends touseahigher-accuracy source for\nthetwo-point calibration shown inFigure 10.\nFigure 10.Host ADC Calibration Using VREF\n8.3.2.2 CellVoltage Monitoring\nThe cell-voltage monitoring circuits include aninput level-shifter, multiplexer (MUX), and scaling amplifier. The\nHost selects one VCn cell input formeasurement bysetting theVCOUT_SEL and CELL_SEL bits inthe\nCELL_CTL register. The scaling factor issetbytheREF_SEL bitintheCONFIG_2 register. The selected cell\ninput islevel shifted toVSS reference, scaled byanominal gain GVCOUT =0.3(REF_SEL =0)or0.6(REF_SEL\n=1)andoutput ontheVCOUT pinformeasurement bytheHost ADC.\nSimilar tothereference voltage, gain andoffset correction factors aredetermined atfinal testforeach individual\ncellinput andstored innon-volatile registers VCn_CAL (n=1-6) andVC_CAL_EXT_m (m=1-2). These factors\nareread bytheHost and applied totheADC voltage-measurement results inorder toobtain thespecified\naccuracy.\nThe cellvoltage offset and gain correction factors arestored as5-bit signed integers in2’scomplement format.\nThe most significant bits(VCn_OC_4, VCn_GC_4) arestored separately and must beconcatenated with the\nleast significant bits(VCn_OFFSET_CORR, VCn_GAIN_CORR).\nThe reference voltage offset andgain correction factors arestored respectively asa6-bit and5-bit signed integer\nin2’scomplement format. Aswith thecellvoltage correction factors, themost significant bits (VREF_OC_5,\nVREF_OC_4, VREF_GC_4) arestored separately and must beconcatenated with theleast significant bits\n(VREF_OFFSET_CORR, VREF_GAIN_CORR).\nThe actual cellvoltage (VCn) iscalculated from themeasured voltage (VCOUT) asshown inthefollowing\nequations:\n(1)\nbq76925VREGBAT\nVCTL\nV3P3PACK+\nCRBAT DBAT\nZBAT\nCBAT\nVC6\n+\n-V3P3\n(VC2 VC1) 0.6 > (VC1 VSS) /c45 /c180 /c45\n/c40 /c41\n/c40 /c41\n/c40 /c41\n/c40 /c41 /c40 /c41VCOUT\nVCOUT\nVREFGC = VCn_GC_4 << 4 VCn_GAIN_CORR 0.001,\nOC = VCn_OC_4 << 4 VCn_OFFSET_CORR 0.001,\nGC = (1 + VREF_GC_4 << 4 VREF_GAIN_CORR 0.001)\nVREF_OC_5 << 5 VREF_OC_4 << 4 VREF_OF\n+/c233 /c249 /c43 /c180/c235 /c251\n/c233 /c249 /c43 /c180/c235 /c251\n/c233 /c249 /c43 /c180/c235 /c251\n/c43 /c43\nNOMINALFSET_CORR 0.001\nVREF/c233 /c249/c180/c235 /c251\n15BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFeature Description (continued)\n(2)\n8.3.2.2.1 CellAmplifier Headroom Under Extreme CellImbalance\nForcellvoltages across (VC1 –VC0) that areless than approximately 2.64 V,extreme cell-voltage imbalances\nbetween (VC1 –VC0) and (VC2 –VC1) can lead toaloss ofgain inthe(VC2 –VC1) amplifier. The cell\nimbalance atwhich theloss ofgain occurs isdetermined byEquation 3:\n(3)\nAssuming VC0 =VSS, itcanbeseen thatwhen (VC1 –VC0) >2.64 volts, thevoltage across (VC2 –VC1) can\nrange uptothelimit of4.4Vwithout any loss ofgain. Attheminimum value of(VC1 –VC0) =1.4V,an\nimbalance ofmore than 900 mVistolerated before any loss ofgain inthe(VC2 –VC1) amplifier. Forhigher\nvalues of(VC1 –VC0), increasingly large imbalances aretolerated. Forexample, when (VC1 –VC0) =2.0V,an\nimbalance upto1.33 V(that is,(VC2 –VC1) =3.33 V)results innodegradation ofamplifier performance.\nNormally, cellimbalances greater than 900mVwillsignal afaulty condition ofthebattery pack anditsuseshould\nbediscontinued. Theloss ofgain onthesecond cellinput does notaffect theability ofthesystem todetect this\ncondition. The gain fall-off isgradual sothat themeasured imbalance willnever beless than thecritical\nimbalance setbyEquation 3.\nTherefore, ifthemeasured (VC2 –VC1) isgreater than (VC1 –VSS) /0.6,asevere imbalance isdetected and\nthe pack should enter afault state which prevents further use. Inthis severe cell imbalance condition\ncomparisons ofthemeasured (VC2 –VC1) toanyovervoltage limits willbeoptimistic duetothereduced gain in\ntheamplifier, further emphasizing theneed toenter afault state.\n8.3.2.2.2 CellAmplifier Headroom Under BAT Voltage Drop\nVoltage differences between BAT andthetopcellpotential come from twosources asshown inFigure 11:V3P3\nregulator current that flows through theRBATfilter resistor, and thevoltage drop intheseries diode DBATofthe\nhold-up circuit. These effects cause BAT tobeless than thetop-cell voltage measured bythecellamplifier.\nFigure 11.Sources ofVoltage Drop Affecting theBAT Pin\nSENSE\nVIOUT\nSENSE\nSENSE\nSENSE(VIOUT(SENSEP) VIOUT(SENSEN))V =G\nVI =R/c45 /c45\n/c45\n16BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFeature Description (continued)\nThe top-cell amplifier (VC6 –VC5) isdesigned tomeasure aninput voltage down to1.4Vwith adifference\nbetween theBAT andVC6 pinupto1.2V(that is,BAT canbe1.2Vlower than VC6). However, inapplications\nwith fewer than 6cells, theupper-cell inputs aretypically shorted tothetop-cell input. Forexample, ina5-cell\napplication VC6 and VC5 would beshorted together and the(VC5 –VC4) amplifier would measure thetop-cell\nvoltage. The case issimilar for4-cell and3-cell applications.\nForthese cases when using the(VC5 –VC4), (VC4 –VC3), or(VC3 –VC2) amplifier tomeasure thetopcell, the\ndifference between BAT and thetop-cell amplifier must beless than 240 mVinorder tomeasure cellvoltages\ndown to1.4V.Note that athigher-cell input voltages thetopamplifier tolerates agreater difference. For\nexample, ina5-cell configuration (VC6 and VC5 tied together) the(VC5 –VC4) amplifier isable tomeasure\ndown toa1.7Vinput with a600-mV difference between VC5 andBAT.\nAccordingly, insystems with fewer than 6cells, itisimportant insystem design tominimize RBATand tousea\nSchottky type diode forDBATwith alowforward voltage. Ifitisnotpossible toreduce thedrop atBAT toan\nacceptable level, then for4-cell and5-cell configurations, the(VC6 –VC5) amplifier may beused asthetopcell\namplifier asshown inTable 1,which allows uptoa1.2Vdifference between BAT andthetopcell.\nTable 1.Alternate Connections for4and5Cells\nConfiguration Cell5 Cell4 Cell3 Cell2 Cell1 Unused CellInputs\n5-cell VC6 –VC5 VC4 –VC3 VC3 –VC2 VC2 –VC1 VC1 –VC0 Short VC5 toVC4\n4-cell VC6 –VC5 VC3 –VC2 VC2 –VC1 VC1 –VC0 Short VC5 toVC4 toVC3\n8.3.2.3 Current Monitoring\nCurrent ismeasured byconverting current tovoltage through asense resistor connected between SENSEN and\nSENSEP. Apositive voltage atSENSEP with respect toSENSEN indicates adischarge current isflowing, anda\nnegative voltage indicates acharge current. The small voltage developed across thesense resistor isamplified\nbygain GVIOUT and output ontheVIOUT pinforconversion bytheHost ADC. The voltage onVIOUT isalways\npositive andforzero current issetto3/4oftheoutput range. The current sense amplifier isinverting; discharge\ncurrent causes VIOUT todecrease and charge current causes VIOUT toincrease. Therefore, themeasurement\nrange fordischarge currents is3times themeasurement range forcharge currents.\nThe current-sense amplifier ispreceded byamultiplexer that allows measurement ofeither theSENSEN or\nSENSEP input with respect toVSS. The Host selects thepinformeasurement bywriting theI_AMP_CAL bitin\ntheCONFIG_1 register. The Host then calculates thevoltage across thesense resistor bysubtracting the\nmeasured voltage atSENSEN from themeasured voltage atSENSEP. IftheSENSEN andVSS connections are\nsuch that charge and discharge currents donotflow through theconnection between them; that is,there isno\nvoltage drop between SENSEN and VSS due tothecurrent being measured, then themeasurement ofthe\nSENSEN voltage canberegarded asacalibration step and stored bytheHost foruseasapseudo-constant in\ntheVSENSE calculation. The SENSEN voltage measurement would then only need updating when changing\nenvironmental conditions warrant.\nThe Host sets GVIOUT bywriting theI_GAIN bitintheCONFIG_1 register. The available gains of4and8enable\noperation with avariety ofsense-resistor values over abroad range ofpack currents. The gain may bechanged\natanytime allowing fordynamic range and resolution adjustment. The input and output ranges oftheamplifier\naredetermined bythevalue oftheREF_SEL bitintheCONFIG_2 register. These values areshown inTable 2.\nBecause thecurrent amplifier isinverting, theMincolumn under Output Range corresponds totheMax column\nunder Input Range. Likewise, theMax column under Output Range corresponds totheMincolumn under Input\nRange.\nThe actual current iscalculated from themeasured voltage (VIOUT) asfollows. Note thatVSENSE ispositive when\ndischarge current isflowing. Inkeeping with battery pack conventions, thesign ofISENSE isinverted sothat\ndischarge current isnegative.\n(4)\n17BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) SENSEN orSENSEP measured with respect toVSS.\n(2) Output range assumes typical value ofVIOUT atISENSE =0.Fornon-typical values, theoutput range willshift accordingly.\n(3) Assumes 1mΩRSENSE andADC reference voltage of1.5Vand3.0Vwhen REF_SEL =0and1,respectively.Table 2.Current Amplifier Configurations\nREF_SEL I_GAIN GainVIOUT (V)at\nISENSE =0\n(typical)Input Range(1)\n(mV)Output Range(2)\n(V) ISENSE Range (A)at\nRSENSE =1mΩISENSE Resolution\n(mA)w/10-bit\nADC(3)Min Max Min Max\n0 0 4 1.0 –62.5 187.5 0.25 1.25 –62.5 –187.5 366\n0 1 8 1.0 –14 91 0.27 1.11 –14–91 183\n1 0 4 2.0 –125 375 0.5 2.5 –125–375 732\n1 1 8 2.0 –62.5 187.5 0.5 2.5 –62.5 –187.5 366\n8.3.2.4 Overcurrent Monitoring\nThe BQ76925 device also includes acomparator formonitoring thecurrent-sense resistor and alerting theHost\nwhen thevoltage across thesense resistor exceeds aselected threshold. The available thresholds range from\n25mVto400 mVand aresetbywriting theI_THRESH bitsintheCONFIG_1 register. Positive (discharge) or\nnegative (charge) current may bemonitored bysetting theI_COMP_POL bitintheCONFIG_1 register. Bythe\nchoice ofsense resistor and threshold, avariety oftrippoints are possible tosupport awide range of\napplications.\nThe comparator result isdriven through theopen-drain ALERT output tosignal thehost when thethreshold is\nexceeded. This feature can beused towake uptheHost onconnection ofaload ortoalert theHost toa\npotential fault condition. The ALERT pinstate isalso available byreading theALERT bitintheSTATUS register.\n8.3.2.5 Temperature Monitoring\nToenable temperature measurements bytheHost, theBQ76925 device provides theLDO regulator voltage ona\nseparate output pin(VTB) forbiasing anexternal thermistor network. Inorder tominimize power consumption,\ntheHost may switch theVTB output onand offbywriting totheVTB_EN bitinthePOWER_CTL register. Note\nthatiftheLDO isback-fed byanexternal source, theVTB bias willbeswitched totheexternal source.\nInatypical application, thethermistor network willconsist ofaresistor inseries with anNTC thermistor, forming\naresistor divider where theoutput isproportional totemperature. This output may bemeasured bytheHost ADC\ntodetermine temperature.\n8.3.2.5.1 Internal Temperature Monitoring\nThe internal temperature (TINT)oftheBQ76925 device can bemeasured bysetting VCOUT_SEL =‘01’and\nCELL_SEL =‘110’intheCELL_CTL register. Inthis configuration, avoltage proportional totemperature\n(VTEMP_INT )isoutput ontheVCOUT pin.This voltage isrelated totheinternal temperature asfollows:\nVTEMP_INT (mV) =VTEMP_INT (TINT=25°C)–TINT(°C)×ΔVTEMP_INT (5)\n8.3.3 CellBalancing andOpen CellDetection\nThe BQ76925 device integrates cell-balancing FETs that areindividually controlled bytheHost. The balancing\nmethod isresistive bleed balancing, where thebalancing current issetbytheexternal cellinput resistors. The\nmaximum allowed balancing current is50mApercell.\nThe Host may activate one ormore cellbalancing FETs bywriting theBAL_n bitsintheBAL_CTL register. To\nallow thegreatest flexibility, theHost hascomplete control over thebalancing FETs. However, inorder toavoid\nexceeding themaximum cellinput voltage, theBQ76925 willprevent twoadjacent balancing FETs from being\nturned onsimultaneously. Iftwo adjacent bits inthebalance control register aresetto1,neither balancing\ntransistor willbeturned on.The Host based balancing algorithm must also limit thepower dissipation tothe\nmaximum ratings ofthedevice.\nInanormal system, closing acell-balancing FET willcause 2cellvoltages toappear across one cellinput. This\nfactcanbeutilized todetect acellsense-line open condition, that is,abroken wire from thecell-sense point to\ntheBQ76925 VCn input. Table 3shows how this can beaccomplished. Note that thenormal cell-voltage\nmeasurements may represent asaturated orfull-scale reading. However, these willnormally bedistinguishable\nfrom theopen-cell measurement.\n18BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 3.Open CellDetection Method\nKelvin\ninput to\ntestMethod 1 Method 2\nTurn On MeasureResult\nTurn On MeasureResult\nNormal Open Normal Open\nVC0 BAL_1 CELL2 CELL2 +0.5×CELL1 CELL2\nVC1 BAL_2 CELL3 CELL3 +0.5×CELL2 CELL3\nVC2 BAL_3 CELL4 CELL4 +0.5×CELL3 CELL4 BAL_2 CELL1 CELL1 +0.5×CELL2 CELL1\nVC3 BAL_4 CELL5 CELL5 +0.5×CELL4 CELL5 BAL_3 CELL2 CELL2 +0.5×CELL3 CELL2\nVC4 BAL_5 CELL6 CELL6 +0.5×CELL5 CELL6 BAL_4 CELL3 CELL3 +0.5×CELL4 CELL3\nVC5 BAL_5 CELL4 CELL4 +0.5×CELL5 CELL4\nVC6 BAL_6 CELL5 CELL5 +0.5×CELL6 CELL5\nNOTE\nThe cell amplifier headroom limits discussed above apply totheopen-cell detection\nmethod because byvirtue ofclosing aswitch between 2cellinputs, internal tothedevice\nthisappears asanextreme cellimbalance. Therefore, when testing foranopen onCELL2\nbyclosing theCELL1 balancing FET, theCELL2 measurement willbeless than the\nexpected normal result due togain loss caused bytheimbalance. However, theCELL2\nmeasurement willstillincrease under thiscondition sothatadifference between open (no\nchange) andnormal (measured voltage increases) canbedetected.\n8.4 Device Functional Modes\n8.4.1 Power Modes\n8.4.1.1 POWER ONRESET (POR)\nWhen initially powering uptheBQ76925 device, thevoltage ontheBAT pinmust exceed VPOR(4.7-V maximum)\nbefore thedevice willturn on.Following this, thedevice willremain operational aslong asthevoltage onBAT\nremains above VSHUT (3.6-V maximum). IftheBAT voltage falls below VSHUT,thedevice willshut down.\nRecovery from shutdown occurs when BAT rises back above theVPORthreshold andisequivalent toaPOR. The\nVPORthreshold following ashutdown depends ontheminimum level reached byBAT after crossing below VSHUT.\nIfBAT does notfallbelow approximately 1.4V,ahigher VPOR(7.5-V maximum) applies. This isillustrated in\nFigure 12.\nVSHUTVPOR\nInitial BAT <VPOR\nInitial BAT >\n1.4 VVBAT\nOFF ON OFF ON1.4 V\n1.4 V\n19BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 12.Power OnState vsVBAT\nFollowing apower onreset, allvolatile registers assume their default state. Therefore, care must betaken that\ntransients ontheBAT pinduring normal operation donotfallbelow VSHUT.Toavoid thiscondition insystems\nsubject toextreme transients orbrown-outs, ahold-up circuit such astheoneshown inthefunctional diagram is\nrecommended. When using ahold-up circuit, care must betaken toobserve theBAT toVC6 maximum ratings.\n8.4.1.2 STANDBY\nIndividual device functions such ascelltranslator, current amplifier, reference, and current comparator can be\nenabled anddisabled under Host control bywriting tothePOWER_CTL register. The STANDBY feature canbe\nused tosave power bydisabling functions that areunused. Intheminimum power standby mode, alldevice\nfunctions canbeturned offleaving only the3.3-V regulator active.\n8.4.1.3 SLEEP\nInaddition toSTANDBY, there isalso aSLEEP mode. InSLEEP mode theHost orders theBQ76925 device to\nshutdown allinternal circuitry and allfunctions including theLDO regulator. The device consumes aminimal\namount ofcurrent (<1.5μA)inSLEEP mode due only toleakage and powering ofthewake-up detection\ncircuitry.\nSLEEP mode isentered bywriting a‘1’totheSLEEP bitinthePOWER_CTL register. Wake-up isachieved by\npulling uptheALERT pin; however, thewake-up circuitry isnotarmed until thevoltage atV3P3 drops to\napproximately 0V.Tofacilitate thedischarge ofV3P3, aninternal 3-kΩpulldown resistor isconnected from\nV3P3 toVSS during thetime that sleep mode isactive. Once V3P3 isdischarged, theBQ76925 may be\nawakened bypulling theALERT pinabove VWAKE (2-V maximum).\nThe SLEEP_DIS bitinthePOWER_CTL register acts asanoverride totheSLEEP function. When SLEEP_DIS\nissetto‘1’,writing theSLEEP bithasnoeffect (that is,SLEEP mode cannot beentered). IfSLEEP_DIS isset\nafter SLEEP mode hasbeen entered, thedevice willimmediately exitSLEEP mode. This scenario canarise if\nSLEEP_DIS issetafter SLEEP isset, butbefore V3P3 has discharged below avalid operating voltage. This\nscenario canalso occur iftheV3P3 pinisheld upbyexternal circuitry andnotallowed tofully discharge.\nIftheovercurrent alert function isnotused, theALERT pincanfunction asadedicated wake-up pin.Otherwise,\ntheALERT pinwillnormally bepulled uptotheLDO voltage, socare must betaken inthesystem design sothat\nthewake-up signal does notinterfere with proper operation oftheregulator.\nA6 A5 A0... R/W D7 D6 D0... C7 C6 C0...\nStart Address DataCRC\n(optional)StopSCL\nSDA ACK ACK ACK\n20BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.5 Programming\n8.5.1 Host Interface\nThe Host communicates with theAFE through anI2Cinterface. ACRC byte may optionally beused toensure\nrobust operation. The CRC iscalculated over allbytes inthemessage according tothepolynomial x8+x2+x+\n1.\n8.5.1.1 I2CAddressing\nInorder toreduce communications overhead, theaddressing scheme fortheI2Cinterface combines theslave\ndevice address anddevice register addresses intoasingle 7-bit address asshown below.\nADDRESS[6:0] =(I2C_GROUP_ADDR[3:0] <<3)+REG_ADDR[4:0]\nThe I2C_GROUP_ADDR isa4-bit value stored intheEEPROM. REG_ADDR isthe5-bit register address being\naccessed, and can range from 0x00 –0x1F. The factory programmed value ofthegroup address is‘0100 ’.\nContact TIifanalternative group address isrequired.\nForthedefault I2C_GROUP_ADDR, thecombined address canbeformed asshown inTable 4.\nTable 4.Combined I2CAddress forDefault Group\nAddress\nADDRESS[6:0]\n6 5 4:0\n0 1 Register address\n8.5.1.2 Bus Write Command toBQ76925\nThe Host writes totheregisters oftheBQ76925 device asshown inFigure 13.The BQ76925 acknowledges\neach received byte bypulling theSDA linelowduring theacknowledge period.\nThe Host may optionally send aCRC after theData byte asshown. The CRC forwrite commands isenabled by\nwriting theCRC_EN bitintheCONFIG_2 register. IftheCRC isnotused, then theHost generates theStop\ncondition immediately after theBQ76925 acknowledges receipt oftheData byte.\nWhen theCRC isdisabled, theBQ76925 device willactonthecommand onthefirst rising edge ofSCL\nfollowing theACK oftheData byte. This occurs aspart ofthenormal bussetup prior toaStop. IfaCRC byte is\nsent while theCRC isdisabled, thefirstrising edge oftheSCL following theACK willbetheclocking ofthefirst\nbitoftheCRC. The BQ76925 device does notdistinguish these twocases. Inboth cases, thecommand will\ncomplete normally, andinthelatter case theCRC willbeignored.\nFigure 13.I2CWrite Command\n8.5.1.3 Bus Read Command from BQ76925 Device\nThe Host reads from theregisters oftheBQ76925 device asshown inFigure 14.This protocol issimilar tothe\nwrite protocol, except thattheslave now drives data back totheHost. The BQ76925 device acknowledges each\nreceived byte bypulling theSDA linelowduring theacknowledge period. When theBQ76925 device sends data\nback totheHost, theHost drives theacknowledge.\nThe Host may optionally request aCRC byte following theData byte asshown. The CRC forread commands is\nalways enabled, butnotrequired. IftheCRC isnotused, then theHost simply NACK ’stheData byte and then\ngenerates theStop condition.\nA6 A5 A0... R/W D0... C7 C6 C0...\nStart Address StopSCL\nSDA ACK D7 D6 ACK NACK\nSlave\nDrives CRC\n(optional) Master\nDrives NACKSlave\nDrives Data\n21BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFigure 14.I2CRead Command\n22BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.6 Register Maps\nAddress Name Access D7 D6 D5 D4 D3 D2 D1 D0\n0x00 STATUS R/W ALERT CRC_ERR POR\n0x01 CELL_CTL R/W VCOUT_SEL CELL_SEL\n0x02 BAL_CTL R/W BAL_6 BAL_5 BAL_4 BAL_3 BAL_2 BAL_1\n0x03 CONFIG_1 R/W I_THRESH I_COMP_POL I_AMP_CAL I_GAIN\n0x04 CONFIG_2 R/W CRC_EN REF_SEL\n0x05 POWER_CTL R/W SLEEP SLEEP_DIS I_COMP_EN I_AMP_EN VC_AMP_EN VTB_EN REF_EN\n0x06 Reserved R/W\n0x07 CHIP_ID RO CHIP_ID\n0x08 –0x0F Reserved R/W\n0x10 VREF_CAL EEPROM VREF_OFFSET_CORR VREF_GAIN_CORR\n0x11 VC1_CAL EEPROM VC1_OFFSET_CORR VC1_GAIN_CORR\n0x12 VC2_CAL EEPROM VC2_OFFSET_CORR VC2_GAIN_CORR\n0x13 VC3_CAL EEPROM VC3_OFFSET_CORR VC3_GAIN_CORR\n0x14 VC4_CAL EEPROM VC4_OFFSET_CORR VC4_GAIN_CORR\n0x15 VC5_CAL EEPROM VC5_OFFSET_CORR VC5_GAIN_CORR\n0x16 VC6_CAL EEPROM VC6_OFFSET_CORR VC6_GAIN_CORR\n0x17 VC_CAL_EXT_1 EEPROM VC1_OC_4 VC1_GC_4 VC2_OC_4 VC2_GC_4\n0x18 VC_CAL_EXT_2 EEPROM VC3_OC_4 VC3_GC_4 VC4_OC_4 VC4_GC_4 VC5_OC_4 VC5_GC_4 VC6_OC_4 VC6_GC_4\n0x10 –0x1A Reserved EEPROM\n0x1B VREF_CAL_EXT EEPROM 1 VREF_OC_5 VREF_OC_4 VREF_GC_4\n0x1C –0x1F Reserved EEPROM\n8.6.1 Register Descriptions\nTable 5.STATUS Register\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x00 STATUS R/W ALERT CRC_ERR POR\nDefaults: 0 0 0 0 0 0 0 1\n(1) This bitmust bekept =0ALERT: Over-current alert. Reflects state oftheover-current comparator. ‘1’=over-current.\nCRC_ERR: CRC error status. Updated onevery I2Cwrite packet when CRC_EN =‘1’.‘1’=CRC error.\nPOR: Power onreset flag. Setoneach power-up andwake-up from sleep. May becleared bywriting with ‘0’.\nTable 6.CELL_CTL\nAddress Name Type D7(1)D6 D5 D4 D3 D2 D1 D0\n0x01 CELL_CTL R/W VCOUT_SEL CELL_SEL\nDefaults: 0 0 0 0 0\nVCOUT_SEL: VCOUT MUX select. Selects theVCOUT pinfunction asfollows.\nTable 7.VCOUT PinFunctions\nVCOUT_SEL VCOUT\n00 VSS\n01 VCn (ndetermined byCELL_SEL)\n10 VREF ×0.5\n11 VREF ×0.85\nCELL_SEL: Cell select. Selects theVCn input foroutput onVCOUT when VCOUT_SEL =‘01’.\n23BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 8.CellSelection\nVCOUT_SEL CELL_SEL VCOUT\n01 000 VC1\n01 001 VC2\n01 010 VC3\n01 011 VC4\n01 100 VC5\n01 101 VC6\n01 110 VTEMP,INT\n01 111 Hi-Z\nTable 9.BAL_CTL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x02 BAL_CTL R/W BAL_6 BAL_5 BAL_4 BAL_3 BAL_2 BAL_1\nDefaults: 0 0 0 0 0 0 0 0\nBAL_n: Balance control forcelln.When set, turns onbalancing transistor forcelln.Setting oftwoadjacent\nbalance controls isnotpermitted. Iftwoadjacent balance controls areset,neither cellbalancing transistor willbe\nturned on.However, theBAL_n bitswillretain their values.\nTable 10.CONFIG_1\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x03 CONFIG_1 R/W I_THRESH I_COMP_POL I_AMP_CAL I_GAIN\nDefaults: 0 0 0 0 0\nI_THRESH: Current comparator threshold. Sets thethreshold ofthecurrent comparator asfollows:\nTable 11.Current Comparator Threshold\nI_THRESH Comparator Threshold\n0x0 25mV\n0x1 50mV\n0x2 75mV\n0x3 100mV\n0x4 125mV\n0x5 150mV\n0x6 175mV\n0x7 200mV\n0x8 225mV\n0x9 250mV\n0xA 275mV\n0xB 300mV\n0xC 325mV\n0xD 350mV\n0xE 375mV\n0xF 400mV\nI_COMP_POL: Current comparator polarity select. When ‘0’,trips ondischarge current (SENSEP >SENSEN).\nWhen ‘1’,trips oncharge current (SENSEP <SENSEN).\nI_AMP_CAL: Current amplifier calibration. When ‘0’,current amplifier reports SENSEN with respect toVSS.\nWhen ‘1’,current amplifier reports SENSEP with respect toVSS. This bitcanbeused foroffset cancellation as\ndescribed under OPERATIONAL OVERVIEW.\nI_GAIN: Current amplifier gain. Sets thenominal gain ofthecurrent amplifier asfollows.\n24BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 12.Nominal Gain of\ntheCurrent Amplifier\nI_GAIN Current amp\ngain\n0 4\n1 8\nTable 13.CONFIG_2\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x04 CONFIG_2 R/W CRC_EN REF_SEL\nDefaults: 0 0 0 0 0 0 0 0\nCRC_EN: CRC enable. Enables CRC comparison onwrite. When ‘1’,CRC isenabled. CRC onread isalways\nenabled butisoptional forHost.\nREF_SEL: Reference voltage selection. Sets reference voltage output onVREF pin, cell-voltage amplifier gain\nandVIOUT output range.\nTable 14.Reference Voltage Selection\nREF_SEL VREF (V) VCOUT Gain VIOUT Output Range (V)\n0 1.5 0.3 0.25 –1.25\n1 3.0 0.6 0.5–2.5\nTable 15.POWER_CTL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x05 POWER_CTL R/W SLEEP SLEEP_DIS I_COMP_EN I_AMP_EN VC_AMP_EN VTB_EN REF_EN\nDefaults: 0 0 0 0 0 0 0 0\nSLEEP: Sleep control. Setto‘1’toputdevice tosleep\nSLEEP_DIS: Sleep mode disable. When ‘1’,disables thesleep mode.\nI_COMP_EN: Current comparator enable. When ‘1’,comparator isenabled. Disable tosave power.\nI_AMP_EN: Current amplifier enable. When ‘1’,current amplifier isenabled. Disable tosave power.\nVC_AMP_EN: Cell amplifier enable. When ‘1’,cellamplifier isenabled. Disable tosave power.\nVTB_EN: Thermistor bias enable. When ‘1’,theVTB pinisinternally switched totheV3P3 voltage.\nREF_EN: Voltage reference enable. When ‘1’,the1.5/3.0Vreference isenabled. Disable tosave power\nTable 16.CHIP_ID\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x07 CHIP_ID RO CHIP_ID\nDefaults: 0x10\nCHIP_ID: Silicon version identifier.\n25BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 17.VREF_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x10 VREF_CAL EEPROM VREF_OFFSET_CORR VREF_GAIN_CORR\nVREF_OFFSET_CORR: Lower 4bits ofoffset-correction factor forreference output. The complete offset-\ncorrection factor isobtained byconcatenating thisvalue with thethetwomost significant bitsVREF_OC_5 and\nVREF_OC_4, which arestored intheVREF_CAL_EXT register. The final value isa6-bit signed 2’scomplement\nnumber intherange –32to+31with avalue of1mVperLSB. See description ofusage inDetailed Description .\nVREF_GAIN_CORR: Lower 4bitsofgain correction factor forreference output. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVREF_GC_4, which isstored inthe\nVREF_CAL_EXT register. The final value isa5-bit signed 2’scomplement number intherange –16to+15 with\navalue of0.1% perlsb.See description ofusage inDetailed Description .\nTable 18.VC1_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x11 VC1_CAL EEPROM VC1_OFFSET_CORR VC1_GAIN_CORR\nVC1_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 1translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC1_OC_4, which isstored\nintheVC_CAL_EXT_1 register. The final value isa5-bit signed 2’scomplement number intherange -16to+15\nwith avalue of1mVperlsb.See description ofusage inDetailed Description .\nVC1_GAIN_CORR: Lower 4bits ofgain correction factor forcell1translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC1_GC_4, which isstored inthe\nVC_CAL_EXT_1 register. The final value isa5-bit signed 2’scomplement number intherange -16to+15with a\nvalue of0.1% perlsb.See description ofusage inDetailed Description .\nTable 19.VC2_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x12 VC2_CAL EEPROM VC2_OFFSET_CORR VC2_GAIN_CORR\nVC2_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 2translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC2_OC_4, which isstored\nintheVC_CAL_EXT_1 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15\nwith avalue of1mVperLSB. See description ofusage inSee description ofusage inDetailed Description .\nVC2_GAIN_CORR: Lower 4bits ofgain correction factor forcell2translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC2_GC_4, which isstored inthe\nVC_CAL_EXT_1 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15with a\nvalue of0.1% perLSB. See description ofusage inDetailed Description .\nTable 20.VC3_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x13 VC3_CAL EEPROM VC3_OFFSET_CORR VC3_GAIN_CORR\nVC3_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 3translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC3_OC_4, which isstored\nintheVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15\nwith avalue of1mVperlsb.See description ofusage inDetailed Description .\nVC3_GAIN_CORR: Lower 4bits ofgain correction factor forcell3translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC3_GC_4, which isstored inthe\nVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15with a\nvalue of0.1% perlsb.See description ofusage inDetailed Description .\n26BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 21.VC4_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x14 VC4_CAL EEPROM VC4_OFFSET_CORR VC4_GAIN_CORR\nVC4_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 4translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC4_OC_4, which isstored\nintheVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15\nwith avalue of1mVperlsb.See description ofusage inDetailed Description .\nVC4_GAIN_CORR: Lower 4bits ofgain correction factor forcell4translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC4_GC_4, which isstored inthe\nVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15with a\nvalue of0.1% perlsb.See description ofusage inDetailed Description .\nTable 22.VC5_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x15 VC5_CAL EEPROM VC5_OFFSET_CORR VC5_GAIN_CORR\nVC5_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 5translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC5_OC_4, which isstored\nintheVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15\nwith avalue of1mVperLSB. See description ofusage inDetailed Description .\nVC5_GAIN_CORR: Lower 4bits ofgain correction factor forcell5translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC5_GC_4, which isstored inthe\nVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15with a\nvalue of0.1% perLSB. See description ofusage inDetailed Description .\nTable 23.VC6_CAL\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x16 VC6_CAL EEPROM VC6_OFFSET_CORR VC6_GAIN_CORR\nVC6_OFFSET_CORR: Lower 4bits ofoffset correction factor forcell 6translation. The complete offset\ncorrection factor isobtained byconcatenating thisvalue with themost significant bitVC6_OC_4, which isstored\nintheVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15\nwith avalue of1mVperLSB. See description ofusage inDetailed Description .\nVC6_GAIN_CORR: Lower 4bits ofgain correction factor forcell6translation. The complete gain correction\nfactor isobtained byconcatenating thisvalue with themost significant bitVC6_GC_4, which isstored inthe\nVC_CAL_EXT_2 register. The final value isa5-bit signed 2’scomplement number intherange –16to+15with a\nvalue of0.1% perLSB. See description ofusage inDetailed Description .\nTable 24.VC_CAL_EXT_1\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x17 VC_CAL_EXT_1 EEPROM VC1_OC_4 VC1_GC_4 VC2_OC_4 VC2_GC_4\nVC1_OC_4: Most significant bitofoffset correction factor forcell1translation. See Table 18register description\nfordetails.\nVC1_GC_4: Most significant bitofgain correction factor forcell1translation. See Table 18register description\nfordetails.\nVC2_OC_4: Most significant bitofoffset correction factor forcell2translation. See Table 19register description\nfordetails.\nVC2_GC_4: Most significant bitofgain correction factor forcell2translation. See Table 19register description\nfordetails.\n27BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable 25.VC_CAL_EXT_2\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x18 VC_CAL_EXT_2 EEPROM VC3_OC_4 VC3_GC_4 VC4_OC_4 VC4_GC_4 VC5_OC_4 VC5_GC_4 VC6_OC_4 VC6_GC4\nVC3_OC_4: Most significant bitofoffset correction factor forcell3translation. See Table 20register description\nfordetails.\nVC3_GC_4: Most significant bitofgain correction factor forcell3translation. See Table 20register description\nfordetails.\nVC4_OC_4: Most significant bitofoffset correction factor forcell4translation. See Table 21register description\nfordetails.\nVC4_GC_4: Most significant bitofgain correction factor forcell4translation. See Table 21register description\nfordetails.\nVC5_OC_4: Most significant bitofoffset correction factor forcell5translation. See Table 22register description\nfordetails.\nVC5_GC_4: Most significant bitofgain correction factor forcell5translation. See Table 22register description\nfordetails.\nVC6_OC_4: Most significant bitofoffset correction factor forcell6translation. See Table 23register description\nfordetails.\nVC6_GC_4: Most significant bitofgain correction factor forcell6translation. See Table 23register description\nfordetails.\nTable 26.VREF_CAL_EXT\nAddress Name Type D7 D6 D5 D4 D3 D2 D1 D0\n0x1B VREF_CAL_EXT EEPROM 1 VREF_OC_5 VCREF_OC_4 VREF_GC4\nVREF_OC_5: Most significant bitofoffset correction factor forreference output. See Table 17register\ndescription fordetails.\nVREF_OC_4: Next most significant bitofoffset correction factor forreference output. See Table 17register\ndescription fordetails.\nVREF_GC_4: Most significant bitofgain correction factor forreference output. See Table 17register description\nfordetails.\nPACK+\n \n \nRBAT  \n \nCBAT   \n \nBAT  \n \n \n \nVREG \n \n \nbq76925   \n RVCTL \n \n \nVCTL\nV3P3   \n \n \n \nCV3P3\n4.7  µFZ1\nCV3P3-2\n10 µFRV3P3\n10 \x9f\x03\n3.3 V  \n28BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe BQ76925 device isahost-controlled analog front end (AFE), providing theindividual cellvoltages, pack\ncurrent, and temperature tothehost system. The host controller may usethisinformation tocomplete thepack\nmonitoring, balancing, andprotection functions forthe3-series to6-series cellLi-ion/Li-Polymer battery.\nThe section below highlights several recommended implementations when using this device. Adetailed\nBQ76925 Application report, SLUA619 ,together with anexample implementation report using BQ76925 and\nMSP430G2xx2, SLUA707 ,areavailable atwww.ti.com .\n9.1.1 Recommended System Implementation\n9.1.1.1 Voltage, Current, andTemperature Outputs\nThe BQ76925 device provides voltage, current, andtemperature outputs inanalog form. Amicrocontroller (MCU)\nwith ananalog-to-digital converter (ADC) isrequired tocomplete themeasurement system. Aminimum ofthree\ninput-ADC channels oftheMCU arerequired tomeasure cellvoltages, current, and temperature output. The\nBQ76925 device cansupply anexternal reference fortheMCU ADC reference, Compare theinternal reference\nvoltage specification oftheMCU todetermine ifusing theAFE reference would improve themeasurement\naccuracy.\n9.1.1.2 Power Management\nThe BQ76925 device candisable varies functions forpower management. Refer tothePOWER_CTL registers in\nthisdocument fordetailed descriptions. Additionally, theMCU can puttheBQ76925 device into SHUTDOWN\nmode bywriting tothe[SLEEP] bitinthePOWER_CTL register. The wake upcircuit does notactivate until the\nV3P3 iscompleting discharge to0V.Once thewake upcircuit isactivated, pulling theALERT pinhigh canwake\nupthedevice. This means, once theSLEEP command issent, theBQ76925 device remains inSHUTDOWN\nmode andcannot wake upifV3P3 is>0V.\n9.1.1.3 Low Dropout (LDO) Regulator\nWhen theLDO load current ishigher than 4mA, theLDO must beused with anexternal pass transistor. Inthis\nconfiguration, ahigh-gain bypass device isrecommended. ZXTP25040DFH and IRLML9303 are example\ntransistors. AZ1diode isrecommended toprotect thegate-source orbase emitter ofthebypass transistor.\nAdding theRV3P3 and CV3P3-2 filter helps toisolate theload from theV3P3 transient caused bytheload and the\ntransients onBAT.\nFigure 15.LDO Regulator\nbq76925 \n \n \n \n \n \n \n \n     \n \n \n \n \n V3P3 VC6\nVC5\nVC4\nVC3\nVC2VCTL\nVTB\nVCOUT\nVIOUT\nSENSEPSCL\nSDA\nVSSVC0VC1\nALERTVREF\n SENSEN BAT\nRINCIN\nRIN\nRIN\nRIN\nRIN\nRIN\nRINCIN\nCIN\nCIN\nCIN\nCIN\nCINRBATCBAT\nRSENSERSENSEN RSENSEPCSENSECV3P3\nCREF\nCTHRTH\nCOUT\nCOUTPACK+\nPACK - I2C \nInterface3.3 V for \nMCU/LEDU supply\nADC \nReference\nADC ch1\nTemperature\nADC ch2\nCell Voltage\nADC ch3\nPack Current\nGPIO\nOvercurrent AlertRNTCZBATDBAT(Optional) Hold-up circuit\nRVCTL(Optional) Bypass circuit for >4 mA support (Optional) I2C and Alert pullup resistors\n29BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedApplication Information (continued)\n9.1.1.4 Input Filters\nTIrecommends touseinput filters forBAT, VCx, andSENSEN/P pins toprotect theBQ76925 device from large\ntransients caused byswitching ofthebattery load.\nAdditionally, thefilter onBAT also avoids unintentional reset oftheAFE when thebattery voltage suddenly\ndrops. Tofurther avoid anunwanted reset, ahold-up circuit using ablocking diode canbeadded inseries with\ntheinput filter. Azener diode clamp may beadded inparallel with thefilter capacitor toprevent therepeated\npeak transients thatpump upthefilter capacitor beyond thedevice absolute maximum rating.\n9.1.1.5 Output Filters\nOutput capacitors areused onV3P3, VREF, VCOUT, andVIOUT forstability. These capacitors also function as\nbypass capacitors inresponse totheMCU internal switching and ADC operation. Additional filtering may be\nadded tothese output pins tosmooth outnoisy signals prior toADC conversion. For theV3P3 case, an\nadditional filter helps reduce thetransient onthepower input connected totheBQ76925 device\'s V3P3 pin.\n9.1.2 CellBalancing\nThe BQ76925 device integrates cellbalancing FETs thatarecontrolled individually bythehost. The device does\nnotautomatically duty cycle thebalancing FETs such that cellvoltage measurement forprotection detection is\ntaken when balancing isoff.The host MCU isresponsible forsuch management. Otherwise, theMCU isfree to\nturn onthevoltage measurement during cellbalancing, which enables theopen-cell detection method described\ninthisdocument. However, theBQ76925 device does prevent twoadjacent balancing FETs from being turned\nonsimultaneously. Ifsuch acondition occurs, both adjacent transistors willremain off.\n9.2 Typical Application\nFigure 16.Typical Schematic\n30BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Application (continued)\n(1) RIN,MIN =0.5×(VCn MAX/50mA) ifcellbalancing used sothatmaximum recommended cellbalancing current isnotexceeded.9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 27.\nTable 27.Design Parameters\nPARAMETER MIN TYP MAX UNIT\nRBAT BAT filter resistance 100 Ω\nCBAT BAT filter capacitance 10 µF\nRIN External cellinput resistance(1)100 Ω\nCIN External cellinput capacitance 0.1 1 10 µF\nRSENSEN\nRSENSEPCurrent sense input filter resistance 1K Ω\nCSENSE Current sense input filter capacitance 0.1 µF\nRVCTL VCTL pullup resistanceWithout external bypass transistor 0\nΩ\nWith external bypass transistor 200K\nCV3P3 V3P3 output capacitanceWithout external bypass transistor 4.7\nµF\nWith external bypass transistor 1.0\nCREF VREF output capacitance 1.0 µF\nCOUT ADC channel output capacitanceVCOUT 0.1 µF\nVIOUT 470 2000 pF\n9.2.2 Detailed Design Procedure\nThe following isthedetailed design procedure.\n1.Select aproper MCU tocomplete thebattery management solution. Refer totheBQ76925 Application report,\nSLUA619 onMCU requirement.\n2.Based onthesystem design, determine ifanalternative cellconnection for4-series and 5-series battery\npack isneeded. Refer tothe“Cell Amplifier Headroom Under BAT Voltage Drop ”section ofthisdocument.\n3.Determine ifahold-up circuit forBAT and/or anexternal bypass transistor isneeded based onthesystem\ndesign. Follow thereference schematic tocomplete thecircuit design.\n4.Anexample circuit design and MCU code implementation isdocumented inSLUA707 using BQ79625 and\nMSP430G2xx2.\n31BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated9.2.3 Application Curves\nLoad step =3.7mA\nFigure 17.Voltage Regulator With Internal FETLoad step =40.4 mA\nFigure 18.Voltage Regulator With External FET\nFigure 19.VCOUT Settling With 200mVStep Figure 20.VIOUT Settling With 200mVStep\nbq76925 \n \n \n \n \n \n \n \n     \n \n \n \n \n V3P3 VC6\nVC5\nVC4\nVC3\nVC2VCTL\nVTB\nVCOUT\nVIOUT\nSENSEPSCL\nSDA\nVSSVC0VC1\nALERTVREF\n SENSEN BAT\nRINCIN\nRIN\nRIN\nRIN\nRIN\nRIN\nRINCIN\nCIN\nCIN\nCIN\nCIN\nCINRBAT CBAT\nRSENSERSENSEN RSENSEPCSENSECV3P3\nCREF\nCTHRTH\nCCOUT\nCIOUTPACK+\nPACK-I2C \nInterface3.3 V \nSupply\nADC \nReference\nADC ch1\nTemperature\nADC ch2\nCell Voltage\nADC ch3\nPack Current\nGPIO\nOvercurrent AlertRNTC\nPlace input filters close to the bq76925Place output capacitors close to the bq76925Rfilter Cfilter\nRfilter CfilterRfilter CfilterRfilter Cfilter \n \n \n MCU\nIf additional input filters are applied to smooth \nout the signals into the MCU, those filters \nshould be placed close to the MCU ports \n32BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated10Power Supply Recommendations\nThe maximum operating voltage ontheBAT is26.4 V.Insome cases, apeak transient canbemore than twice\nthebattery ’sDCvoltage. Ensure thedevice does notgobeyond itsabsolute maximum rating.\n11Layout\n11.1 Layout Guidelines\n1.Place input filters forBAT, VCx, andSENSEN/P close tothedevice\n2.Place output capacitors onV3P3, VREF, VCOUT, andVIOUT close tothedevice\n3.Please output filters (ifany) close tothetarget device (forexample, theMCU ADC input ports)\n4.Isolate high-current and low-current groundings. The AFE, filter capacitors, and MCU grounds should\nconnect tothelow-current ground plane ofthePCB.\n11.2 Layout Example\nFigure 21.Filters andBypass Capacitors Placement\n \n \n \n \n \n \n \n \n  \nbq76925\n     \n \n \n \n V3P3 VC6\nVC5\nVC4\nVC3\nVC2VCTL\nVTB\nVCOUT\nVIOUT\nSENSEPSCL\nSDA\nVSSVC0VC1\nALERTVREF\nSENSENBAT\nRINCIN\nRIN\nRIN\nRIN\nRIN\nRIN\nRINCIN\nCIN\nCIN\nCIN\nCIN\nCINRBAT CBAT\nRSENSERSENSEN RSENSEPCSENSE CV3P3\nCREF\nCTHRTH\nCCOUT\nCIOUTPACK+\nPACK-  I2C \nInterface3.3V Supply\nADC \nReference\nADC ch1\nTemperature\nADC ch2\nCell Voltage\nADC ch3\nPack Current\nGPIO\nOvercurrent AlertRNTC\nRfilter Cfilter\nRfilter CfilterRfilter CfilterRfilter Cfilter \n \n \n MCU\n Power path\nLow current ground plane\nConnect high current and low current \nground at Battery -\n33BQ76925\nwww.ti.com SLUSAM9E –JULY 2011 –REVISED APRIL 2020\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedLayout Example (continued)\nFigure 22.Separate High-Current andLow-Current Grounds\n34BQ76925\nSLUSAM9E –JULY 2011 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: BQ76925Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\n•Semiconductor andICPackage Thermal Metrics ,SPRA953\n•Getting Started withtheBQ76925 ,SLUA619\n•3to6Cells Battery-Management System Based OnBQ76925 +MSP430G2xx2 ,SLUA707\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nBQ76925PW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -25 to 85 BQ76925\nBQ76925PWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -25 to 85 BQ76925\nBQ76925RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-1-260C-UNLIM -25 to 85 BQ76925\nBQ76925RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-1-260C-UNLIM -25 to 85 BQ76925\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Apr-2022\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nBQ76925PWR TSSOP PW202000 330.0 16.46.957.01.48.016.0 Q1\nBQ76925RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ76925RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nBQ76925PWR TSSOP PW 202000 356.0 356.0 35.0\nBQ76925RGER VQFN RGE 243000 367.0 367.0 35.0\nBQ76925RGET VQFN RGE 24250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nBQ76925PW PW TSSOP 20 70 530 10.2 3600 3.5\nBQ76925PW PW TSSOP 20 70 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: BQ76925PWR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (BAT): 4.2V to 26.4V
  - Maximum Input Voltage (VCn): Up to 36V (absolute maximum)
  
- **Current Ratings:**
  - Cell Balancing Current: Up to 50mA per cell
  - Input Current (SENSEP, SENSEN): -25mA to 70mA

- **Power Consumption:**
  - Normal Mode Supply Current: 40µA (typical)
  - Sleep Mode Supply Current: 1.5µA (maximum)

- **Operating Temperature Range:**
  - Functional: -40°C to 100°C
  - Storage: -65°C to 150°C

- **Package Type:**
  - Available in 20-pin TSSOP (PW) and 24-pin VQFN (RGE)

- **Special Features:**
  - Integrated cell balancing FETs
  - I2C interface for host communications
  - Overcurrent comparator with adjustable threshold
  - Supports open wire detection for cell sense lines
  - Integrated 3.3V regulator for powering external components

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **BQ76925** is a host-controlled analog front end (AFE) designed for monitoring, balancing, and protecting lithium-ion and lithium-polymer battery packs consisting of 3 to 6 series-connected cells. It provides an interface for measuring individual cell voltages, pack current, and temperature, enabling the host controller to detect unsafe operating conditions such as overvoltage, undervoltage, overtemperature, and cell imbalance.

#### Typical Applications:
- **Battery Management Systems (BMS):** Used in applications requiring precise monitoring and management of battery packs, such as:
  - Cordless power tools
  - Light electric vehicles (e-bikes, scooters)
  - Uninterruptible power supplies (UPS)
  - Medical equipment
  - Portable test equipment

The BQ76925 is particularly suited for applications where battery safety and performance are critical, providing essential data for state-of-charge and state-of-health assessments. Its integrated features, such as cell balancing and overcurrent protection, enhance the reliability and longevity of battery systems.