<DOC>
<DOCNO>
EP-0009034
</DOCNO>
<TEXT>
<DATE>
19800319
</DATE>
<IPC-CLASSIFICATIONS>
H02M-7/515 <main>H02M-1/06</main> G05F-5/00 H02M-7/505 
</IPC-CLASSIFICATIONS>
<TITLE>
two-stage commutation circuit for an inverter.
</TITLE>
<APPLICANT>
united technologies corpus<sep>united technologies corporation<sep>united technologies corporationunited technologies building 1, financial plazahartford, ct 06101us<sep>united technologies corporation<sep>
</APPLICANT>
<INVENTOR>
messer gordon john<sep>scorso jr clifford alfred<sep>messer, gordon john<sep>scorso, jr., clifford alfred<sep>messer, gordon john24, carriage drivetolland, connecticut 06084us<sep>scorso,clifford alfred jr.126 french roadbolton, connecticut 06040us<sep>messer, gordon john<sep>scorso,clifford alfred jr. <sep>messer, gordon john 24, carriage drive tolland, connecticut 06084us<sep>scorso,clifford alfred jr.126 french roadbolton, connecticut 06040us<sep>
</INVENTOR>
<ABSTRACT>
a two-stage commutation circuit for an inverter, each  having a different energy storage capability, commutates the  main semiconductor switches (14, 16) by creating a commu­ tation pulse suitable for the different levels of load current.   this improves overall inverter efficiency by decresing the  circulating commutation current at light loads due to  reduced size of the commutation and makeup pulses utilized  at the lower load current levels.  the control circuit for the  dual commutation circuits includes a voltage detector (72)  for sensing the level of the dc input voltage and current  detectors (76, 80) for sensing the times at which the load  current is essentially zero so that the transistion between the  commutation circuits (36, 38) will occur without perturba­ tions in the cyclic operation of the inverter.  
</ABSTRACT>
</TEXT>
</DOC>
