============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Fri Sep 26 18:13:13 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.249295s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (54.2%)

PHY-1001 : Build lut bridge;  0.046309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net u_udp_top/temac_clk will be merged with clock u_udp_top/u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u_udp_top/udp_clk will be routed on clock mesh
PHY-1001 : clock net u_udp_top/u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg_1/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 299 feed throughs used by 249 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  5.201498s wall, 3.015625s user + 0.046875s system = 3.062500s CPU (58.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 716 MB, peak memory is 655 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.561950s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (72.3%)

PHY-1001 : Build lut bridge;  0.048304s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net u_udp_top/temac_clk will be merged with clock u_udp_top/u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u_udp_top/udp_clk will be routed on clock mesh
PHY-1001 : clock net u_udp_top/u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg_1/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 299 feed throughs used by 249 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.137917s wall, 2.437500s user + 0.312500s system = 2.750000s CPU (66.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 727 MB, peak memory is 677 MB
