// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "05/08/2025 11:11:05"

// 
// Device: Altera 10CL040YF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	reset_n,
	led,
	unused_pin_l6,
	led_nios,
	esc_sclk_pin_m2,
	esc_ss_n_pin_m1,
	esc_cs_export_pin_m4,
	esc_mosi_pin_m3,
	esc_miso_pin_n2,
	esc_eepdone_input_export_pin_n1,
	reserved_reset_n,
	esc_spi_sint_export,
	unused_pin_p1,
	unused_pin_r2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	reset_n;
output 	led;
output 	unused_pin_l6;
output 	led_nios;
output 	esc_sclk_pin_m2;
output 	esc_ss_n_pin_m1;
output 	esc_cs_export_pin_m4;
output 	esc_mosi_pin_m3;
input 	esc_miso_pin_n2;
input 	esc_eepdone_input_export_pin_n1;
input 	reserved_reset_n;
input 	esc_spi_sint_export;
output 	unused_pin_p1;
output 	unused_pin_r2;

// Design Ports Information
// led	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_l6	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_nios	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_sclk_pin_m2	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_ss_n_pin_m1	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_cs_export_pin_m4	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_mosi_pin_m3	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserved_reset_n	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p1	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_r2	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_eepdone_input_export_pin_n1	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_spi_sint_export	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_miso_pin_n2	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \reserved_reset_n~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u0|count[0]~32_combout ;
wire \u0|count[0]~33 ;
wire \u0|count[1]~34_combout ;
wire \u0|count[1]~35 ;
wire \u0|count[2]~36_combout ;
wire \u0|count[2]~37 ;
wire \u0|count[3]~38_combout ;
wire \u0|count[3]~39 ;
wire \u0|count[4]~40_combout ;
wire \u0|count[4]~41 ;
wire \u0|count[5]~42_combout ;
wire \u0|count[5]~43 ;
wire \u0|count[6]~44_combout ;
wire \u0|count[6]~45 ;
wire \u0|count[7]~46_combout ;
wire \u0|count[7]~47 ;
wire \u0|count[8]~48_combout ;
wire \u0|count[8]~49 ;
wire \u0|count[9]~50_combout ;
wire \u0|count[9]~51 ;
wire \u0|count[10]~52_combout ;
wire \u0|count[10]~53 ;
wire \u0|count[11]~54_combout ;
wire \u0|count[11]~55 ;
wire \u0|count[12]~56_combout ;
wire \u0|count[12]~57 ;
wire \u0|count[13]~58_combout ;
wire \u0|count[13]~59 ;
wire \u0|count[14]~60_combout ;
wire \u0|count[14]~61 ;
wire \u0|count[15]~62_combout ;
wire \u0|count[15]~63 ;
wire \u0|count[16]~64_combout ;
wire \u0|count[16]~65 ;
wire \u0|count[17]~66_combout ;
wire \u0|count[17]~67 ;
wire \u0|count[18]~68_combout ;
wire \u0|count[18]~69 ;
wire \u0|count[19]~70_combout ;
wire \u0|count[19]~71 ;
wire \u0|count[20]~72_combout ;
wire \u0|count[20]~73 ;
wire \u0|count[21]~74_combout ;
wire \u0|count[21]~75 ;
wire \u0|count[22]~76_combout ;
wire \u0|count[22]~77 ;
wire \u0|count[23]~78_combout ;
wire \u0|LessThan0~6_combout ;
wire \u0|LessThan0~2_combout ;
wire \u0|LessThan0~3_combout ;
wire \u0|LessThan0~4_combout ;
wire \u0|LessThan0~5_combout ;
wire \u0|LessThan0~7_combout ;
wire \u0|count[23]~79 ;
wire \u0|count[24]~80_combout ;
wire \u0|count[24]~81 ;
wire \u0|count[25]~82_combout ;
wire \u0|count[25]~83 ;
wire \u0|count[26]~84_combout ;
wire \u0|count[26]~85 ;
wire \u0|count[27]~86_combout ;
wire \u0|count[27]~87 ;
wire \u0|count[28]~88_combout ;
wire \u0|count[28]~89 ;
wire \u0|count[29]~90_combout ;
wire \u0|count[29]~91 ;
wire \u0|count[30]~92_combout ;
wire \u0|count[30]~93 ;
wire \u0|count[31]~94_combout ;
wire \u0|LessThan0~1_combout ;
wire \u0|LessThan0~0_combout ;
wire \u0|LessThan0~8_combout ;
wire \u0|led_output~0_combout ;
wire \u0|led_output~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_n~input_o ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain~1_combout ;
wire \u1|rst_controller|r_sync_rst_chain~0_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u1|rst_controller|WideOr0~0_combout ;
wire \u1|rst_controller|r_sync_rst~q ;
wire \u1|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ;
wire \u1|nios|cpu|E_valid_from_R~0_combout ;
wire \u1|nios|cpu|E_valid_from_R~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \u1|ram|wren~0_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|always2~0_combout ;
wire \u1|rst_controller|r_early_rst~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u1|nios|cpu|D_ctrl_mem8~0_combout ;
wire \u1|nios|cpu|Equal0~17_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \u1|nios|cpu|Equal0~11_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u1|nios|cpu|Equal0~2_combout ;
wire \u1|nios|cpu|D_ctrl_exception~0_combout ;
wire \u1|nios|cpu|Equal0~16_combout ;
wire \u1|nios|cpu|Equal0~3_combout ;
wire \u1|nios|cpu|D_ctrl_exception~1_combout ;
wire \u1|nios|cpu|D_ctrl_exception~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u1|nios|cpu|Equal0~14_combout ;
wire \u1|nios|cpu|d_read_nxt~combout ;
wire \u1|nios|cpu|d_read~q ;
wire \u1|nios|cpu|D_ctrl_mem16~0_combout ;
wire \u1|nios|cpu|d_byteenable[3]~0_combout ;
wire \u1|nios|cpu|D_logic_op_raw[1]~0_combout ;
wire \u1|nios|cpu|D_logic_op[1]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~0_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[0]~2_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~1 ;
wire \u1|nios|cpu|F_pc_plus_one[1]~2_combout ;
wire \u1|nios|cpu|Add1~1_combout ;
wire \u1|nios|cpu|D_iw[11]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u1|nios|cpu|F_pc_plus_one[4]~9 ;
wire \u1|nios|cpu|F_pc_plus_one[5]~10_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u1|nios|cpu|R_ctrl_jmp_direct~q ;
wire \u1|nios|cpu|R_src1~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u1|nios|cpu|D_ctrl_mem8~1_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~1_combout ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u1|nios|cpu|R_ctrl_br_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_br_nxt~1_combout ;
wire \u1|nios|cpu|Equal0~13_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u1|nios|cpu|R_src2_use_imm~0_combout ;
wire \u1|nios|cpu|Equal62~5_combout ;
wire \u1|nios|cpu|D_op_opx_rsv63~0_combout ;
wire \u1|nios|cpu|Equal62~4_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u1|nios|cpu|R_src2_use_imm~1_combout ;
wire \u1|nios|cpu|R_src2_use_imm~q ;
wire \u1|nios|cpu|R_src2_lo~1_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u1|nios|cpu|R_ctrl_hi_imm16~q ;
wire \u1|nios|cpu|R_src2_lo[3]~0_combout ;
wire \u1|nios|cpu|R_src2_lo[1]~5_combout ;
wire \u1|nios|cpu|Add1~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ;
wire \u1|nios|cpu|d_writedata[2]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ;
wire \u1|nios|cpu|F_iw[6]~40_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \u1|nios|cpu|R_src2_lo[7]~16_combout ;
wire \u1|nios|cpu|E_logic_result[7]~13_combout ;
wire \u1|nios|cpu|W_alu_result[7]~11_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot_right~q ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[8]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ;
wire \u1|nios|cpu|F_iw[29]~51_combout ;
wire \u1|nios|cpu|Equal134~0_combout ;
wire \u1|debug|read_0~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ;
wire \u1|debug|t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ;
wire \u1|debug|wr_rfifo~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u1|nios|cpu|Equal62~1_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~5_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~3_combout ;
wire \u1|nios|cpu|D_op_cmpge~0_combout ;
wire \u1|nios|cpu|Equal0~6_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~2_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~4_combout ;
wire \u1|nios|cpu|R_ctrl_br_cmp~q ;
wire \u1|nios|cpu|Equal62~3_combout ;
wire \u1|nios|cpu|D_op_rdctl~combout ;
wire \u1|nios|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u1|nios|cpu|E_alu_result~0_combout ;
wire \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \u1|nios|cpu|D_ctrl_mem32~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_aligning_data~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0_combout ;
wire \u1|debug|r_val~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ;
wire \u1|debug|fifo_wr~0_combout ;
wire \u1|debug|fifo_wr~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|nios|cpu|d_writedata[4]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|r_val~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ;
wire \u1|esc_spi|p1_wr_strobe~2_combout ;
wire \u1|esc_spi|wr_strobe~q ;
wire \u1|esc_spi|slaveselect_wr_strobe~0_combout ;
wire \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ;
wire \u1|esc_spi|control_wr_strobe~0_combout ;
wire \u1|esc_spi|SSO_reg~feeder_combout ;
wire \u1|esc_spi|SSO_reg~q ;
wire \u1|esc_spi|p1_slowcount[1]~1_combout ;
wire \u1|esc_spi|p1_slowcount[2]~0_combout ;
wire \u1|esc_spi|p1_slowcount[0]~2_combout ;
wire \u1|esc_spi|Equal2~0_combout ;
wire \u1|esc_spi|Add1~0_combout ;
wire \u1|esc_spi|always11~0_combout ;
wire \u1|esc_spi|Add1~1 ;
wire \u1|esc_spi|Add1~2_combout ;
wire \u1|esc_spi|Add1~7 ;
wire \u1|esc_spi|Add1~8_combout ;
wire \u1|esc_spi|state~0_combout ;
wire \u1|esc_spi|state~1_combout ;
wire \u1|esc_spi|Add1~3 ;
wire \u1|esc_spi|Add1~4_combout ;
wire \u1|esc_spi|Add1~5 ;
wire \u1|esc_spi|Add1~6_combout ;
wire \u1|esc_spi|Equal9~0_combout ;
wire \u1|esc_spi|transaction_primed~0_combout ;
wire \u1|esc_spi|transaction_primed~q ;
wire \u1|esc_spi|transmitting~0_combout ;
wire \u1|esc_spi|transmitting~q ;
wire \u1|esc_spi|p1_data_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~3_combout ;
wire \u1|esc_spi|p1_data_wr_strobe~combout ;
wire \u1|esc_spi|data_wr_strobe~q ;
wire \u1|esc_spi|tx_holding_primed~0_combout ;
wire \u1|esc_spi|tx_holding_primed~q ;
wire \u1|esc_spi|write_shift_reg~0_combout ;
wire \u1|esc_spi|always6~0_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~combout ;
wire \u1|esc_spi|data_to_cpu[15]~4_combout ;
wire \u1|esc_spi|p1_data_to_cpu[13]~24_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~12_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~11_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~13_combout ;
wire \u1|nios|cpu|E_logic_result[1]~31_combout ;
wire \u1|nios|cpu|W_alu_result[1]~18_combout ;
wire \u1|nios|cpu|Equal62~7_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~2_combout ;
wire \u1|nios|cpu|Equal62~6_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~3_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot~q ;
wire \u1|nios|cpu|R_src2_lo[0]~6_combout ;
wire \u1|nios|cpu|E_logic_result[0]~17_combout ;
wire \u1|nios|cpu|W_alu_result[0]~17_combout ;
wire \u1|nios|cpu|av_ld_rshift8~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[7]~21_combout ;
wire \u1|nios|cpu|R_src2_lo[8]~15_combout ;
wire \u1|nios|cpu|Add1~30_combout ;
wire \u1|nios|cpu|Add1~31_combout ;
wire \u1|nios|cpu|Add1~32_combout ;
wire \u1|debug|ien_AE~2_combout ;
wire \u1|debug|ien_AE~q ;
wire \u1|debug|LessThan0~0_combout ;
wire \u1|debug|LessThan0~1_combout ;
wire \u1|debug|fifo_AE~q ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \u1|nios|cpu|R_src2_lo[9]~14_combout ;
wire \u1|nios|cpu|Add1~29_combout ;
wire \u1|nios|cpu|R_src2_lo[12]~11_combout ;
wire \u1|nios|cpu|W_rf_wr_data[15]~14_combout ;
wire \u1|nios|cpu|E_src2[17]~1_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u1|nios|cpu|R_src2_hi~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~14_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~15_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~6_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~11_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~12_combout ;
wire \u1|nios|cpu|Equal62~10_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ;
wire \u1|nios|cpu|Equal62~8_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u1|nios|cpu|D_op_opx_rsv00~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \u1|nios|cpu|Equal62~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ;
wire \u1|nios|cpu|Equal62~14_combout ;
wire \u1|nios|cpu|D_ctrl_exception~4_combout ;
wire \u1|nios|cpu|D_ctrl_exception~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \u1|nios|cpu|D_ctrl_exception~6_combout ;
wire \u1|nios|cpu|D_ctrl_exception~7_combout ;
wire \u1|nios|cpu|R_ctrl_exception~q ;
wire \u1|nios|cpu|F_pc_plus_one[6]~13 ;
wire \u1|nios|cpu|F_pc_plus_one[7]~15 ;
wire \u1|nios|cpu|F_pc_plus_one[8]~17 ;
wire \u1|nios|cpu|F_pc_plus_one[9]~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \u1|nios|cpu|d_writedata[24]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \u1|nios|cpu|Add1~25_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u1|nios|cpu|R_src1[31]~34_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~1_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~2_combout ;
wire \u1|nios|cpu|E_logic_result[31]~18_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~0_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~1_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~q ;
wire \u1|nios|cpu|Add1~59_combout ;
wire \u1|nios|cpu|E_src2[30]~3_combout ;
wire \u1|nios|cpu|Add1~60_combout ;
wire \u1|nios|cpu|R_src1[30]~35_combout ;
wire \u1|nios|cpu|E_src2[29]~4_combout ;
wire \u1|nios|cpu|Add1~61_combout ;
wire \u1|nios|cpu|E_src2[28]~5_combout ;
wire \u1|nios|cpu|Add1~62_combout ;
wire \u1|nios|cpu|E_src2[27]~6_combout ;
wire \u1|nios|cpu|Add1~63_combout ;
wire \u1|nios|cpu|R_src1[27]~38_combout ;
wire \u1|nios|cpu|E_src2[26]~7_combout ;
wire \u1|nios|cpu|Add1~64_combout ;
wire \u1|nios|cpu|R_src1[26]~39_combout ;
wire \u1|nios|cpu|R_src1[25]~40_combout ;
wire \u1|nios|cpu|E_src2[25]~8_combout ;
wire \u1|nios|cpu|Add1~65_combout ;
wire \u1|nios|cpu|R_src1[24]~41_combout ;
wire \u1|nios|cpu|R_src1[23]~42_combout ;
wire \u1|nios|cpu|E_src2[23]~10_combout ;
wire \u1|nios|cpu|Add1~67_combout ;
wire \u1|nios|cpu|E_src2[22]~11_combout ;
wire \u1|nios|cpu|Add1~68_combout ;
wire \u1|nios|cpu|R_src1[22]~43_combout ;
wire \u1|nios|cpu|R_src1[21]~44_combout ;
wire \u1|nios|cpu|E_src2[21]~12_combout ;
wire \u1|nios|cpu|Add1~69_combout ;
wire \u1|nios|cpu|E_src2[20]~13_combout ;
wire \u1|nios|cpu|Add1~70_combout ;
wire \u1|nios|cpu|R_src1[20]~45_combout ;
wire \u1|nios|cpu|E_src2[19]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \u1|nios|cpu|F_pc_plus_one[9]~19 ;
wire \u1|nios|cpu|F_pc_plus_one[10]~21 ;
wire \u1|nios|cpu|F_pc_plus_one[11]~23 ;
wire \u1|nios|cpu|F_pc_plus_one[12]~24_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[12]~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a73 ;
wire \u1|nios|cpu|F_iw[9]~36_combout ;
wire \u1|nios|cpu|F_iw[9]~37_combout ;
wire \u1|nios|cpu|Add1~71_combout ;
wire \u1|nios|cpu|R_src1[19]~46_combout ;
wire \u1|nios|cpu|E_src1[18]~0_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[16]~4_combout ;
wire \u1|nios|cpu|E_src2[18]~0_combout ;
wire \u1|nios|cpu|Add1~20_combout ;
wire \u1|nios|cpu|Add1~21_combout ;
wire \u1|nios|cpu|E_src1[15]~3_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[13]~9_combout ;
wire \u1|nios|cpu|F_pc_plus_one[12]~25 ;
wire \u1|nios|cpu|F_pc_plus_one[13]~26_combout ;
wire \u1|nios|cpu|R_src2_lo[14]~9_combout ;
wire \u1|nios|cpu|Add1~24_combout ;
wire \u1|nios|cpu|Add1~26_combout ;
wire \u1|nios|cpu|Add1~38 ;
wire \u1|nios|cpu|Add1~40 ;
wire \u1|nios|cpu|Add1~42 ;
wire \u1|nios|cpu|Add1~44 ;
wire \u1|nios|cpu|Add1~46 ;
wire \u1|nios|cpu|Add1~48 ;
wire \u1|nios|cpu|Add1~50 ;
wire \u1|nios|cpu|Add1~52 ;
wire \u1|nios|cpu|Add1~54 ;
wire \u1|nios|cpu|Add1~56 ;
wire \u1|nios|cpu|Add1~57_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[16]~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[13]~27 ;
wire \u1|nios|cpu|F_pc_plus_one[14]~29 ;
wire \u1|nios|cpu|F_pc_plus_one[15]~30_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~6_combout ;
wire \u1|nios|cpu|Add1~55_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~7_combout ;
wire \u1|nios|cpu|F_pc_plus_one[15]~31 ;
wire \u1|nios|cpu|F_pc_plus_one[16]~32_combout ;
wire \u1|nios|cpu|Add1~58 ;
wire \u1|nios|cpu|Add1~73 ;
wire \u1|nios|cpu|Add1~75 ;
wire \u1|nios|cpu|Add1~77 ;
wire \u1|nios|cpu|Add1~79 ;
wire \u1|nios|cpu|Add1~81 ;
wire \u1|nios|cpu|Add1~83 ;
wire \u1|nios|cpu|Add1~85 ;
wire \u1|nios|cpu|Add1~87 ;
wire \u1|nios|cpu|Add1~89 ;
wire \u1|nios|cpu|Add1~91 ;
wire \u1|nios|cpu|Add1~93 ;
wire \u1|nios|cpu|Add1~95 ;
wire \u1|nios|cpu|Add1~96_combout ;
wire \u1|nios|cpu|W_alu_result[31]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \u1|nios|cpu|E_mem_byte_en[3]~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a95 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \u1|nios|cpu|av_ld_rshift8~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[31]~23_combout ;
wire \u1|nios|cpu|d_writedata[31]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \u1|nios|cpu|E_logic_result[30]~19_combout ;
wire \u1|nios|cpu|Add1~94_combout ;
wire \u1|nios|cpu|W_alu_result[30]~20_combout ;
wire \u1|nios|cpu|W_rf_wr_data[30]~24_combout ;
wire \u1|nios|cpu|R_src1[29]~36_combout ;
wire \u1|nios|cpu|E_logic_result[29]~20_combout ;
wire \u1|nios|cpu|Add1~92_combout ;
wire \u1|nios|cpu|W_alu_result[29]~21_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u1|nios|cpu|W_rf_wr_data[29]~25_combout ;
wire \u1|nios|cpu|R_src1[28]~37_combout ;
wire \u1|nios|cpu|E_logic_result[28]~21_combout ;
wire \u1|nios|cpu|Add1~90_combout ;
wire \u1|nios|cpu|W_alu_result[28]~22_combout ;
wire \u1|nios|cpu|W_rf_wr_data[28]~26_combout ;
wire \u1|nios|cpu|d_writedata[25]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u1|nios|cpu|Add1~88_combout ;
wire \u1|nios|cpu|E_logic_result[27]~22_combout ;
wire \u1|nios|cpu|W_alu_result[27]~23_combout ;
wire \u1|nios|cpu|W_rf_wr_data[27]~27_combout ;
wire \u1|nios|cpu|d_writedata[26]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \u1|nios|cpu|E_logic_result[26]~23_combout ;
wire \u1|nios|cpu|Add1~86_combout ;
wire \u1|nios|cpu|W_alu_result[26]~24_combout ;
wire \u1|nios|cpu|W_rf_wr_data[26]~28_combout ;
wire \u1|nios|cpu|E_src1[13]~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[11]~22_combout ;
wire \u1|nios|cpu|Add1~47_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[11]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a89 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \u1|nios|cpu|E_logic_result[25]~24_combout ;
wire \u1|nios|cpu|Add1~84_combout ;
wire \u1|nios|cpu|W_alu_result[25]~25_combout ;
wire \u1|nios|cpu|W_rf_wr_data[25]~29_combout ;
wire \u1|nios|cpu|E_src2[24]~9_combout ;
wire \u1|nios|cpu|Add1~66_combout ;
wire \u1|nios|cpu|Add1~82_combout ;
wire \u1|nios|cpu|E_logic_result[24]~25_combout ;
wire \u1|nios|cpu|W_alu_result[24]~26_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[24]~30_combout ;
wire \u1|nios|cpu|E_st_data[23]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \u1|nios|cpu|E_mem_byte_en[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ;
wire \u1|nios|cpu|F_iw[17]~46_combout ;
wire \u1|nios|cpu|F_iw[17]~59_combout ;
wire \u1|nios|cpu|R_src2_lo[11]~12_combout ;
wire \u1|nios|cpu|Add1~27_combout ;
wire \u1|nios|cpu|Add1~43_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~13_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a87 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[23]~26_combout ;
wire \u1|nios|cpu|Add1~80_combout ;
wire \u1|nios|cpu|W_alu_result[23]~27_combout ;
wire \u1|nios|cpu|W_rf_wr_data[23]~31_combout ;
wire \u1|nios|cpu|E_st_data[22]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~4_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ;
wire \u1|nios|cpu|Add1~78_combout ;
wire \u1|nios|cpu|E_logic_result[22]~27_combout ;
wire \u1|nios|cpu|W_alu_result[22]~28_combout ;
wire \u1|nios|cpu|W_rf_wr_data[22]~32_combout ;
wire \u1|nios|cpu|R_src2_lo[10]~13_combout ;
wire \u1|nios|cpu|Add1~28_combout ;
wire \u1|nios|cpu|Add1~41_combout ;
wire \u1|nios|cpu|F_pc_plus_one[8]~16_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[8]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a85 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~5_combout ;
wire \u1|nios|cpu|Add1~76_combout ;
wire \u1|nios|cpu|E_logic_result[21]~28_combout ;
wire \u1|nios|cpu|W_alu_result[21]~29_combout ;
wire \u1|nios|cpu|W_rf_wr_data[21]~33_combout ;
wire \u1|nios|cpu|d_writedata[28]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u1|nios|cpu|Add1~74_combout ;
wire \u1|nios|cpu|E_logic_result[20]~29_combout ;
wire \u1|nios|cpu|W_alu_result[20]~30_combout ;
wire \u1|nios|cpu|W_rf_wr_data[20]~34_combout ;
wire \u1|nios|cpu|E_st_data[21]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~16_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~17_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[19]~30_combout ;
wire \u1|nios|cpu|Add1~72_combout ;
wire \u1|nios|cpu|W_alu_result[19]~31_combout ;
wire \u1|nios|cpu|W_rf_wr_data[19]~35_combout ;
wire \u1|nios|cpu|E_st_data[18]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a82 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~8_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~9_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[18]~2_combout ;
wire \u1|nios|cpu|W_alu_result[18]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[18]~11_combout ;
wire \u1|nios|cpu|E_src1[17]~1_combout ;
wire \u1|nios|cpu|E_logic_result[17]~3_combout ;
wire \u1|nios|cpu|W_alu_result[17]~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[17]~12_combout ;
wire \u1|nios|cpu|E_st_data[20]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a84 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \u1|nios|cpu|F_iw[20]~43_combout ;
wire \u1|nios|cpu|E_src1[16]~2_combout ;
wire \u1|nios|cpu|F_pc_plus_one[14]~28_combout ;
wire \u1|nios|cpu|E_src2[16]~2_combout ;
wire \u1|nios|cpu|E_logic_result[16]~4_combout ;
wire \u1|nios|cpu|W_alu_result[16]~2_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~10_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~2_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[16]~13_combout ;
wire \u1|nios|cpu|E_src1[14]~4_combout ;
wire \u1|nios|cpu|Add1~49_combout ;
wire \u1|nios|cpu|E_logic_result[14]~6_combout ;
wire \u1|nios|cpu|W_alu_result[14]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[14]~15_combout ;
wire \u1|nios|cpu|R_src2_lo[13]~10_combout ;
wire \u1|nios|cpu|E_logic_result[13]~7_combout ;
wire \u1|nios|cpu|W_alu_result[13]~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[13]~16_combout ;
wire \u1|nios|cpu|E_src1[12]~6_combout ;
wire \u1|nios|cpu|F_pc_plus_one[10]~20_combout ;
wire \u1|nios|cpu|E_logic_result[12]~8_combout ;
wire \u1|nios|cpu|Add1~45_combout ;
wire \u1|nios|cpu|W_alu_result[12]~6_combout ;
wire \u1|nios|cpu|W_rf_wr_data[12]~17_combout ;
wire \u1|nios|cpu|E_st_data[11]~3_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[11]~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~14_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~15_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~6_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data_en~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[11]~18_combout ;
wire \u1|nios|cpu|E_src1[9]~9_combout ;
wire \u1|nios|cpu|F_pc_plus_one[7]~14_combout ;
wire \u1|nios|cpu|Add1~39_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[7]~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u1|esc_spi|data_to_cpu[4]~1_combout ;
wire \u1|esc_spi|p1_data_to_cpu[10]~2_combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[10]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ;
wire \u1|debug|ac~0_combout ;
wire \u1|debug|ac~1_combout ;
wire \u1|debug|ac~q ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[10]~5_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[10]~3_combout ;
wire \u1|nios|cpu|E_st_data[9]~10_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~27_combout ;
wire \u1|esc_spi|data_to_cpu[8]~3_combout ;
wire \u1|esc_spi|status_wr_strobe~0_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ;
wire \u1|esc_spi|EOP~11_combout ;
wire \u1|esc_spi|EOP~12_combout ;
wire \u1|esc_spi|EOP~13_combout ;
wire \u1|esc_spi|write_tx_holding~combout ;
wire \esc_miso_pin_n2~input_o ;
wire \u1|esc_spi|SCLK_reg~0_combout ;
wire \u1|esc_spi|SCLK_reg~1_combout ;
wire \u1|esc_spi|SCLK_reg~q ;
wire \u1|esc_spi|MISO_reg~0_combout ;
wire \u1|esc_spi|MISO_reg~q ;
wire \u1|esc_spi|shift_reg~2_combout ;
wire \u1|esc_spi|shift_reg~10_combout ;
wire \u1|esc_spi|shift_reg[4]~11_combout ;
wire \u1|esc_spi|shift_reg~9_combout ;
wire \u1|esc_spi|tx_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|shift_reg~8_combout ;
wire \u1|esc_spi|tx_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|shift_reg~7_combout ;
wire \u1|esc_spi|tx_holding_reg[4]~feeder_combout ;
wire \u1|esc_spi|shift_reg~6_combout ;
wire \u1|esc_spi|tx_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|shift_reg~5_combout ;
wire \u1|esc_spi|rx_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|EOP~2_combout ;
wire \u1|esc_spi|tx_holding_reg[6]~feeder_combout ;
wire \u1|esc_spi|shift_reg~4_combout ;
wire \u1|esc_spi|shift_reg~3_combout ;
wire \u1|esc_spi|EOP~3_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ;
wire \u1|esc_spi|EOP~0_combout ;
wire \u1|esc_spi|rx_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|EOP~1_combout ;
wire \u1|esc_spi|EOP~4_combout ;
wire \u1|esc_spi|EOP~8_combout ;
wire \u1|esc_spi|EOP~7_combout ;
wire \u1|esc_spi|EOP~5_combout ;
wire \u1|esc_spi|EOP~6_combout ;
wire \u1|esc_spi|EOP~9_combout ;
wire \u1|esc_spi|p1_data_rd_strobe~0_combout ;
wire \u1|esc_spi|p1_rd_strobe~2_combout ;
wire \u1|esc_spi|rd_strobe~q ;
wire \u1|esc_spi|p1_data_rd_strobe~combout ;
wire \u1|esc_spi|EOP~10_combout ;
wire \u1|esc_spi|EOP~14_combout ;
wire \u1|esc_spi|EOP~q ;
wire \u1|esc_spi|p1_data_to_cpu[9]~28_combout ;
wire \u1|esc_spi|iEOP_reg~q ;
wire \u1|esc_spi|data_to_cpu[8]~2_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~29_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~30_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[9]~19_combout ;
wire \u1|nios|cpu|E_src1[6]~12_combout ;
wire \u1|nios|cpu|R_src2_lo[5]~7_combout ;
wire \u1|nios|cpu|Add1~17_combout ;
wire \u1|nios|cpu|E_src1[5]~13_combout ;
wire \u1|nios|cpu|F_pc_plus_one[3]~6_combout ;
wire \u1|nios|cpu|E_src1[4]~14_combout ;
wire \u1|nios|cpu|Add1~0_combout ;
wire \u1|nios|cpu|Add1~4_combout ;
wire \u1|nios|cpu|Add1~6_cout ;
wire \u1|nios|cpu|Add1~8 ;
wire \u1|nios|cpu|Add1~10 ;
wire \u1|nios|cpu|Add1~12 ;
wire \u1|nios|cpu|Add1~14 ;
wire \u1|nios|cpu|Add1~16 ;
wire \u1|nios|cpu|Add1~19 ;
wire \u1|nios|cpu|Add1~34 ;
wire \u1|nios|cpu|Add1~36 ;
wire \u1|nios|cpu|Add1~37_combout ;
wire \u1|nios|cpu|E_logic_result[8]~12_combout ;
wire \u1|nios|cpu|W_alu_result[8]~10_combout ;
wire \u1|esc_spi|data_rd_strobe~q ;
wire \u1|esc_spi|RRDY~0_combout ;
wire \u1|esc_spi|RRDY~q ;
wire \u1|esc_spi|ROE~0_combout ;
wire \u1|esc_spi|ROE~q ;
wire \u1|esc_spi|TRDY~0_combout ;
wire \u1|esc_spi|TOE~0_combout ;
wire \u1|esc_spi|TOE~q ;
wire \u1|esc_spi|E~combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~7_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~6_combout ;
wire \u1|esc_spi|iE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[8]~8_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[8]~20_combout ;
wire \u1|nios|cpu|E_st_data[14]~7_combout ;
wire \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[14]~23_combout ;
wire \u1|debug|always2~0_combout ;
wire \u1|debug|woverflow~0_combout ;
wire \u1|debug|woverflow~q ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[14]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~3_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ;
wire \u1|esc_spi|iTRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[6]~34_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~35_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~36_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \u1|debug|av_readdata[6]~8_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~26_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~29_combout ;
wire \u1|nios|cpu|av_ld_byte0_data[1]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[6]~22_combout ;
wire \u1|nios|cpu|E_st_data[12]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a77 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~4_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~20_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~19_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~18_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~21_combout ;
wire \u1|debug|av_readdata[5]~6_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a69 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~21_combout ;
wire \u1|nios|cpu|W_rf_wr_data[5]~10_combout ;
wire \u1|nios|cpu|E_st_data[15]~8_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[15]~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~8_combout ;
wire \u1|debug|rvalid~0_combout ;
wire \u1|debug|rvalid~q ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~9_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~23_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~31_combout ;
wire \u1|esc_spi|iRRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[7]~32_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~33_combout ;
wire \u1|debug|av_readdata[7]~7_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~24_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~0_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~1_combout ;
wire \u1|nios|cpu|R_ctrl_ld_signed~q ;
wire \u1|nios|cpu|av_fill_bit~0_combout ;
wire \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[12]~25_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[12]~11_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~5_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~9_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~10_combout ;
wire \u1|esc_spi|iTOE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[4]~11_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~12_combout ;
wire \u1|debug|av_readdata[4]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~8_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~10_combout ;
wire \u1|nios|cpu|W_rf_wr_data[4]~6_combout ;
wire \u1|nios|cpu|E_st_data[13]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33_combout ;
wire \u1|nios|cpu|F_iw[31]~55_combout ;
wire \u1|nios|cpu|F_iw[31]~56_combout ;
wire \u1|nios|cpu|E_src1[11]~7_combout ;
wire \u1|nios|cpu|E_logic_result[11]~9_combout ;
wire \u1|nios|cpu|W_alu_result[11]~7_combout ;
wire \u1|mm_interconnect_0|router|Equal2~0_combout ;
wire \u1|mm_interconnect_0|router|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~1_combout ;
wire \u1|mm_interconnect_0|router|Equal2~2_combout ;
wire \u1|mm_interconnect_0|router|Equal8~0_combout ;
wire \u1|mm_interconnect_0|router|Equal8~1_combout ;
wire \u1|debug|av_waitrequest~1_combout ;
wire \u1|debug|fifo_rd~0_combout ;
wire \u1|debug|av_readdata[3]~4_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~13_combout ;
wire \u1|esc_spi|iROE_reg~feeder_combout ;
wire \u1|esc_spi|iROE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[3]~14_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~15_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~12_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a67 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~11_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ;
wire \u1|nios|cpu|W_rf_wr_data[3]~7_combout ;
wire \u1|nios|cpu|d_writedata[30]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ;
wire \u1|nios|cpu|F_iw[30]~53_combout ;
wire \u1|nios|cpu|F_iw[30]~54_combout ;
wire \u1|nios|cpu|E_src1[2]~16_combout ;
wire \u1|nios|cpu|Equal135~0_combout ;
wire \u1|nios|cpu|D_op_wrctl~combout ;
wire \u1|nios|cpu|R_ctrl_wrctl_inst~q ;
wire \u1|nios|cpu|W_ienable_reg_nxt~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|router|Equal3~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|esc_spi_sint|always1~0_combout ;
wire \u1|esc_spi_sint|irq_mask~0_combout ;
wire \u1|esc_spi_sint|irq_mask~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \esc_spi_sint_export~input_o ;
wire \u1|esc_spi_sint|d1_data_in~q ;
wire \u1|esc_spi_sint|d2_data_in~q ;
wire \u1|esc_spi_sint|edge_capture~0_combout ;
wire \u1|esc_spi_sint|edge_capture~1_combout ;
wire \u1|esc_spi_sint|edge_capture~q ;
wire \u1|nios|cpu|W_ipending_reg_nxt[2]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[2]~3_combout ;
wire \u1|nios|cpu|Equal132~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[2]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[2]~4_combout ;
wire \u1|debug|av_readdata[2]~2_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~4_combout ;
wire \u1|esc_spi|data_to_cpu[1]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[2]~5_combout ;
wire \u1|nios|cpu|d_writedata[29]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a93 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ;
wire \u1|nios|cpu|F_iw[29]~52_combout ;
wire \u1|nios|cpu|E_src1[8]~10_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[9]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[10]~10_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[11]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[12]~8_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[13]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[14]~6_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[15]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[16]~4_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[17]~3_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[18]~2_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~2_combout ;
wire \u1|nios|cpu|R_ctrl_shift_logical~q ;
wire \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right~q ;
wire \u1|nios|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[5]~1_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[6]~14_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[7]~13_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ;
wire \u1|nios|cpu|F_iw[6]~41_combout ;
wire \u1|nios|cpu|Equal136~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~5_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~6_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~15_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~16_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~17_combout ;
wire \u1|debug|av_readdata[1]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~16_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~9_combout ;
wire \u1|nios|cpu|E_st_data[17]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ;
wire \u1|nios|cpu|F_iw[26]~21_combout ;
wire \u1|nios|cpu|F_iw[26]~22_combout ;
wire \u1|nios|cpu|E_st_data[10]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ;
wire \u1|nios|cpu|F_iw[28]~49_combout ;
wire \u1|nios|cpu|F_iw[28]~50_combout ;
wire \u1|nios|cpu|R_src1[1]~32_combout ;
wire \u1|nios|cpu|Add1~9_combout ;
wire \u1|nios|cpu|E_mem_byte_en[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ;
wire \u1|nios|cpu|F_iw[24]~17_combout ;
wire \u1|nios|cpu|F_iw[24]~18_combout ;
wire \u1|nios|cpu|E_st_data[16]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u1|nios|cpu|F_iw[16]~27_combout ;
wire \u1|nios|cpu|Equal62~12_combout ;
wire \u1|nios|cpu|Equal62~13_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~6_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~7_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~8_combout ;
wire \u1|nios|cpu|R_ctrl_retaddr~q ;
wire \u1|nios|cpu|R_ctrl_br~q ;
wire \u1|nios|cpu|R_src1~31_combout ;
wire \u1|nios|cpu|R_src1[0]~33_combout ;
wire \u1|nios|cpu|Add1~7_combout ;
wire \u1|nios|cpu|E_mem_byte_en[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ;
wire \u1|nios|cpu|F_iw[23]~15_combout ;
wire \u1|nios|cpu|F_iw[23]~16_combout ;
wire \u1|nios|cpu|d_writedata[27]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a91 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ;
wire \u1|nios|cpu|F_iw[27]~47_combout ;
wire \u1|nios|cpu|F_iw[27]~48_combout ;
wire \u1|nios|cpu|E_src1[7]~11_combout ;
wire \u1|nios|cpu|Add1~35_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[5]~18_combout ;
wire \u1|nios|cpu|F_pc_plus_one[5]~11 ;
wire \u1|nios|cpu|F_pc_plus_one[6]~12_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[6]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ;
wire \u1|nios|cpu|F_iw[22]~13_combout ;
wire \u1|nios|cpu|F_iw[22]~14_combout ;
wire \u1|nios|cpu|d_writedata[7]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a71 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ;
wire \u1|nios|cpu|F_iw[7]~38_combout ;
wire \u1|nios|cpu|F_iw[7]~39_combout ;
wire \u1|nios|cpu|E_src1[3]~15_combout ;
wire \u1|nios|cpu|Add1~13_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[1]~1_combout ;
wire \u1|nios|cpu|F_pc_plus_one[1]~3 ;
wire \u1|nios|cpu|F_pc_plus_one[2]~4_combout ;
wire \u1|nios|cpu|Add1~15_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[2]~0_combout ;
wire \u1|nios|cpu|F_pc_plus_one[2]~5 ;
wire \u1|nios|cpu|F_pc_plus_one[3]~7 ;
wire \u1|nios|cpu|F_pc_plus_one[4]~8_combout ;
wire \u1|nios|cpu|Add1~33_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[4]~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ;
wire \u1|nios|cpu|F_iw[21]~42_combout ;
wire \u1|nios|cpu|D_dst_regnum[4]~3_combout ;
wire \u1|nios|cpu|R_src2_lo[4]~2_combout ;
wire \u1|nios|cpu|E_logic_result[4]~0_combout ;
wire \u1|nios|cpu|W_alu_result[4]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ;
wire \u1|nios|cpu|F_iw[25]~19_combout ;
wire \u1|nios|cpu|F_iw[25]~20_combout ;
wire \u1|nios|cpu|D_dst_regnum[3]~6_combout ;
wire \u1|nios|cpu|E_st_data[19]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \u1|nios|cpu|F_iw[19]~44_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~4_combout ;
wire \u1|nios|cpu|R_src2_lo[6]~17_combout ;
wire \u1|nios|cpu|E_logic_result[6]~14_combout ;
wire \u1|nios|cpu|W_alu_result[6]~12_combout ;
wire \u1|mm_interconnect_0|router|always1~0_combout ;
wire \u1|mm_interconnect_0|router|always1~1_combout ;
wire \u1|mm_interconnect_0|router|src_channel[3]~0_combout ;
wire \u1|mm_interconnect_0|router|Equal6~1_combout ;
wire \u1|mm_interconnect_0|router|always1~2_combout ;
wire \u1|mm_interconnect_0|router|always1~3_combout ;
wire \u1|mm_interconnect_0|router|Equal6~0_combout ;
wire \u1|mm_interconnect_0|router|src_channel[3]~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \u1|esc_spi_cs|always0~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u1|esc_spi_cs|always0~4_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|led|always0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|debug|av_waitrequest~0_combout ;
wire \u1|debug|av_waitrequest~q ;
wire \u1|debug|fifo_rd~1_combout ;
wire \u1|debug|fifo_rd~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|debug|Add0~1 ;
wire \u1|debug|Add0~3 ;
wire \u1|debug|Add0~5 ;
wire \u1|debug|Add0~7 ;
wire \u1|debug|Add0~9 ;
wire \u1|debug|Add0~10_combout ;
wire \u1|debug|Add0~11 ;
wire \u1|debug|Add0~12_combout ;
wire \u1|debug|Add0~8_combout ;
wire \u1|debug|Add0~6_combout ;
wire \u1|debug|LessThan1~1_combout ;
wire \u1|debug|Add0~2_combout ;
wire \u1|debug|Add0~0_combout ;
wire \u1|debug|Add0~4_combout ;
wire \u1|debug|LessThan1~0_combout ;
wire \u1|debug|LessThan1~2_combout ;
wire \u1|debug|fifo_AF~q ;
wire \u1|debug|ien_AF~q ;
wire \u1|debug|pause_irq~0_combout ;
wire \u1|debug|pause_irq~q ;
wire \u1|debug|av_readdata[8]~0_combout ;
wire \u1|nios|cpu|W_ipending_reg_nxt[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2_combout ;
wire \u1|esc_spi|irq_reg~1_combout ;
wire \u1|esc_spi|irq_reg~2_combout ;
wire \u1|esc_spi|irq_reg~0_combout ;
wire \u1|esc_spi|irq_reg~3_combout ;
wire \u1|esc_spi|irq_reg~q ;
wire \u1|nios|cpu|W_ipending_reg_nxt[0]~2_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_estatus_reg~q ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_bstatus_reg~q ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u1|nios|cpu|D_op_eret~combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_status_reg_pie~q ;
wire \u1|nios|cpu|D_iw[11]~0_combout ;
wire \u1|nios|cpu|F_iw[18]~45_combout ;
wire \u1|nios|cpu|F_iw[18]~58_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_exception~3_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~1_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~3_combout ;
wire \u1|nios|cpu|E_logic_result[3]~15_combout ;
wire \u1|nios|cpu|W_alu_result[3]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u1|nios|cpu|F_iw[13]~26_combout ;
wire \u1|nios|cpu|Equal62~11_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u1|nios|cpu|Equal0~15_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \u1|nios|cpu|D_dst_regnum[4]~2_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~5_combout ;
wire \u1|nios|cpu|E_st_data[8]~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ;
wire \u1|nios|cpu|F_iw[10]~23_combout ;
wire \u1|nios|cpu|F_iw[10]~24_combout ;
wire \u1|nios|cpu|Equal136~0_combout ;
wire \u1|nios|cpu|Equal133~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~2_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~1_combout ;
wire \u1|nios|cpu|Add1~97 ;
wire \u1|nios|cpu|Add1~98_combout ;
wire \u1|nios|cpu|D_logic_op_raw[0]~1_combout ;
wire \u1|nios|cpu|Equal127~8_combout ;
wire \u1|nios|cpu|Equal127~7_combout ;
wire \u1|nios|cpu|E_logic_result[2]~16_combout ;
wire \u1|nios|cpu|Equal127~5_combout ;
wire \u1|nios|cpu|Equal127~6_combout ;
wire \u1|nios|cpu|Equal127~9_combout ;
wire \u1|nios|cpu|Equal127~2_combout ;
wire \u1|nios|cpu|E_logic_result[15]~5_combout ;
wire \u1|nios|cpu|Equal127~0_combout ;
wire \u1|nios|cpu|E_logic_result[5]~1_combout ;
wire \u1|nios|cpu|Equal127~3_combout ;
wire \u1|nios|cpu|Equal127~1_combout ;
wire \u1|nios|cpu|Equal127~4_combout ;
wire \u1|nios|cpu|E_cmp_result~0_combout ;
wire \u1|nios|cpu|E_cmp_result~1_combout ;
wire \u1|nios|cpu|W_cmp_result~q ;
wire \u1|nios|cpu|W_rf_wr_data[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \esc_eepdone_input_export_pin_n1~input_o ;
wire \u1|esc_eepdone_input|read_mux_out~combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u1|esc_spi_cs|always0~3_combout ;
wire \u1|esc_spi_cs|always0~5_combout ;
wire \u1|esc_spi_cs|data_out~0_combout ;
wire \u1|esc_spi_cs|data_out~q ;
wire \u1|debug|av_readdata[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \u1|esc_spi_sint|read_mux_out~0_combout ;
wire \u1|esc_spi_sint|read_mux_out~1_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~2_combout ;
wire \u1|nios|cpu|d_writedata[1]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a65 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u1|nios|cpu|F_iw[1]~8_combout ;
wire \u1|nios|cpu|Equal0~12_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~0_combout ;
wire \u1|nios|cpu|Equal0~18_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~1_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~2_combout ;
wire \u1|nios|cpu|R_wr_dst_reg~q ;
wire \u1|nios|cpu|W_rf_wren~combout ;
wire \u1|nios|cpu|d_writedata[0]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ;
wire \u1|nios|cpu|F_iw[0]~6_combout ;
wire \u1|nios|cpu|F_iw[0]~7_combout ;
wire \u1|nios|cpu|Equal0~5_combout ;
wire \u1|nios|cpu|Equal0~20_combout ;
wire \u1|nios|cpu|R_ctrl_br_uncond~q ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u1|nios|cpu|F_pc_sel_nxt~0_combout ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u1|nios|cpu|Add1~18_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ;
wire \u1|nios|cpu|F_iw[12]~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28_combout ;
wire \u1|nios|cpu|F_iw[12]~29_combout ;
wire \u1|nios|cpu|Equal62~0_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \u1|nios|cpu|D_logic_op[0]~1_combout ;
wire \u1|nios|cpu|E_logic_result[9]~11_combout ;
wire \u1|nios|cpu|W_alu_result[9]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u1|nios|cpu|F_iw[3]~11_combout ;
wire \u1|nios|cpu|Equal0~4_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~1_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u1|nios|cpu|Equal0~19_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u1|nios|cpu|R_ctrl_force_src2_zero~q ;
wire \u1|nios|cpu|E_src2[14]~15_combout ;
wire \u1|nios|cpu|R_src2_lo[15]~8_combout ;
wire \u1|nios|cpu|Add1~23_combout ;
wire \u1|nios|cpu|Add1~51_combout ;
wire \u1|nios|cpu|W_alu_result[15]~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a75 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u1|nios|cpu|F_iw[11]~25_combout ;
wire \u1|nios|cpu|Equal62~9_combout ;
wire \u1|nios|cpu|hbreak_enabled~0_combout ;
wire \u1|nios|cpu|hbreak_enabled~q ;
wire \u1|nios|cpu|hbreak_pending_nxt~0_combout ;
wire \u1|nios|cpu|hbreak_pending~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~q ;
wire \u1|nios|cpu|hbreak_req~0_combout ;
wire \u1|nios|cpu|F_iw[14]~31_combout ;
wire \u1|nios|cpu|F_iw[14]~32_combout ;
wire \u1|nios|cpu|F_iw[14]~57_combout ;
wire \u1|nios|cpu|E_src1[10]~8_combout ;
wire \u1|nios|cpu|E_logic_result[10]~10_combout ;
wire \u1|nios|cpu|W_alu_result[10]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ;
wire \u1|nios|cpu|F_iw[8]~34_combout ;
wire \u1|nios|cpu|F_iw[8]~35_combout ;
wire \u1|nios|cpu|R_src2_lo[2]~4_combout ;
wire \u1|nios|cpu|Add1~2_combout ;
wire \u1|nios|cpu|Add1~11_combout ;
wire \u1|nios|cpu|W_alu_result[2]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u1|nios|cpu|F_iw[5]~30_combout ;
wire \u1|nios|cpu|Equal0~7_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~4_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~5_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~3_combout ;
wire \u1|nios|cpu|E_alu_sub~0_combout ;
wire \u1|nios|cpu|E_alu_sub~q ;
wire \u1|nios|cpu|Add1~22_combout ;
wire \u1|nios|cpu|Add1~53_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a79 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \u1|nios|cpu|F_iw[15]~33_combout ;
wire \u1|nios|cpu|D_op_opx_rsv17~0_combout ;
wire \u1|nios|cpu|D_ctrl_break~0_combout ;
wire \u1|nios|cpu|R_ctrl_break~q ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[10]~12_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u1|nios|cpu|F_iw[4]~12_combout ;
wire \u1|nios|cpu|D_ctrl_ld~2_combout ;
wire \u1|nios|cpu|D_ctrl_ld~3_combout ;
wire \u1|nios|cpu|R_ctrl_ld~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u1|nios|cpu|E_stall~3_combout ;
wire \u1|nios|cpu|D_ctrl_st~0_combout ;
wire \u1|nios|cpu|R_ctrl_st~q ;
wire \u1|nios|cpu|E_stall~4_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~6 ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~8 ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~10 ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~12 ;
wire \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u1|nios|cpu|E_stall~1_combout ;
wire \u1|nios|cpu|E_stall~0_combout ;
wire \u1|nios|cpu|E_stall~2_combout ;
wire \u1|nios|cpu|E_stall~5_combout ;
wire \u1|nios|cpu|W_valid~0_combout ;
wire \u1|nios|cpu|W_valid~q ;
wire \u1|nios|cpu|i_read_nxt~0_combout ;
wire \u1|nios|cpu|i_read~q ;
wire \u1|nios|cpu|F_valid~0_combout ;
wire \u1|nios|cpu|D_valid~q ;
wire \u1|nios|cpu|R_valid~q ;
wire \u1|nios|cpu|E_new_inst~q ;
wire \u1|nios|cpu|E_st_stall~combout ;
wire \u1|nios|cpu|d_write~q ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \u1|nios|cpu|F_iw[2]~9_combout ;
wire \u1|nios|cpu|F_iw[2]~10_combout ;
wire \u1|nios|cpu|Equal0~9_combout ;
wire \u1|nios|cpu|Equal0~10_combout ;
wire \u1|nios|cpu|D_ctrl_logic~0_combout ;
wire \u1|nios|cpu|Equal0~8_combout ;
wire \u1|nios|cpu|D_ctrl_logic~combout ;
wire \u1|nios|cpu|R_ctrl_logic~q ;
wire \u1|nios|cpu|W_alu_result[5]~13_combout ;
wire \u1|mm_interconnect_0|router|Equal4~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ;
wire \u1|led|always0~1_combout ;
wire \u1|led|always0~2_combout ;
wire \u1|led|data_out~0_combout ;
wire \u1|led|data_out~q ;
wire \u1|esc_spi|Equal9~1_combout ;
wire \u1|esc_spi|stateZero~q ;
wire \u1|esc_spi|SS_n~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable ;
wire [9:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter ;
wire [7:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [31:0] \u1|nios|cpu|W_alu_result ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo ;
wire [31:0] \u0|count ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata ;
wire [10:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift ;
wire [31:0] \u1|nios|cpu|E_src2 ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata ;
wire [31:0] \u1|nios|cpu|E_src1 ;
wire [31:0] \u1|nios|cpu|E_shift_rot_result ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \u1|nios|cpu|av_ld_byte1_data ;
wire [4:0] \u1|nios|cpu|R_dst_regnum ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [4:0] \u1|nios|cpu|E_shift_rot_cnt ;
wire [96:0] \u1|mm_interconnect_0|cmd_mux_003|src_data ;
wire [7:0] \u1|nios|cpu|av_ld_byte2_data ;
wire [15:0] \u1|esc_spi|spi_slave_select_holding_reg ;
wire [31:0] \u1|nios|cpu|d_writedata ;
wire [1:0] \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre ;
wire [15:0] \u1|esc_spi|spi_slave_select_reg ;
wire [4:0] \u1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [7:0] \u1|esc_spi|shift_reg ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out ;
wire [7:0] \u1|nios|cpu|av_ld_byte0_data ;
wire [4:0] \u1|esc_spi|state ;
wire [3:0] \u1|rst_controller|r_sync_rst_chain ;
wire [1:0] \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg ;
wire [2:0] \u1|esc_spi|slowcount ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \u1|esc_spi|tx_holding_reg ;
wire [2:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize ;
wire [31:0] \u1|nios|cpu|D_iw ;
wire [0:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg ;
wire [1:0] \u1|nios|cpu|R_logic_op ;
wire [0:0] \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg ;
wire [1:0] \u1|nios|cpu|av_ld_align_cycle ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [1:0] \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \u1|nios|cpu|W_control_rd_data ;
wire [16:0] \u1|nios|cpu|F_pc ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [8:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address ;
wire [31:0] \u1|nios|cpu|W_ipending_reg ;
wire [31:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [6:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir ;
wire [31:0] \u1|esc_spi_sint|readdata ;
wire [10:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg ;
wire [31:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre ;
wire [15:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre ;
wire [1:0] \u1|nios|cpu|R_compare_op ;
wire [31:0] \u1|nios|cpu|E_arith_src1 ;
wire [31:0] \u1|nios|cpu|W_ienable_reg ;
wire [96:0] \u1|mm_interconnect_0|cmd_mux_002|src_data ;
wire [96:0] \u1|mm_interconnect_0|rsp_mux|src_data ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable ;
wire [31:0] \u1|debug|av_readdata ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w ;
wire [3:0] \u1|nios|cpu|d_byteenable ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w ;
wire [31:0] \u1|esc_spi_cs|readdata ;
wire [31:0] \u1|led|readdata ;
wire [31:0] \u1|esc_eepdone_input|readdata ;
wire [1:0] \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \u1|esc_spi|data_to_cpu ;
wire [7:0] \u1|nios|cpu|av_ld_byte3_data ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [15:0] \u1|esc_spi|endofpacketvalue_reg ;
wire [1:0] \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [7:0] \u1|esc_spi|rx_holding_reg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a65  = \u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a67  = \u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a69  = \u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [1];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a87  = \u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a89  = \u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a91  = \u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a75  = \u1|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a85  = \u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a77  = \u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a79  = \u1|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a73  = \u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a71  = \u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a84  = \u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a82  = \u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [1];

assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a93  = \u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a95  = \u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [1];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: IOOBUF_X54_Y43_N16
cyclone10lp_io_obuf \led~output (
	.i(!\u0|led_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cyclone10lp_io_obuf \unused_pin_l6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_l6),
	.obar());
// synopsys translate_off
defparam \unused_pin_l6~output .bus_hold = "false";
defparam \unused_pin_l6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cyclone10lp_io_obuf \led_nios~output (
	.i(\u1|led|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_nios),
	.obar());
// synopsys translate_off
defparam \led_nios~output .bus_hold = "false";
defparam \led_nios~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cyclone10lp_io_obuf \esc_sclk_pin_m2~output (
	.i(!\u1|esc_spi|SCLK_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_sclk_pin_m2),
	.obar());
// synopsys translate_off
defparam \esc_sclk_pin_m2~output .bus_hold = "false";
defparam \esc_sclk_pin_m2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cyclone10lp_io_obuf \esc_ss_n_pin_m1~output (
	.i(\u1|esc_spi|SS_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_ss_n_pin_m1),
	.obar());
// synopsys translate_off
defparam \esc_ss_n_pin_m1~output .bus_hold = "false";
defparam \esc_ss_n_pin_m1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cyclone10lp_io_obuf \esc_cs_export_pin_m4~output (
	.i(!\u1|esc_spi_cs|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_cs_export_pin_m4),
	.obar());
// synopsys translate_off
defparam \esc_cs_export_pin_m4~output .bus_hold = "false";
defparam \esc_cs_export_pin_m4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cyclone10lp_io_obuf \esc_mosi_pin_m3~output (
	.i(\u1|esc_spi|shift_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_mosi_pin_m3),
	.obar());
// synopsys translate_off
defparam \esc_mosi_pin_m3~output .bus_hold = "false";
defparam \esc_mosi_pin_m3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cyclone10lp_io_obuf \unused_pin_p1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p1),
	.obar());
// synopsys translate_off
defparam \unused_pin_p1~output .bus_hold = "false";
defparam \unused_pin_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cyclone10lp_io_obuf \unused_pin_r2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_r2),
	.obar());
// synopsys translate_off
defparam \unused_pin_r2~output .bus_hold = "false";
defparam \unused_pin_r2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cyclone10lp_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cyclone10lp_lcell_comb \u0|count[0]~32 (
// Equation(s):
// \u0|count[0]~32_combout  = \u0|count [0] $ (VCC)
// \u0|count[0]~33  = CARRY(\u0|count [0])

	.dataa(gnd),
	.datab(\u0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|count[0]~32_combout ),
	.cout(\u0|count[0]~33 ));
// synopsys translate_off
defparam \u0|count[0]~32 .lut_mask = 16'h33CC;
defparam \u0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N1
dffeas \u0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[0] .is_wysiwyg = "true";
defparam \u0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cyclone10lp_lcell_comb \u0|count[1]~34 (
// Equation(s):
// \u0|count[1]~34_combout  = (\u0|count [1] & (!\u0|count[0]~33 )) # (!\u0|count [1] & ((\u0|count[0]~33 ) # (GND)))
// \u0|count[1]~35  = CARRY((!\u0|count[0]~33 ) # (!\u0|count [1]))

	.dataa(gnd),
	.datab(\u0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[0]~33 ),
	.combout(\u0|count[1]~34_combout ),
	.cout(\u0|count[1]~35 ));
// synopsys translate_off
defparam \u0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N3
dffeas \u0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[1] .is_wysiwyg = "true";
defparam \u0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cyclone10lp_lcell_comb \u0|count[2]~36 (
// Equation(s):
// \u0|count[2]~36_combout  = (\u0|count [2] & (\u0|count[1]~35  $ (GND))) # (!\u0|count [2] & (!\u0|count[1]~35  & VCC))
// \u0|count[2]~37  = CARRY((\u0|count [2] & !\u0|count[1]~35 ))

	.dataa(gnd),
	.datab(\u0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[1]~35 ),
	.combout(\u0|count[2]~36_combout ),
	.cout(\u0|count[2]~37 ));
// synopsys translate_off
defparam \u0|count[2]~36 .lut_mask = 16'hC30C;
defparam \u0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N5
dffeas \u0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[2] .is_wysiwyg = "true";
defparam \u0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cyclone10lp_lcell_comb \u0|count[3]~38 (
// Equation(s):
// \u0|count[3]~38_combout  = (\u0|count [3] & (!\u0|count[2]~37 )) # (!\u0|count [3] & ((\u0|count[2]~37 ) # (GND)))
// \u0|count[3]~39  = CARRY((!\u0|count[2]~37 ) # (!\u0|count [3]))

	.dataa(\u0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[2]~37 ),
	.combout(\u0|count[3]~38_combout ),
	.cout(\u0|count[3]~39 ));
// synopsys translate_off
defparam \u0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \u0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[3] .is_wysiwyg = "true";
defparam \u0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cyclone10lp_lcell_comb \u0|count[4]~40 (
// Equation(s):
// \u0|count[4]~40_combout  = (\u0|count [4] & (\u0|count[3]~39  $ (GND))) # (!\u0|count [4] & (!\u0|count[3]~39  & VCC))
// \u0|count[4]~41  = CARRY((\u0|count [4] & !\u0|count[3]~39 ))

	.dataa(gnd),
	.datab(\u0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[3]~39 ),
	.combout(\u0|count[4]~40_combout ),
	.cout(\u0|count[4]~41 ));
// synopsys translate_off
defparam \u0|count[4]~40 .lut_mask = 16'hC30C;
defparam \u0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \u0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[4] .is_wysiwyg = "true";
defparam \u0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cyclone10lp_lcell_comb \u0|count[5]~42 (
// Equation(s):
// \u0|count[5]~42_combout  = (\u0|count [5] & (!\u0|count[4]~41 )) # (!\u0|count [5] & ((\u0|count[4]~41 ) # (GND)))
// \u0|count[5]~43  = CARRY((!\u0|count[4]~41 ) # (!\u0|count [5]))

	.dataa(\u0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[4]~41 ),
	.combout(\u0|count[5]~42_combout ),
	.cout(\u0|count[5]~43 ));
// synopsys translate_off
defparam \u0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \u0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[5] .is_wysiwyg = "true";
defparam \u0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cyclone10lp_lcell_comb \u0|count[6]~44 (
// Equation(s):
// \u0|count[6]~44_combout  = (\u0|count [6] & (\u0|count[5]~43  $ (GND))) # (!\u0|count [6] & (!\u0|count[5]~43  & VCC))
// \u0|count[6]~45  = CARRY((\u0|count [6] & !\u0|count[5]~43 ))

	.dataa(\u0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[5]~43 ),
	.combout(\u0|count[6]~44_combout ),
	.cout(\u0|count[6]~45 ));
// synopsys translate_off
defparam \u0|count[6]~44 .lut_mask = 16'hA50A;
defparam \u0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \u0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[6] .is_wysiwyg = "true";
defparam \u0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cyclone10lp_lcell_comb \u0|count[7]~46 (
// Equation(s):
// \u0|count[7]~46_combout  = (\u0|count [7] & (!\u0|count[6]~45 )) # (!\u0|count [7] & ((\u0|count[6]~45 ) # (GND)))
// \u0|count[7]~47  = CARRY((!\u0|count[6]~45 ) # (!\u0|count [7]))

	.dataa(gnd),
	.datab(\u0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[6]~45 ),
	.combout(\u0|count[7]~46_combout ),
	.cout(\u0|count[7]~47 ));
// synopsys translate_off
defparam \u0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \u0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[7] .is_wysiwyg = "true";
defparam \u0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cyclone10lp_lcell_comb \u0|count[8]~48 (
// Equation(s):
// \u0|count[8]~48_combout  = (\u0|count [8] & (\u0|count[7]~47  $ (GND))) # (!\u0|count [8] & (!\u0|count[7]~47  & VCC))
// \u0|count[8]~49  = CARRY((\u0|count [8] & !\u0|count[7]~47 ))

	.dataa(gnd),
	.datab(\u0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[7]~47 ),
	.combout(\u0|count[8]~48_combout ),
	.cout(\u0|count[8]~49 ));
// synopsys translate_off
defparam \u0|count[8]~48 .lut_mask = 16'hC30C;
defparam \u0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \u0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[8] .is_wysiwyg = "true";
defparam \u0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cyclone10lp_lcell_comb \u0|count[9]~50 (
// Equation(s):
// \u0|count[9]~50_combout  = (\u0|count [9] & (!\u0|count[8]~49 )) # (!\u0|count [9] & ((\u0|count[8]~49 ) # (GND)))
// \u0|count[9]~51  = CARRY((!\u0|count[8]~49 ) # (!\u0|count [9]))

	.dataa(gnd),
	.datab(\u0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[8]~49 ),
	.combout(\u0|count[9]~50_combout ),
	.cout(\u0|count[9]~51 ));
// synopsys translate_off
defparam \u0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \u0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[9] .is_wysiwyg = "true";
defparam \u0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cyclone10lp_lcell_comb \u0|count[10]~52 (
// Equation(s):
// \u0|count[10]~52_combout  = (\u0|count [10] & (\u0|count[9]~51  $ (GND))) # (!\u0|count [10] & (!\u0|count[9]~51  & VCC))
// \u0|count[10]~53  = CARRY((\u0|count [10] & !\u0|count[9]~51 ))

	.dataa(gnd),
	.datab(\u0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[9]~51 ),
	.combout(\u0|count[10]~52_combout ),
	.cout(\u0|count[10]~53 ));
// synopsys translate_off
defparam \u0|count[10]~52 .lut_mask = 16'hC30C;
defparam \u0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \u0|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[10] .is_wysiwyg = "true";
defparam \u0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cyclone10lp_lcell_comb \u0|count[11]~54 (
// Equation(s):
// \u0|count[11]~54_combout  = (\u0|count [11] & (!\u0|count[10]~53 )) # (!\u0|count [11] & ((\u0|count[10]~53 ) # (GND)))
// \u0|count[11]~55  = CARRY((!\u0|count[10]~53 ) # (!\u0|count [11]))

	.dataa(\u0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[10]~53 ),
	.combout(\u0|count[11]~54_combout ),
	.cout(\u0|count[11]~55 ));
// synopsys translate_off
defparam \u0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \u0|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[11] .is_wysiwyg = "true";
defparam \u0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cyclone10lp_lcell_comb \u0|count[12]~56 (
// Equation(s):
// \u0|count[12]~56_combout  = (\u0|count [12] & (\u0|count[11]~55  $ (GND))) # (!\u0|count [12] & (!\u0|count[11]~55  & VCC))
// \u0|count[12]~57  = CARRY((\u0|count [12] & !\u0|count[11]~55 ))

	.dataa(gnd),
	.datab(\u0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[11]~55 ),
	.combout(\u0|count[12]~56_combout ),
	.cout(\u0|count[12]~57 ));
// synopsys translate_off
defparam \u0|count[12]~56 .lut_mask = 16'hC30C;
defparam \u0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \u0|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[12] .is_wysiwyg = "true";
defparam \u0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cyclone10lp_lcell_comb \u0|count[13]~58 (
// Equation(s):
// \u0|count[13]~58_combout  = (\u0|count [13] & (!\u0|count[12]~57 )) # (!\u0|count [13] & ((\u0|count[12]~57 ) # (GND)))
// \u0|count[13]~59  = CARRY((!\u0|count[12]~57 ) # (!\u0|count [13]))

	.dataa(\u0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[12]~57 ),
	.combout(\u0|count[13]~58_combout ),
	.cout(\u0|count[13]~59 ));
// synopsys translate_off
defparam \u0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N27
dffeas \u0|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[13] .is_wysiwyg = "true";
defparam \u0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cyclone10lp_lcell_comb \u0|count[14]~60 (
// Equation(s):
// \u0|count[14]~60_combout  = (\u0|count [14] & (\u0|count[13]~59  $ (GND))) # (!\u0|count [14] & (!\u0|count[13]~59  & VCC))
// \u0|count[14]~61  = CARRY((\u0|count [14] & !\u0|count[13]~59 ))

	.dataa(gnd),
	.datab(\u0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[13]~59 ),
	.combout(\u0|count[14]~60_combout ),
	.cout(\u0|count[14]~61 ));
// synopsys translate_off
defparam \u0|count[14]~60 .lut_mask = 16'hC30C;
defparam \u0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \u0|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[14] .is_wysiwyg = "true";
defparam \u0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cyclone10lp_lcell_comb \u0|count[15]~62 (
// Equation(s):
// \u0|count[15]~62_combout  = (\u0|count [15] & (!\u0|count[14]~61 )) # (!\u0|count [15] & ((\u0|count[14]~61 ) # (GND)))
// \u0|count[15]~63  = CARRY((!\u0|count[14]~61 ) # (!\u0|count [15]))

	.dataa(\u0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[14]~61 ),
	.combout(\u0|count[15]~62_combout ),
	.cout(\u0|count[15]~63 ));
// synopsys translate_off
defparam \u0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N31
dffeas \u0|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[15] .is_wysiwyg = "true";
defparam \u0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cyclone10lp_lcell_comb \u0|count[16]~64 (
// Equation(s):
// \u0|count[16]~64_combout  = (\u0|count [16] & (\u0|count[15]~63  $ (GND))) # (!\u0|count [16] & (!\u0|count[15]~63  & VCC))
// \u0|count[16]~65  = CARRY((\u0|count [16] & !\u0|count[15]~63 ))

	.dataa(gnd),
	.datab(\u0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[15]~63 ),
	.combout(\u0|count[16]~64_combout ),
	.cout(\u0|count[16]~65 ));
// synopsys translate_off
defparam \u0|count[16]~64 .lut_mask = 16'hC30C;
defparam \u0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \u0|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[16] .is_wysiwyg = "true";
defparam \u0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cyclone10lp_lcell_comb \u0|count[17]~66 (
// Equation(s):
// \u0|count[17]~66_combout  = (\u0|count [17] & (!\u0|count[16]~65 )) # (!\u0|count [17] & ((\u0|count[16]~65 ) # (GND)))
// \u0|count[17]~67  = CARRY((!\u0|count[16]~65 ) # (!\u0|count [17]))

	.dataa(gnd),
	.datab(\u0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[16]~65 ),
	.combout(\u0|count[17]~66_combout ),
	.cout(\u0|count[17]~67 ));
// synopsys translate_off
defparam \u0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N3
dffeas \u0|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[17] .is_wysiwyg = "true";
defparam \u0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cyclone10lp_lcell_comb \u0|count[18]~68 (
// Equation(s):
// \u0|count[18]~68_combout  = (\u0|count [18] & (\u0|count[17]~67  $ (GND))) # (!\u0|count [18] & (!\u0|count[17]~67  & VCC))
// \u0|count[18]~69  = CARRY((\u0|count [18] & !\u0|count[17]~67 ))

	.dataa(gnd),
	.datab(\u0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[17]~67 ),
	.combout(\u0|count[18]~68_combout ),
	.cout(\u0|count[18]~69 ));
// synopsys translate_off
defparam \u0|count[18]~68 .lut_mask = 16'hC30C;
defparam \u0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \u0|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[18] .is_wysiwyg = "true";
defparam \u0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cyclone10lp_lcell_comb \u0|count[19]~70 (
// Equation(s):
// \u0|count[19]~70_combout  = (\u0|count [19] & (!\u0|count[18]~69 )) # (!\u0|count [19] & ((\u0|count[18]~69 ) # (GND)))
// \u0|count[19]~71  = CARRY((!\u0|count[18]~69 ) # (!\u0|count [19]))

	.dataa(\u0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[18]~69 ),
	.combout(\u0|count[19]~70_combout ),
	.cout(\u0|count[19]~71 ));
// synopsys translate_off
defparam \u0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \u0|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[19] .is_wysiwyg = "true";
defparam \u0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cyclone10lp_lcell_comb \u0|count[20]~72 (
// Equation(s):
// \u0|count[20]~72_combout  = (\u0|count [20] & (\u0|count[19]~71  $ (GND))) # (!\u0|count [20] & (!\u0|count[19]~71  & VCC))
// \u0|count[20]~73  = CARRY((\u0|count [20] & !\u0|count[19]~71 ))

	.dataa(gnd),
	.datab(\u0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[19]~71 ),
	.combout(\u0|count[20]~72_combout ),
	.cout(\u0|count[20]~73 ));
// synopsys translate_off
defparam \u0|count[20]~72 .lut_mask = 16'hC30C;
defparam \u0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \u0|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[20] .is_wysiwyg = "true";
defparam \u0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cyclone10lp_lcell_comb \u0|count[21]~74 (
// Equation(s):
// \u0|count[21]~74_combout  = (\u0|count [21] & (!\u0|count[20]~73 )) # (!\u0|count [21] & ((\u0|count[20]~73 ) # (GND)))
// \u0|count[21]~75  = CARRY((!\u0|count[20]~73 ) # (!\u0|count [21]))

	.dataa(\u0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[20]~73 ),
	.combout(\u0|count[21]~74_combout ),
	.cout(\u0|count[21]~75 ));
// synopsys translate_off
defparam \u0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \u0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N11
dffeas \u0|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[21] .is_wysiwyg = "true";
defparam \u0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cyclone10lp_lcell_comb \u0|count[22]~76 (
// Equation(s):
// \u0|count[22]~76_combout  = (\u0|count [22] & (\u0|count[21]~75  $ (GND))) # (!\u0|count [22] & (!\u0|count[21]~75  & VCC))
// \u0|count[22]~77  = CARRY((\u0|count [22] & !\u0|count[21]~75 ))

	.dataa(\u0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[21]~75 ),
	.combout(\u0|count[22]~76_combout ),
	.cout(\u0|count[22]~77 ));
// synopsys translate_off
defparam \u0|count[22]~76 .lut_mask = 16'hA50A;
defparam \u0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \u0|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[22] .is_wysiwyg = "true";
defparam \u0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cyclone10lp_lcell_comb \u0|count[23]~78 (
// Equation(s):
// \u0|count[23]~78_combout  = (\u0|count [23] & (!\u0|count[22]~77 )) # (!\u0|count [23] & ((\u0|count[22]~77 ) # (GND)))
// \u0|count[23]~79  = CARRY((!\u0|count[22]~77 ) # (!\u0|count [23]))

	.dataa(gnd),
	.datab(\u0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[22]~77 ),
	.combout(\u0|count[23]~78_combout ),
	.cout(\u0|count[23]~79 ));
// synopsys translate_off
defparam \u0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \u0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N15
dffeas \u0|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[23] .is_wysiwyg = "true";
defparam \u0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cyclone10lp_lcell_comb \u0|LessThan0~6 (
// Equation(s):
// \u0|LessThan0~6_combout  = (((!\u0|count [21]) # (!\u0|count [18])) # (!\u0|count [19])) # (!\u0|count [20])

	.dataa(\u0|count [20]),
	.datab(\u0|count [19]),
	.datac(\u0|count [18]),
	.datad(\u0|count [21]),
	.cin(gnd),
	.combout(\u0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cyclone10lp_lcell_comb \u0|LessThan0~2 (
// Equation(s):
// \u0|LessThan0~2_combout  = (((!\u0|count [13]) # (!\u0|count [11])) # (!\u0|count [14])) # (!\u0|count [12])

	.dataa(\u0|count [12]),
	.datab(\u0|count [14]),
	.datac(\u0|count [11]),
	.datad(\u0|count [13]),
	.cin(gnd),
	.combout(\u0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cyclone10lp_lcell_comb \u0|LessThan0~3 (
// Equation(s):
// \u0|LessThan0~3_combout  = (!\u0|count [7] & (!\u0|count [9] & (!\u0|count [8] & !\u0|count [6])))

	.dataa(\u0|count [7]),
	.datab(\u0|count [9]),
	.datac(\u0|count [8]),
	.datad(\u0|count [6]),
	.cin(gnd),
	.combout(\u0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~3 .lut_mask = 16'h0001;
defparam \u0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cyclone10lp_lcell_comb \u0|LessThan0~4 (
// Equation(s):
// \u0|LessThan0~4_combout  = (!\u0|count [15] & ((\u0|LessThan0~2_combout ) # ((!\u0|count [10] & \u0|LessThan0~3_combout ))))

	.dataa(\u0|LessThan0~2_combout ),
	.datab(\u0|count [10]),
	.datac(\u0|count [15]),
	.datad(\u0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~4 .lut_mask = 16'h0B0A;
defparam \u0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cyclone10lp_lcell_comb \u0|LessThan0~5 (
// Equation(s):
// \u0|LessThan0~5_combout  = (!\u0|count [17] & ((\u0|LessThan0~4_combout ) # (!\u0|count [16])))

	.dataa(\u0|count [17]),
	.datab(gnd),
	.datac(\u0|count [16]),
	.datad(\u0|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~5 .lut_mask = 16'h5505;
defparam \u0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cyclone10lp_lcell_comb \u0|LessThan0~7 (
// Equation(s):
// \u0|LessThan0~7_combout  = (!\u0|count [23] & (((\u0|LessThan0~6_combout ) # (\u0|LessThan0~5_combout )) # (!\u0|count [22])))

	.dataa(\u0|count [22]),
	.datab(\u0|count [23]),
	.datac(\u0|LessThan0~6_combout ),
	.datad(\u0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~7 .lut_mask = 16'h3331;
defparam \u0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cyclone10lp_lcell_comb \u0|count[24]~80 (
// Equation(s):
// \u0|count[24]~80_combout  = (\u0|count [24] & (\u0|count[23]~79  $ (GND))) # (!\u0|count [24] & (!\u0|count[23]~79  & VCC))
// \u0|count[24]~81  = CARRY((\u0|count [24] & !\u0|count[23]~79 ))

	.dataa(gnd),
	.datab(\u0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[23]~79 ),
	.combout(\u0|count[24]~80_combout ),
	.cout(\u0|count[24]~81 ));
// synopsys translate_off
defparam \u0|count[24]~80 .lut_mask = 16'hC30C;
defparam \u0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \u0|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[24] .is_wysiwyg = "true";
defparam \u0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cyclone10lp_lcell_comb \u0|count[25]~82 (
// Equation(s):
// \u0|count[25]~82_combout  = (\u0|count [25] & (!\u0|count[24]~81 )) # (!\u0|count [25] & ((\u0|count[24]~81 ) # (GND)))
// \u0|count[25]~83  = CARRY((!\u0|count[24]~81 ) # (!\u0|count [25]))

	.dataa(gnd),
	.datab(\u0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[24]~81 ),
	.combout(\u0|count[25]~82_combout ),
	.cout(\u0|count[25]~83 ));
// synopsys translate_off
defparam \u0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \u0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \u0|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[25] .is_wysiwyg = "true";
defparam \u0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cyclone10lp_lcell_comb \u0|count[26]~84 (
// Equation(s):
// \u0|count[26]~84_combout  = (\u0|count [26] & (\u0|count[25]~83  $ (GND))) # (!\u0|count [26] & (!\u0|count[25]~83  & VCC))
// \u0|count[26]~85  = CARRY((\u0|count [26] & !\u0|count[25]~83 ))

	.dataa(gnd),
	.datab(\u0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[25]~83 ),
	.combout(\u0|count[26]~84_combout ),
	.cout(\u0|count[26]~85 ));
// synopsys translate_off
defparam \u0|count[26]~84 .lut_mask = 16'hC30C;
defparam \u0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \u0|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[26] .is_wysiwyg = "true";
defparam \u0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cyclone10lp_lcell_comb \u0|count[27]~86 (
// Equation(s):
// \u0|count[27]~86_combout  = (\u0|count [27] & (!\u0|count[26]~85 )) # (!\u0|count [27] & ((\u0|count[26]~85 ) # (GND)))
// \u0|count[27]~87  = CARRY((!\u0|count[26]~85 ) # (!\u0|count [27]))

	.dataa(\u0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[26]~85 ),
	.combout(\u0|count[27]~86_combout ),
	.cout(\u0|count[27]~87 ));
// synopsys translate_off
defparam \u0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \u0|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[27] .is_wysiwyg = "true";
defparam \u0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cyclone10lp_lcell_comb \u0|count[28]~88 (
// Equation(s):
// \u0|count[28]~88_combout  = (\u0|count [28] & (\u0|count[27]~87  $ (GND))) # (!\u0|count [28] & (!\u0|count[27]~87  & VCC))
// \u0|count[28]~89  = CARRY((\u0|count [28] & !\u0|count[27]~87 ))

	.dataa(gnd),
	.datab(\u0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[27]~87 ),
	.combout(\u0|count[28]~88_combout ),
	.cout(\u0|count[28]~89 ));
// synopsys translate_off
defparam \u0|count[28]~88 .lut_mask = 16'hC30C;
defparam \u0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N25
dffeas \u0|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[28] .is_wysiwyg = "true";
defparam \u0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cyclone10lp_lcell_comb \u0|count[29]~90 (
// Equation(s):
// \u0|count[29]~90_combout  = (\u0|count [29] & (!\u0|count[28]~89 )) # (!\u0|count [29] & ((\u0|count[28]~89 ) # (GND)))
// \u0|count[29]~91  = CARRY((!\u0|count[28]~89 ) # (!\u0|count [29]))

	.dataa(\u0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[28]~89 ),
	.combout(\u0|count[29]~90_combout ),
	.cout(\u0|count[29]~91 ));
// synopsys translate_off
defparam \u0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \u0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \u0|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[29] .is_wysiwyg = "true";
defparam \u0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cyclone10lp_lcell_comb \u0|count[30]~92 (
// Equation(s):
// \u0|count[30]~92_combout  = (\u0|count [30] & (\u0|count[29]~91  $ (GND))) # (!\u0|count [30] & (!\u0|count[29]~91  & VCC))
// \u0|count[30]~93  = CARRY((\u0|count [30] & !\u0|count[29]~91 ))

	.dataa(gnd),
	.datab(\u0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[29]~91 ),
	.combout(\u0|count[30]~92_combout ),
	.cout(\u0|count[30]~93 ));
// synopsys translate_off
defparam \u0|count[30]~92 .lut_mask = 16'hC30C;
defparam \u0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \u0|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[30] .is_wysiwyg = "true";
defparam \u0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cyclone10lp_lcell_comb \u0|count[31]~94 (
// Equation(s):
// \u0|count[31]~94_combout  = \u0|count [31] $ (\u0|count[30]~93 )

	.dataa(\u0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|count[30]~93 ),
	.combout(\u0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \u0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \u0|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[31] .is_wysiwyg = "true";
defparam \u0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cyclone10lp_lcell_comb \u0|LessThan0~1 (
// Equation(s):
// \u0|LessThan0~1_combout  = (!\u0|count [31] & (!\u0|count [29] & !\u0|count [30]))

	.dataa(gnd),
	.datab(\u0|count [31]),
	.datac(\u0|count [29]),
	.datad(\u0|count [30]),
	.cin(gnd),
	.combout(\u0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~1 .lut_mask = 16'h0003;
defparam \u0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cyclone10lp_lcell_comb \u0|LessThan0~0 (
// Equation(s):
// \u0|LessThan0~0_combout  = (!\u0|count [25] & (!\u0|count [26] & (!\u0|count [27] & !\u0|count [28])))

	.dataa(\u0|count [25]),
	.datab(\u0|count [26]),
	.datac(\u0|count [27]),
	.datad(\u0|count [28]),
	.cin(gnd),
	.combout(\u0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cyclone10lp_lcell_comb \u0|LessThan0~8 (
// Equation(s):
// \u0|LessThan0~8_combout  = (((!\u0|LessThan0~7_combout  & \u0|count [24])) # (!\u0|LessThan0~0_combout )) # (!\u0|LessThan0~1_combout )

	.dataa(\u0|LessThan0~7_combout ),
	.datab(\u0|LessThan0~1_combout ),
	.datac(\u0|LessThan0~0_combout ),
	.datad(\u0|count [24]),
	.cin(gnd),
	.combout(\u0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~8 .lut_mask = 16'h7F3F;
defparam \u0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cyclone10lp_lcell_comb \u0|led_output~0 (
// Equation(s):
// \u0|led_output~0_combout  = \u0|LessThan0~8_combout  $ (\u0|led_output~q )

	.dataa(gnd),
	.datab(\u0|LessThan0~8_combout ),
	.datac(\u0|led_output~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_output~0 .lut_mask = 16'h3C3C;
defparam \u0|led_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \u0|led_output (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|led_output~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_output .is_wysiwyg = "true";
defparam \u0|led_output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \u1|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~1_combout  = (\u1|rst_controller|r_sync_rst_chain [3] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [3]),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \u1|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \u1|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~0_combout  = (\u1|rst_controller|r_sync_rst_chain [2] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \u1|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \u1|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u1|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cyclone10lp_lcell_comb \u1|rst_controller|WideOr0~0 (
// Equation(s):
// \u1|rst_controller|WideOr0~0_combout  = (\u1|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\u1|rst_controller|r_sync_rst_chain [1] & \u1|rst_controller|r_sync_rst~q ))

	.dataa(gnd),
	.datab(\u1|rst_controller|r_sync_rst_chain [1]),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\u1|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|WideOr0~0 .lut_mask = 16'hFF30;
defparam \u1|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \u1|rst_controller|r_sync_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \u1|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u1|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0AA;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hCCFF;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_valid_from_R~0 (
// Equation(s):
// \u1|nios|cpu|E_valid_from_R~0_combout  = (\u1|nios|cpu|R_valid~q ) # (\u1|nios|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(\u1|nios|cpu|E_stall~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \u1|nios|cpu|E_valid_from_R (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0302;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hCF03;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h00C8;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout )) # (!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & 
// ((!\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hAA33;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cyclone10lp_lcell_comb \u1|ram|wren~0 (
// Equation(s):
// \u1|ram|wren~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (((!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|wren~0 .lut_mask = 16'hBFFF;
defparam \u1|ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  = (\u1|nios|cpu|D_iw [15]) # ((!\u1|nios|cpu|Equal62~9_combout ) # (!\u1|nios|cpu|Equal0~7_combout ))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal62~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'hBBFF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'hAA00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cyclone10lp_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cyclone10lp_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X18_Y23_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 (
	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .lut_mask = 16'hEC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .lut_mask = 16'hDCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hEEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hD800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = \u1|nios|cpu|hbreak_enabled~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hD800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0F0E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hECF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h7430;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_mux_003|src_data [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cyclone10lp_lcell_comb \u1|rst_controller|always2~0 (
// Equation(s):
// \u1|rst_controller|always2~0_combout  = (\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u1|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|always2~0 .lut_mask = 16'hCFCF;
defparam \u1|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \u1|rst_controller|r_early_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|ram|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2] = (!\u1|ram|wren~0_combout  & (!\u1|mm_interconnect_0|cmd_mux_003|src_data [52] & !\u1|mm_interconnect_0|cmd_mux_003|src_data [51]))

	.dataa(\u1|ram|wren~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] .lut_mask = 16'h0005;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u1|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\u1|rst_controller|r_early_rst~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hF3F3;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~0_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~0 .lut_mask = 16'h3020;
defparam \u1|nios|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~17 (
// Equation(s):
// \u1|nios|cpu|Equal0~17_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  = (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] $ (!\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h0802;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~11 (
// Equation(s):
// \u1|nios|cpu|Equal0~11_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~11 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  = (!\u1|nios|cpu|Equal0~17_combout  & (!\u1|nios|cpu|Equal0~11_combout  & ((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ) # (!\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~17_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0013;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|Equal0~2_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & \u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~2 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~0_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~12_combout ) # ((\u1|nios|cpu|Equal0~9_combout  & !\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|Equal0~9_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~0 .lut_mask = 16'hF020;
defparam \u1|nios|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~16 (
// Equation(s):
// \u1|nios|cpu|Equal0~16_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~16 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|Equal0~3_combout  = (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~3 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~1_combout  = (!\u1|nios|cpu|D_ctrl_exception~0_combout  & ((\u1|nios|cpu|Equal0~3_combout ) # ((!\u1|nios|cpu|Equal0~2_combout  & !\u1|nios|cpu|Equal0~16_combout ))))

	.dataa(\u1|nios|cpu|Equal0~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.datac(\u1|nios|cpu|Equal0~16_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~1 .lut_mask = 16'h3301;
defparam \u1|nios|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~2_combout  = (\u1|nios|cpu|D_ctrl_exception~1_combout  & (((\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  & !\u1|nios|cpu|Equal0~12_combout )) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datab(\u1|nios|cpu|Equal0~12_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~2 .lut_mask = 16'h2F00;
defparam \u1|nios|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hF373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h2322;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hE444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hF020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hDFDF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .lut_mask = 16'h003C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .lut_mask = 16'hD580;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .lut_mask = 16'h4040;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h3300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hFF30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .lut_mask = 16'hA0A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout  = 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .lut_mask = 16'h1010;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hDCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h0040;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'h00A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] 
// $ (VCC)
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~14 (
// Equation(s):
// \u1|nios|cpu|Equal0~14_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~4_combout ))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~14 .lut_mask = 16'h1100;
defparam \u1|nios|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|d_read_nxt (
// Equation(s):
// \u1|nios|cpu|d_read_nxt~combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & ((\u1|nios|cpu|d_read~q ) # ((\u1|nios|cpu|R_ctrl_ld~q  & \u1|nios|cpu|E_new_inst~q )))) # (!\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & 
// (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_new_inst~q ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_read_nxt .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N21
dffeas \u1|nios|cpu|d_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~0_combout  = (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~0 .lut_mask = 16'hC080;
defparam \u1|nios|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|d_byteenable[3]~0 (
// Equation(s):
// \u1|nios|cpu|d_byteenable[3]~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem16~0_combout ) # (\u1|nios|cpu|D_ctrl_mem8~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3]~0 .lut_mask = 16'h0F0A;
defparam \u1|nios|cpu|d_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[1]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|D_iw [15]) # (!\u1|nios|cpu|Equal0~2_combout )) # (!\u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hAA2A;
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[1]~0_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # (\u1|nios|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N3
dffeas \u1|nios|cpu|R_logic_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [0])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hB8F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hEC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[0]~0_combout  = \u1|nios|cpu|F_pc [0] $ (VCC)
// \u1|nios|cpu|F_pc_plus_one[0]~1  = CARRY(\u1|nios|cpu|F_pc [0])

	.dataa(\u1|nios|cpu|F_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[0]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[0]~2_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~11_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[0]~0_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~11_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~2 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \u1|nios|cpu|F_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[1]~2_combout  = (\u1|nios|cpu|F_pc [1] & (!\u1|nios|cpu|F_pc_plus_one[0]~1 )) # (!\u1|nios|cpu|F_pc [1] & ((\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[1]~3  = CARRY((!\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (!\u1|nios|cpu|F_pc [1]))

	.dataa(\u1|nios|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~1 (
// Equation(s):
// \u1|nios|cpu|Add1~1_combout  = \u1|nios|cpu|E_src2 [3] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~1 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[11]~1 (
// Equation(s):
// \u1|nios|cpu|D_iw[11]~1_combout  = (\u1|nios|cpu|D_iw[11]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[11]~0_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11]~1 .lut_mask = 16'hC0F0;
defparam \u1|nios|cpu|D_iw[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .lut_mask = 16'h0808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h0088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u1|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF500;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hD888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h0044;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[4]~8_combout  = (\u1|nios|cpu|F_pc [4] & (\u1|nios|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u1|nios|cpu|F_pc [4] & (!\u1|nios|cpu|F_pc_plus_one[3]~7  & VCC))
// \u1|nios|cpu|F_pc_plus_one[4]~9  = CARRY((\u1|nios|cpu|F_pc [4] & !\u1|nios|cpu|F_pc_plus_one[3]~7 ))

	.dataa(\u1|nios|cpu|F_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[5]~10_combout  = (\u1|nios|cpu|F_pc [5] & (!\u1|nios|cpu|F_pc_plus_one[4]~9 )) # (!\u1|nios|cpu|F_pc [5] & ((\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[5]~11  = CARRY((!\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (!\u1|nios|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~0_combout  = (!\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~1_combout  = (\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \u1|nios|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~30 (
// Equation(s):
// \u1|nios|cpu|R_src1~30_combout  = (!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q )

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~30 .lut_mask = 16'h5F5F;
defparam \u1|nios|cpu|R_src1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [8] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] 
// & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hACCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hD8D8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~1_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & !\u1|nios|cpu|D_iw [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~1 .lut_mask = 16'h00F0;
defparam \u1|nios|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~1_combout  = (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_ctrl_mem16~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~1 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u1|nios|cpu|D_iw [11]) # ((\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15])) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hDFCE;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \u1|nios|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~0_combout  = (\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hEAAA;
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~1_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h0808;
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~13 (
// Equation(s):
// \u1|nios|cpu|Equal0~13_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~13 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~0_combout  = (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # ((!\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_iw [5])))) # (!\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|D_iw [2] $ (\u1|nios|cpu|D_iw 
// [5]))))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hBFDE;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~1_combout  = (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [5])))) # (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hC280;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~2_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout )))) # (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & 
// (!\u1|nios|cpu|D_iw [0])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & ((!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout )))))

	.dataa(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h42D3;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~0_combout  = (\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ) # ((\u1|nios|cpu|Equal0~11_combout  & !\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|Equal0~11_combout ),
	.datab(\u1|nios|cpu|Equal0~13_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~0 .lut_mask = 16'hFFCE;
defparam \u1|nios|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~5 (
// Equation(s):
// \u1|nios|cpu|Equal62~5_combout  = (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~5 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv63~0_combout  = (\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~4 (
// Equation(s):
// \u1|nios|cpu|Equal62~4_combout  = (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~4 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = (\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u1|nios|cpu|Equal62~5_combout  & ((\u1|nios|cpu|D_op_opx_rsv63~0_combout ) # ((\u1|nios|cpu|Equal62~4_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout )))) # 
// (!\u1|nios|cpu|Equal62~5_combout  & (((\u1|nios|cpu|Equal62~4_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\u1|nios|cpu|Equal62~4_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout )))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~1_combout  = (\u1|nios|cpu|R_src2_use_imm~0_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|R_valid~q  & \u1|nios|cpu|R_ctrl_br_nxt~1_combout )))

	.dataa(\u1|nios|cpu|R_valid~q ),
	.datab(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~1 .lut_mask = 16'hFFF8;
defparam \u1|nios|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \u1|nios|cpu|R_src2_use_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo~1_combout  = (\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u1|nios|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo~1 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|R_src2_lo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~0_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_iw [3]) # (\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h0504;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~1_combout  = (\u1|nios|cpu|D_ctrl_hi_imm16~0_combout  & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [2]))

	.dataa(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \u1|nios|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~0_combout  = (!\u1|nios|cpu|R_ctrl_force_src2_zero~q  & !\u1|nios|cpu|R_ctrl_hi_imm16~q )

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~0 .lut_mask = 16'h0055;
defparam \u1|nios|cpu|R_src2_lo[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[1]~5 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[1]~5_combout  = (\u1|nios|cpu|R_src2_lo[3]~0_combout  & ((\u1|nios|cpu|R_src2_lo~1_combout  & (\u1|nios|cpu|D_iw [7])) # (!\u1|nios|cpu|R_src2_lo~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\u1|nios|cpu|R_src2_lo~1_combout ),
	.datab(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[1]~5 .lut_mask = 16'hC480;
defparam \u1|nios|cpu|R_src2_lo[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \u1|nios|cpu|E_src2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~3 (
// Equation(s):
// \u1|nios|cpu|Add1~3_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [1])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~3 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16 .lut_mask = 16'hB0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15 .lut_mask = 16'hFFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[2]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[2]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \u1|nios|cpu|d_writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .lut_mask = 16'hCCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~40 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~40_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~40 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \u1|nios|cpu|d_writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [6])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [38] = (\u1|nios|cpu|W_alu_result [2] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [0])))) # (!\u1|nios|cpu|W_alu_result [2] & 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [39] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [1]) # ((\u1|nios|cpu|W_alu_result [3] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [3] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|F_pc [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [40] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [2]) # ((\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [4] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|F_pc [2]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [41] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [3]) # ((\u1|nios|cpu|W_alu_result [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|nios|cpu|F_pc [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [42] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [4]) # ((\u1|nios|cpu|W_alu_result [6] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [6] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|F_pc [4]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[7]~16 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[7]~16_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [13]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[7]~16 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|R_src2_lo[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \u1|nios|cpu|E_src2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[7]~13 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[7]~13_combout  = (\u1|nios|cpu|E_src2 [7] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [7]))))) # (!\u1|nios|cpu|E_src2 [7] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [7]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [7]))))

	.dataa(\u1|nios|cpu|E_src2 [7]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[7]~13 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[7]~11 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[7]~11_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[7]~13_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~35_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[7]~13_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7]~11 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout  = (\u1|nios|cpu|D_iw [12] & ((\u1|nios|cpu|D_iw [15]) # ((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'h88C8;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout  = (\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \u1|nios|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[8]~12 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[8]~12_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [9])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [7])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [9]),
	.datab(\u1|nios|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .lut_mask = 16'hAFAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~51 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~51_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~51 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal134~0 (
// Equation(s):
// \u1|nios|cpu|Equal134~0_combout  = (!\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal136~0_combout  & (\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|Equal136~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal134~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal134~0 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|Equal134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \u1|debug|read_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|fifo_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|read_0 .is_wysiwyg = "true";
defparam \u1|debug|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hB3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h5054;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .lut_mask = 16'h14C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'hF040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h22C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .lut_mask = 16'h55F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0202;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .lut_mask = 16'h0A0A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .lut_mask = 16'hDF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .lut_mask = 16'hFF80;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .lut_mask = 16'h0404;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h333F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h3020;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .lut_mask = 16'h3300;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .lut_mask = 16'hC0C0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .lut_mask = 16'hC0C0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hA0A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \u1|debug|t_dav (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|t_dav .is_wysiwyg = "true";
defparam \u1|debug|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|t_dav~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h0F0F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hA2F2;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.datac(\u1|debug|t_dav~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hFF04;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~2_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h6000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cyclone10lp_lcell_comb \u1|debug|wr_rfifo (
// Equation(s):
// \u1|debug|wr_rfifo~combout  = (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|wr_rfifo .lut_mask = 16'h3300;
defparam \u1|debug|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0050;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .lut_mask = 16'h0404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~1 (
// Equation(s):
// \u1|nios|cpu|Equal62~1_combout  = (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~5_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~0_combout ) # ((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~1_combout )))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hBF88;
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~3_combout  = (\u1|nios|cpu|R_ctrl_br_nxt~1_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~5_combout  & \u1|nios|cpu|Equal0~7_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_cmpge~0 (
// Equation(s):
// \u1|nios|cpu|D_op_cmpge~0_combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|Equal0~3_combout )))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_cmpge~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~6 (
// Equation(s):
// \u1|nios|cpu|Equal0~6_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~6 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~2_combout  = (\u1|nios|cpu|Equal0~3_combout  & (!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & ((\u1|nios|cpu|Equal0~4_combout )))) # (!\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|Equal0~6_combout ) # 
// ((!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & \u1|nios|cpu|Equal0~4_combout ))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u1|nios|cpu|Equal0~6_combout ),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h7350;
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~4_combout  = (\u1|nios|cpu|D_ctrl_br_cmp~3_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~2_combout ) # ((\u1|nios|cpu|D_op_cmpge~0_combout  & \u1|nios|cpu|Equal62~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N3
dffeas \u1|nios|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~3 (
// Equation(s):
// \u1|nios|cpu|Equal62~3_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~3 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_rdctl (
// Equation(s):
// \u1|nios|cpu|D_op_rdctl~combout  = (\u1|nios|cpu|Equal62~3_combout  & (!\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|Equal62~3_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_rdctl .lut_mask = 16'h0200;
defparam \u1|nios|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \u1|nios|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_result~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_result~0_combout  = (\u1|nios|cpu|R_ctrl_br_cmp~q ) # (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_result~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q 
// )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h50F0;
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem32~0_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [2])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem32~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout  = (!\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & (!\u1|nios|cpu|D_ctrl_mem32~0_combout  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout  = (!\u1|nios|cpu|av_ld_align_cycle [0] & ((\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ) # (!\u1|nios|cpu|d_read~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0F03;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \u1|nios|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & ((\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0])))) # (!\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & 
// (!\u1|nios|cpu|d_read~q  & (\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h0BB0;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \u1|nios|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_align_cycle [0] $ (((\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_ctrl_mem16~0_combout )))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h6030;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ) # ((\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ) # ((!\u1|nios|cpu|av_ld_align_cycle [1] & \u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hFFBA;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \u1|nios|cpu|av_ld_aligning_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h7700;
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~0 .lut_mask = 16'h00F0;
defparam \u1|esc_spi|p1_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~1 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~1_combout  = (!\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [6] & (\u1|esc_spi|p1_wr_strobe~0_combout  & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~1 .lut_mask = 16'h1000;
defparam \u1|esc_spi|p1_wr_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hAA0A;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_agent|always2~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|nios|cpu|d_write~q ))) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & ((\u1|nios|cpu|d_read~q ) # ((!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .lut_mask = 16'h7530;
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & 
// !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .lut_mask = 16'h0808;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & !\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .lut_mask = 16'h4646;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .lut_mask = 16'h8080;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  = ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )) # 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0])

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .lut_mask = 16'hDFDF;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & 
// (\u1|esc_spi|p1_wr_strobe~1_combout  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hF0F8;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|nios|cpu|d_read~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h4040;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~3 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~3_combout  = (!\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|W_alu_result [5] & \u1|mm_interconnect_0|router|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~3 .lut_mask = 16'h0300;
defparam \u1|mm_interconnect_0|router|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & \u1|mm_interconnect_0|router|Equal2~3_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|router|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF70;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|mm_interconnect_0|router|Equal2~3_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \u1|debug|r_val (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|r_val~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|r_val .is_wysiwyg = "true";
defparam \u1|debug|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cyclone10lp_lcell_comb \u1|debug|fifo_wr~0 (
// Equation(s):
// \u1|debug|fifo_wr~0_combout  = (!\u1|nios|cpu|W_alu_result [2] & (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  & (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \u1|debug|av_waitrequest~1_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_wr~0 .lut_mask = 16'h0400;
defparam \u1|debug|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \u1|debug|fifo_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_wr .is_wysiwyg = "true";
defparam \u1|debug|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|r_val~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hAA00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \u1|nios|cpu|d_writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[4]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[4]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \u1|nios|cpu|d_writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N31
dffeas \u1|nios|cpu|d_writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u1|debug|r_val~0_combout ),
	.ena2(\u1|debug|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|nios|cpu|d_writedata [7],\u1|nios|cpu|d_writedata [6],\u1|nios|cpu|d_writedata [5],\u1|nios|cpu|d_writedata [4],\u1|nios|cpu|d_writedata [3],\u1|nios|cpu|d_writedata [2],
\u1|nios|cpu|d_writedata [1],\u1|nios|cpu|d_writedata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hFC0C;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h0888;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h2232;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hFC0C;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hB0B0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hCA00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hE4E4;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hB0AA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hD8D8;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hBA0A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hE400;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hD800;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hDD88;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hAE22;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hF5A0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hBA0A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hAFA0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hBFB0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .lut_mask = 16'h2000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hB8F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hB7FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h2323;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 (
	.dataa(gnd),
	.datab(\u1|debug|r_val~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h003F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|fifo_wr~q )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] $ (!\u1|debug|fifo_wr~q ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u1|debug|r_val~0_combout  $ (\u1|debug|fifo_wr~q )

	.dataa(\u1|debug|r_val~0_combout ),
	.datab(gnd),
	.datac(\u1|debug|fifo_wr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h5A5A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1] $ (\u1|debug|fifo_wr~q )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] $ (!\u1|debug|fifo_wr~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [3] $ (\u1|debug|fifo_wr~q )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4] $ (!\u1|debug|fifo_wr~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (!\u1|debug|r_val~0_combout )) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\u1|debug|r_val~0_combout ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFBF;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u1|debug|fifo_wr~q ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout )))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFEEE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cyclone10lp_lcell_comb \u1|debug|r_val~0 (
// Equation(s):
// \u1|debug|r_val~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q  & ((!\u1|debug|r_val~q ) # 
// (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|r_val~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u1|debug|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|r_val~0 .lut_mask = 16'h004C;
defparam \u1|debug|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\u1|debug|fifo_wr~q 
//  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|r_val~0_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\u1|debug|r_val~0_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~2 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~2_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (!\u1|esc_spi|wr_strobe~q  & 
// \u1|esc_spi|p1_wr_strobe~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(\u1|esc_spi|wr_strobe~q ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~2 .lut_mask = 16'h0200;
defparam \u1|esc_spi|p1_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \u1|esc_spi|wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|slaveselect_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|slaveselect_wr_strobe~0_combout  = (\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .lut_mask = 16'h2000;
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \u1|esc_spi|spi_slave_select_holding_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[13]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|control_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|control_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|control_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|control_wr_strobe~0 .lut_mask = 16'h4000;
defparam \u1|esc_spi|control_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|SSO_reg~feeder (
// Equation(s):
// \u1|esc_spi|SSO_reg~feeder_combout  = \u1|nios|cpu|d_writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|SSO_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|SSO_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \u1|esc_spi|SSO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SSO_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SSO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SSO_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[1]~1 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[1]~1_combout  = (\u1|esc_spi|transmitting~q  & (\u1|esc_spi|slowcount [0] $ (\u1|esc_spi|slowcount [1])))

	.dataa(gnd),
	.datab(\u1|esc_spi|slowcount [0]),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[1]~1 .lut_mask = 16'h3C00;
defparam \u1|esc_spi|p1_slowcount[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \u1|esc_spi|slowcount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[2]~0 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[2]~0_combout  = (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [0] $ (\u1|esc_spi|slowcount [2]))) # (!\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [0] & \u1|esc_spi|slowcount [2]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [0]),
	.datac(\u1|esc_spi|slowcount [2]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[2]~0 .lut_mask = 16'h6800;
defparam \u1|esc_spi|p1_slowcount[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N21
dffeas \u1|esc_spi|slowcount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[0]~2 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[0]~2_combout  = (!\u1|esc_spi|slowcount [0] & (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [1]) # (!\u1|esc_spi|slowcount [2]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[0]~2 .lut_mask = 16'h0B00;
defparam \u1|esc_spi|p1_slowcount[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \u1|esc_spi|slowcount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \u1|esc_spi|Equal2~0 (
// Equation(s):
// \u1|esc_spi|Equal2~0_combout  = (!\u1|esc_spi|slowcount [0] & (!\u1|esc_spi|slowcount [1] & \u1|esc_spi|slowcount [2]))

	.dataa(gnd),
	.datab(\u1|esc_spi|slowcount [0]),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|slowcount [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal2~0 .lut_mask = 16'h0300;
defparam \u1|esc_spi|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \u1|esc_spi|Add1~0 (
// Equation(s):
// \u1|esc_spi|Add1~0_combout  = \u1|esc_spi|state [0] $ (VCC)
// \u1|esc_spi|Add1~1  = CARRY(\u1|esc_spi|state [0])

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|esc_spi|Add1~0_combout ),
	.cout(\u1|esc_spi|Add1~1 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|esc_spi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|always11~0 (
// Equation(s):
// \u1|esc_spi|always11~0_combout  = (\u1|esc_spi|transmitting~q  & (!\u1|esc_spi|slowcount [0] & (!\u1|esc_spi|slowcount [1] & \u1|esc_spi|slowcount [2])))

	.dataa(\u1|esc_spi|transmitting~q ),
	.datab(\u1|esc_spi|slowcount [0]),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|slowcount [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always11~0 .lut_mask = 16'h0200;
defparam \u1|esc_spi|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \u1|esc_spi|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \u1|esc_spi|Add1~2 (
// Equation(s):
// \u1|esc_spi|Add1~2_combout  = (\u1|esc_spi|state [1] & (!\u1|esc_spi|Add1~1 )) # (!\u1|esc_spi|state [1] & ((\u1|esc_spi|Add1~1 ) # (GND)))
// \u1|esc_spi|Add1~3  = CARRY((!\u1|esc_spi|Add1~1 ) # (!\u1|esc_spi|state [1]))

	.dataa(\u1|esc_spi|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~1 ),
	.combout(\u1|esc_spi|Add1~2_combout ),
	.cout(\u1|esc_spi|Add1~3 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~2 .lut_mask = 16'h5A5F;
defparam \u1|esc_spi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \u1|esc_spi|Add1~6 (
// Equation(s):
// \u1|esc_spi|Add1~6_combout  = (\u1|esc_spi|state [3] & (!\u1|esc_spi|Add1~5 )) # (!\u1|esc_spi|state [3] & ((\u1|esc_spi|Add1~5 ) # (GND)))
// \u1|esc_spi|Add1~7  = CARRY((!\u1|esc_spi|Add1~5 ) # (!\u1|esc_spi|state [3]))

	.dataa(\u1|esc_spi|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~5 ),
	.combout(\u1|esc_spi|Add1~6_combout ),
	.cout(\u1|esc_spi|Add1~7 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~6 .lut_mask = 16'h5A5F;
defparam \u1|esc_spi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \u1|esc_spi|Add1~8 (
// Equation(s):
// \u1|esc_spi|Add1~8_combout  = \u1|esc_spi|Add1~7  $ (!\u1|esc_spi|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|state [4]),
	.cin(\u1|esc_spi|Add1~7 ),
	.combout(\u1|esc_spi|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Add1~8 .lut_mask = 16'hF00F;
defparam \u1|esc_spi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \u1|esc_spi|state~0 (
// Equation(s):
// \u1|esc_spi|state~0_combout  = (\u1|esc_spi|Add1~8_combout  & (((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|Add1~8_combout ),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~0 .lut_mask = 16'h4CCC;
defparam \u1|esc_spi|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \u1|esc_spi|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cyclone10lp_lcell_comb \u1|esc_spi|state~1 (
// Equation(s):
// \u1|esc_spi|state~1_combout  = (\u1|esc_spi|Add1~2_combout  & (((!\u1|esc_spi|state [4]) # (!\u1|esc_spi|Equal9~0_combout )) # (!\u1|esc_spi|state [0])))

	.dataa(\u1|esc_spi|Add1~2_combout ),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|state [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~1 .lut_mask = 16'h2AAA;
defparam \u1|esc_spi|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \u1|esc_spi|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cyclone10lp_lcell_comb \u1|esc_spi|Add1~4 (
// Equation(s):
// \u1|esc_spi|Add1~4_combout  = (\u1|esc_spi|state [2] & (\u1|esc_spi|Add1~3  $ (GND))) # (!\u1|esc_spi|state [2] & (!\u1|esc_spi|Add1~3  & VCC))
// \u1|esc_spi|Add1~5  = CARRY((\u1|esc_spi|state [2] & !\u1|esc_spi|Add1~3 ))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~3 ),
	.combout(\u1|esc_spi|Add1~4_combout ),
	.cout(\u1|esc_spi|Add1~5 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~4 .lut_mask = 16'hC30C;
defparam \u1|esc_spi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \u1|esc_spi|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u1|esc_spi|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~0 (
// Equation(s):
// \u1|esc_spi|Equal9~0_combout  = (!\u1|esc_spi|state [3] & (!\u1|esc_spi|state [2] & !\u1|esc_spi|state [1]))

	.dataa(\u1|esc_spi|state [3]),
	.datab(\u1|esc_spi|state [2]),
	.datac(\u1|esc_spi|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~0 .lut_mask = 16'h0101;
defparam \u1|esc_spi|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cyclone10lp_lcell_comb \u1|esc_spi|transaction_primed~0 (
// Equation(s):
// \u1|esc_spi|transaction_primed~0_combout  = (\u1|esc_spi|Equal2~0_combout  & (\u1|esc_spi|state [0] & (\u1|esc_spi|Equal9~0_combout  & \u1|esc_spi|state [4])))

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|state [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|transaction_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed~0 .lut_mask = 16'h8000;
defparam \u1|esc_spi|transaction_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \u1|esc_spi|transaction_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transaction_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transaction_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|transaction_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|transmitting~0 (
// Equation(s):
// \u1|esc_spi|transmitting~0_combout  = (!\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|tx_holding_primed~q ) # (\u1|esc_spi|transmitting~q )))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|transaction_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|transmitting~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transmitting~0 .lut_mask = 16'h00FC;
defparam \u1|esc_spi|transmitting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \u1|esc_spi|transmitting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transmitting .is_wysiwyg = "true";
defparam \u1|esc_spi|transmitting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe~0 .lut_mask = 16'h0044;
defparam \u1|esc_spi|p1_data_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~3 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~3_combout  = (\u1|nios|cpu|d_write~q  & (!\u1|esc_spi|wr_strobe~q  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(\u1|nios|cpu|d_write~q ),
	.datab(\u1|esc_spi|wr_strobe~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~3 .lut_mask = 16'h0002;
defparam \u1|esc_spi|p1_wr_strobe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~combout  = (\u1|esc_spi|p1_data_wr_strobe~0_combout  & (\u1|esc_spi|p1_wr_strobe~3_combout  & \u1|esc_spi|p1_wr_strobe~1_combout ))

	.dataa(gnd),
	.datab(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe .lut_mask = 16'hC000;
defparam \u1|esc_spi|p1_data_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \u1|esc_spi|data_wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_primed~0 (
// Equation(s):
// \u1|esc_spi|tx_holding_primed~0_combout  = (\u1|esc_spi|data_wr_strobe~q ) # ((\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q ))

	.dataa(\u1|esc_spi|transmitting~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed~0 .lut_mask = 16'hFFA0;
defparam \u1|esc_spi|tx_holding_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \u1|esc_spi|tx_holding_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|write_shift_reg~0 (
// Equation(s):
// \u1|esc_spi|write_shift_reg~0_combout  = (\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )

	.dataa(\u1|esc_spi|tx_holding_primed~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|write_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_shift_reg~0 .lut_mask = 16'h0A0A;
defparam \u1|esc_spi|write_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cyclone10lp_lcell_comb \u1|esc_spi|always6~0 (
// Equation(s):
// \u1|esc_spi|always6~0_combout  = (\u1|esc_spi|write_shift_reg~0_combout ) # ((\u1|esc_spi|control_wr_strobe~0_combout  & (\u1|nios|cpu|d_writedata [10] & !\u1|esc_spi|SSO_reg~q )))

	.dataa(\u1|esc_spi|control_wr_strobe~0_combout ),
	.datab(\u1|nios|cpu|d_writedata [10]),
	.datac(\u1|esc_spi|SSO_reg~q ),
	.datad(\u1|esc_spi|write_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always6~0 .lut_mask = 16'hFF08;
defparam \u1|esc_spi|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \u1|esc_spi|spi_slave_select_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .lut_mask = 16'h0800;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \u1|esc_spi|endofpacketvalue_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[15]~4 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[15]~4_combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [2] $ (\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[15]~4 .lut_mask = 16'h2288;
defparam \u1|esc_spi|data_to_cpu[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[13]~24 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[13]~24_combout  = (\u1|esc_spi|data_to_cpu[15]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [13])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [13])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [13]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[13]~24 .lut_mask = 16'hAC00;
defparam \u1|esc_spi|p1_data_to_cpu[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \u1|esc_spi|data_to_cpu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[13]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~12_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~12 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|W_alu_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~11_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~11 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[5]~12_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[5]~11_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[1]~31 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[1]~31_combout  = (\u1|nios|cpu|E_src1 [1] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [1]))))) # (!\u1|nios|cpu|E_src1 [1] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [1]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[1]~31 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[1]~18 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[1]~18_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[1]~31_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~9_combout ))

	.dataa(\u1|nios|cpu|Add1~9_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1]~18 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~7 (
// Equation(s):
// \u1|nios|cpu|Equal62~7_combout  = (\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~7 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~0_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h000A;
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~1_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~4_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~2_combout  = (\u1|nios|cpu|D_ctrl_shift_rot~1_combout ) # ((\u1|nios|cpu|Equal62~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|Equal62~7_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'hF8FA;
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~6 (
// Equation(s):
// \u1|nios|cpu|Equal62~6_combout  = (\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~6 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~0_combout  = (\u1|nios|cpu|D_op_opx_rsv63~0_combout  & ((\u1|nios|cpu|Equal62~6_combout ) # ((\u1|nios|cpu|Equal62~4_combout ) # (\u1|nios|cpu|Equal62~5_combout ))))

	.dataa(\u1|nios|cpu|Equal62~6_combout ),
	.datab(\u1|nios|cpu|Equal62~4_combout ),
	.datac(\u1|nios|cpu|Equal62~5_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hFE00;
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~3_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_shift_rot~2_combout ) # (\u1|nios|cpu|D_ctrl_shift_rot~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hCC88;
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \u1|nios|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N9
dffeas \u1|nios|cpu|W_alu_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[1]~18_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[0]~6 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[0]~6_combout  = (\u1|nios|cpu|R_src2_lo[3]~0_combout  & ((\u1|nios|cpu|R_src2_lo~1_combout  & ((\u1|nios|cpu|D_iw [6]))) # (!\u1|nios|cpu|R_src2_lo~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\u1|nios|cpu|R_src2_lo~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(\u1|nios|cpu|D_iw [6]),
	.datad(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[0]~6 .lut_mask = 16'hE400;
defparam \u1|nios|cpu|R_src2_lo[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \u1|nios|cpu|E_src2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[0]~17 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[0]~17_combout  = (\u1|nios|cpu|E_src1 [0] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [0]))))) # (!\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [0]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [0]))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[0]~17 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[0]~17 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[0]~17_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[0]~17_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~7_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[0]~17_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0]~17 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \u1|nios|cpu|W_alu_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[0]~17_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~0_combout  = (\u1|nios|cpu|W_alu_result [1] & (((!\u1|nios|cpu|av_ld_align_cycle [0] & \u1|nios|cpu|W_alu_result [0])) # (!\u1|nios|cpu|av_ld_align_cycle [1]))) # (!\u1|nios|cpu|W_alu_result [1] & 
// (!\u1|nios|cpu|av_ld_align_cycle [0] & (\u1|nios|cpu|W_alu_result [0] & !\u1|nios|cpu|av_ld_align_cycle [1])))

	.dataa(\u1|nios|cpu|W_alu_result [1]),
	.datab(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datac(\u1|nios|cpu|W_alu_result [0]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~0 .lut_mask = 16'h20BA;
defparam \u1|nios|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[7]~21 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[7]~21_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [7]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data [7]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[7]~21 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[8]~15 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[8]~15_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[8]~15 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|R_src2_lo[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \u1|nios|cpu|E_src2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~30 (
// Equation(s):
// \u1|nios|cpu|Add1~30_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [8])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~30 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~31 (
// Equation(s):
// \u1|nios|cpu|Add1~31_combout  = \u1|nios|cpu|E_src2 [7] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [7]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~31 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~32 (
// Equation(s):
// \u1|nios|cpu|Add1~32_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [6])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~32 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cyclone10lp_lcell_comb \u1|debug|ien_AE~2 (
// Equation(s):
// \u1|debug|ien_AE~2_combout  = (\u1|nios|cpu|d_write~q  & (\u1|nios|cpu|W_alu_result [2] & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|debug|av_waitrequest~1_combout )))

	.dataa(\u1|nios|cpu|d_write~q ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|debug|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|ien_AE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AE~2 .lut_mask = 16'h0800;
defparam \u1|debug|ien_AE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \u1|debug|ien_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AE .is_wysiwyg = "true";
defparam \u1|debug|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cyclone10lp_lcell_comb \u1|debug|LessThan0~0 (
// Equation(s):
// \u1|debug|LessThan0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~0 .lut_mask = 16'hAAA8;
defparam \u1|debug|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cyclone10lp_lcell_comb \u1|debug|LessThan0~1 (
// Equation(s):
// \u1|debug|LessThan0~1_combout  = (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u1|debug|LessThan0~0_combout  & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|LessThan0~0_combout ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~1 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \u1|debug|fifo_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AE .is_wysiwyg = "true";
defparam \u1|debug|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cyclone10lp_lcell_comb \u1|debug|av_readdata[9] (
// Equation(s):
// \u1|debug|av_readdata [9] = (\u1|debug|ien_AE~q  & \u1|debug|fifo_AE~q )

	.dataa(gnd),
	.datab(\u1|debug|ien_AE~q ),
	.datac(\u1|debug|fifo_AE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[9] .lut_mask = 16'hC0C0;
defparam \u1|debug|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [10])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [44] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [6]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [8])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|W_alu_result [8])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(\u1|nios|cpu|F_pc [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[9]~14 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[9]~14_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [15]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|E_src2[14]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[9]~14 .lut_mask = 16'h00E2;
defparam \u1|nios|cpu|R_src2_lo[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \u1|nios|cpu|E_src2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~29 (
// Equation(s):
// \u1|nios|cpu|Add1~29_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~29 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[12]~11 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[12]~11_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [18])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|D_iw [18]),
	.datab(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[12]~11 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|R_src2_lo[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \u1|nios|cpu|E_src2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[15]~14 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[15]~14_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [7])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [15] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|W_alu_result [15]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[15]~14 .lut_mask = 16'h88B8;
defparam \u1|nios|cpu|W_rf_wr_data[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_src2[17]~1_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~4_combout ))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~6_combout ))))

	.dataa(\u1|nios|cpu|Equal0~6_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hC808;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((!\u1|nios|cpu|D_iw [5] & !\u1|nios|cpu|D_ctrl_logic~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFFAB;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi~0_combout  = (\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\u1|nios|cpu|R_ctrl_force_src2_zero~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datac(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \u1|nios|cpu|E_src2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[17]~1_combout ),
	.asdata(\u1|nios|cpu|D_iw [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hAA55;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hA5AF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|wr_rfifo~combout )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\u1|debug|fifo_rd~2_combout  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ 
// (((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))))) # (!\u1|debug|fifo_rd~2_combout  & 
// (((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))))

	.dataa(\u1|debug|fifo_rd~2_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h8788;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|wr_rfifo~combout  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT 
// ))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] 
// & VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y23_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|wr_rfifo~combout  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT 
// ))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N7
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u1|nios|cpu|d_writedata [18] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [18]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h5A05;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] 
// & VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~14_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~14 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[4]~14_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~15 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~6_combout  = (\u1|nios|cpu|av_ld_byte2_data[4]~15_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[4]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .lut_mask = 16'hFF40;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~13_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~13 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~12_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~12 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~10 (
// Equation(s):
// \u1|nios|cpu|Equal62~10_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~10 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  = ((!\u1|nios|cpu|Equal62~9_combout  & !\u1|nios|cpu|Equal62~10_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u1|nios|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .lut_mask = 16'h0F3F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~8 (
// Equation(s):
// \u1|nios|cpu|Equal62~8_combout  = (\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~8 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ((!\u1|nios|cpu|Equal62~8_combout  & !\u1|nios|cpu|Equal62~4_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'h333F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv00~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv00~0_combout  = (!\u1|nios|cpu|D_iw [15] & (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|Equal0~3_combout )))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = ((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'h1F1F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~2 (
// Equation(s):
// \u1|nios|cpu|Equal62~2_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~2 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ((!\u1|nios|cpu|Equal62~2_combout  & !\u1|nios|cpu|Equal62~0_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )

	.dataa(\u1|nios|cpu|Equal62~2_combout ),
	.datab(\u1|nios|cpu|Equal62~0_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h1F1F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~14 (
// Equation(s):
// \u1|nios|cpu|Equal62~14_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~14 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~4_combout  = (\u1|nios|cpu|Equal62~8_combout  & (((\u1|nios|cpu|D_op_opx_rsv63~0_combout  & \u1|nios|cpu|Equal62~14_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ))) # (!\u1|nios|cpu|Equal62~8_combout  & 
// (((\u1|nios|cpu|D_op_opx_rsv63~0_combout  & \u1|nios|cpu|Equal62~14_combout ))))

	.dataa(\u1|nios|cpu|Equal62~8_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~4 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~5_combout  = (\u1|nios|cpu|D_iw [13] & (((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_iw [11])) # (!\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~5 .lut_mask = 16'h7050;
defparam \u1|nios|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~6_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_exception~4_combout ) # ((\u1|nios|cpu|D_ctrl_exception~5_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~6 .lut_mask = 16'hE0A0;
defparam \u1|nios|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~7_combout  = (((\u1|nios|cpu|D_ctrl_exception~6_combout ) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout )) # (!\u1|nios|cpu|D_ctrl_exception~2_combout )

	.dataa(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~7 .lut_mask = 16'hFF7F;
defparam \u1|nios|cpu|D_ctrl_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N19
dffeas \u1|nios|cpu|R_ctrl_exception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_exception~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[6]~12_combout  = (\u1|nios|cpu|F_pc [6] & (\u1|nios|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u1|nios|cpu|F_pc [6] & (!\u1|nios|cpu|F_pc_plus_one[5]~11  & VCC))
// \u1|nios|cpu|F_pc_plus_one[6]~13  = CARRY((\u1|nios|cpu|F_pc [6] & !\u1|nios|cpu|F_pc_plus_one[5]~11 ))

	.dataa(\u1|nios|cpu|F_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[7]~14_combout  = (\u1|nios|cpu|F_pc [7] & (!\u1|nios|cpu|F_pc_plus_one[6]~13 )) # (!\u1|nios|cpu|F_pc [7] & ((\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[7]~15  = CARRY((!\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (!\u1|nios|cpu|F_pc [7]))

	.dataa(\u1|nios|cpu|F_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[8]~16_combout  = (\u1|nios|cpu|F_pc [8] & (\u1|nios|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u1|nios|cpu|F_pc [8] & (!\u1|nios|cpu|F_pc_plus_one[7]~15  & VCC))
// \u1|nios|cpu|F_pc_plus_one[8]~17  = CARRY((\u1|nios|cpu|F_pc [8] & !\u1|nios|cpu|F_pc_plus_one[7]~15 ))

	.dataa(\u1|nios|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[9]~18_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc_plus_one[8]~17 )) # (!\u1|nios|cpu|F_pc [9] & ((\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[9]~19  = CARRY((!\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (!\u1|nios|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[24]~0 (
// Equation(s):
// \u1|nios|cpu|d_writedata[24]~0_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24]~0 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \u1|nios|cpu|d_writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [24]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [48] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [10]) # ((\u1|nios|cpu|W_alu_result [12] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [12] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [12]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~25 (
// Equation(s):
// \u1|nios|cpu|Add1~25_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~25 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [24]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\u1|nios|cpu|d_writedata [26] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [27])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\u1|nios|cpu|d_writedata [28] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [28]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~23_combout ,\u1|nios|cpu|W_rf_wr_data[30]~24_combout ,\u1|nios|cpu|W_rf_wr_data[29]~25_combout ,\u1|nios|cpu|W_rf_wr_data[28]~26_combout ,\u1|nios|cpu|W_rf_wr_data[27]~27_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~28_combout ,\u1|nios|cpu|W_rf_wr_data[25]~29_combout ,\u1|nios|cpu|W_rf_wr_data[24]~30_combout ,\u1|nios|cpu|W_rf_wr_data[23]~31_combout ,\u1|nios|cpu|W_rf_wr_data[22]~32_combout ,\u1|nios|cpu|W_rf_wr_data[21]~33_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~34_combout ,\u1|nios|cpu|W_rf_wr_data[19]~35_combout ,\u1|nios|cpu|W_rf_wr_data[18]~11_combout ,\u1|nios|cpu|W_rf_wr_data[17]~12_combout ,\u1|nios|cpu|W_rf_wr_data[16]~13_combout ,\u1|nios|cpu|W_rf_wr_data[15]~14_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~15_combout ,\u1|nios|cpu|W_rf_wr_data[13]~16_combout ,\u1|nios|cpu|W_rf_wr_data[12]~17_combout ,\u1|nios|cpu|W_rf_wr_data[11]~18_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~19_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~20_combout ,\u1|nios|cpu|W_rf_wr_data[7]~21_combout ,\u1|nios|cpu|W_rf_wr_data[6]~22_combout ,\u1|nios|cpu|W_rf_wr_data[5]~10_combout ,\u1|nios|cpu|W_rf_wr_data[4]~6_combout ,\u1|nios|cpu|W_rf_wr_data[3]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~5_combout ,\u1|nios|cpu|W_rf_wr_data[1]~9_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [31],\u1|nios|cpu|D_iw [30],\u1|nios|cpu|D_iw [29],\u1|nios|cpu|D_iw [28],\u1|nios|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[31]~34 (
// Equation(s):
// \u1|nios|cpu|R_src1[31]~34_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[31]~34 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N7
dffeas \u1|nios|cpu|E_src1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[31]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~1_combout  = (\u1|nios|cpu|R_ctrl_hi_imm16~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_ctrl_hi_imm16~q  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~1 .lut_mask = 16'hCDC8;
defparam \u1|nios|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~2_combout  = (!\u1|nios|cpu|R_ctrl_force_src2_zero~q  & (!\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q  & \u1|nios|cpu|R_src2_hi[15]~1_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datad(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~2 .lut_mask = 16'h0500;
defparam \u1|nios|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \u1|nios|cpu|E_src2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[31]~18 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[31]~18_combout  = (\u1|nios|cpu|E_src1 [31] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [31] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [31] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [31])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [31] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [31]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [31]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[31]~18 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~2_combout  = (\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|Equal0~5_combout  & ((!\u1|nios|cpu|Equal0~4_combout )))) # (!\u1|nios|cpu|D_iw [4] & (((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|Equal0~5_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h0527;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~0_combout  = (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14] $ (\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h0880;
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~1_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|E_invert_arith_src_msb~0_combout ) # ((!\u1|nios|cpu|D_ctrl_alu_subtract~2_combout  & !\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'hCC04;
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \u1|nios|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_arith_src1[31] (
// Equation(s):
// \u1|nios|cpu|E_arith_src1 [31] = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_src1 [31])

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src1 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_arith_src1[31] .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~59 (
// Equation(s):
// \u1|nios|cpu|Add1~59_combout  = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [31]))

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~59 .lut_mask = 16'h9696;
defparam \u1|nios|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[30]~3 (
// Equation(s):
// \u1|nios|cpu|E_src2[30]~3_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \u1|nios|cpu|E_src2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[30]~3_combout ),
	.asdata(\u1|nios|cpu|D_iw [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~60 (
// Equation(s):
// \u1|nios|cpu|Add1~60_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [30])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~60 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[30]~35 (
// Equation(s):
// \u1|nios|cpu|R_src1[30]~35_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[30]~35 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N25
dffeas \u1|nios|cpu|E_src1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[30]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[29]~4 (
// Equation(s):
// \u1|nios|cpu|E_src2[29]~4_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29]~4 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N3
dffeas \u1|nios|cpu|E_src2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[29]~4_combout ),
	.asdata(\u1|nios|cpu|D_iw [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~61 (
// Equation(s):
// \u1|nios|cpu|Add1~61_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [29])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~61 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[28]~5 (
// Equation(s):
// \u1|nios|cpu|E_src2[28]~5_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28]~5 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \u1|nios|cpu|E_src2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[28]~5_combout ),
	.asdata(\u1|nios|cpu|D_iw [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~62 (
// Equation(s):
// \u1|nios|cpu|Add1~62_combout  = \u1|nios|cpu|E_src2 [28] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [28]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~62 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[27]~6 (
// Equation(s):
// \u1|nios|cpu|E_src2[27]~6_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27]~6 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \u1|nios|cpu|E_src2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[27]~6_combout ),
	.asdata(\u1|nios|cpu|D_iw [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~63 (
// Equation(s):
// \u1|nios|cpu|Add1~63_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [27])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~63 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[27]~38 (
// Equation(s):
// \u1|nios|cpu|R_src1[27]~38_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[27]~38 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \u1|nios|cpu|E_src1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[27]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[26]~7 (
// Equation(s):
// \u1|nios|cpu|E_src2[26]~7_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26]~7 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \u1|nios|cpu|E_src2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[26]~7_combout ),
	.asdata(\u1|nios|cpu|D_iw [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~64 (
// Equation(s):
// \u1|nios|cpu|Add1~64_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [26])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~64 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[26]~39 (
// Equation(s):
// \u1|nios|cpu|R_src1[26]~39_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[26]~39 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N1
dffeas \u1|nios|cpu|E_src1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[26]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[25]~40 (
// Equation(s):
// \u1|nios|cpu|R_src1[25]~40_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[25]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[25]~40 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[25]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N27
dffeas \u1|nios|cpu|E_src1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[25]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[25]~8 (
// Equation(s):
// \u1|nios|cpu|E_src2[25]~8_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25]~8 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \u1|nios|cpu|E_src2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[25]~8_combout ),
	.asdata(\u1|nios|cpu|D_iw [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~65 (
// Equation(s):
// \u1|nios|cpu|Add1~65_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [25])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~65 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[24]~41 (
// Equation(s):
// \u1|nios|cpu|R_src1[24]~41_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[24]~41 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N21
dffeas \u1|nios|cpu|E_src1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[24]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[23]~42 (
// Equation(s):
// \u1|nios|cpu|R_src1[23]~42_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[23]~42 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N31
dffeas \u1|nios|cpu|E_src1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[23]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[23]~10 (
// Equation(s):
// \u1|nios|cpu|E_src2[23]~10_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23]~10 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \u1|nios|cpu|E_src2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[23]~10_combout ),
	.asdata(\u1|nios|cpu|D_iw [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~67 (
// Equation(s):
// \u1|nios|cpu|Add1~67_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~67 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[22]~11 (
// Equation(s):
// \u1|nios|cpu|E_src2[22]~11_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22]~11 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N23
dffeas \u1|nios|cpu|E_src2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[22]~11_combout ),
	.asdata(\u1|nios|cpu|D_iw [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~68 (
// Equation(s):
// \u1|nios|cpu|Add1~68_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [22])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~68 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[22]~43 (
// Equation(s):
// \u1|nios|cpu|R_src1[22]~43_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[22]~43 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N9
dffeas \u1|nios|cpu|E_src1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[22]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[21]~44 (
// Equation(s):
// \u1|nios|cpu|R_src1[21]~44_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[21]~44 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \u1|nios|cpu|E_src1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[21]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[21]~12 (
// Equation(s):
// \u1|nios|cpu|E_src2[21]~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21]~12 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \u1|nios|cpu|E_src2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[21]~12_combout ),
	.asdata(\u1|nios|cpu|D_iw [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~69 (
// Equation(s):
// \u1|nios|cpu|Add1~69_combout  = \u1|nios|cpu|E_src2 [21] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [21]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~69 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[20]~13 (
// Equation(s):
// \u1|nios|cpu|E_src2[20]~13_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20]~13 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \u1|nios|cpu|E_src2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[20]~13_combout ),
	.asdata(\u1|nios|cpu|D_iw [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~70 (
// Equation(s):
// \u1|nios|cpu|Add1~70_combout  = \u1|nios|cpu|E_src2 [20] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [20]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~70 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[20]~45 (
// Equation(s):
// \u1|nios|cpu|R_src1[20]~45_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[20]~45 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \u1|nios|cpu|E_src1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[20]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[19]~14 (
// Equation(s):
// \u1|nios|cpu|E_src2[19]~14_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19]~14 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[10]~20_combout  = (\u1|nios|cpu|F_pc [10] & (\u1|nios|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u1|nios|cpu|F_pc [10] & (!\u1|nios|cpu|F_pc_plus_one[9]~19  & VCC))
// \u1|nios|cpu|F_pc_plus_one[10]~21  = CARRY((\u1|nios|cpu|F_pc [10] & !\u1|nios|cpu|F_pc_plus_one[9]~19 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[11]~22_combout  = (\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc_plus_one[10]~21 )) # (!\u1|nios|cpu|F_pc [11] & ((\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[11]~23  = CARRY((!\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (!\u1|nios|cpu|F_pc [11]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[12]~24_combout  = (\u1|nios|cpu|F_pc [12] & (\u1|nios|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u1|nios|cpu|F_pc [12] & (!\u1|nios|cpu|F_pc_plus_one[11]~23  & VCC))
// \u1|nios|cpu|F_pc_plus_one[12]~25  = CARRY((\u1|nios|cpu|F_pc [12] & !\u1|nios|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\u1|nios|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[12]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[12]~10_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~49_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[12]~24_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~49_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~10 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \u1|nios|cpu|F_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [50] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [12]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [14])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [14]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|F_pc [12]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_byteenable [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0480000000E00020E0380E0380E83A0000404070100581000016058060;
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h5816000000000000000000000000000000000000000000000000000000000000000000000000700318113E200800F800242A2E006D8580A9598020000000000000C0E02420084212E0703042142300382E080027118869C988C0E416031410010054884832A4644D102000098AA3108C000240011018050C1804007240060420001B2833406062600000940A022026025401C21C0C61870C05A10D58ECA4BCA11041050868981094C0410D0010084A8051B90E1383C2464962C34F820C2803A4148C1690822918CCA8045AA0623193020D8229ED09B52AC3F048355A1C6444AE335B49510D1004AC30593207D0573F463544B98C871D8C43D5A04F230845C124;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h1C15040C03893094B11B06A47545ABED0A8D80FA806C9D10113165F22EF048333579ECD9354311E4FC34854A4841812F15C9C18235285951A2FB5E0768352B8AF6950564F44120890A585C6D66A25A08AB22008243B6B61108018844C801A2A9EFA435626AA8AA0025E21D2162891A2815524C242E81229D8580C2D44531464BA666702AAECB3144191D12600441130500E956FBE90D709800978A221BB01023B12562202A0849368B12666C581C666211B31AC016D7210A00F556A834811BC246212260DD32C421A188264CED29844732B4CC1340419C1844532C93200FD8E128C98B2684860CA1D205A06108044F24501056E55DA314CC85999D298D75200A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h3C761141334C129128CAF9544400E08474C8612292A8D316C066664CA28066D5D0A844FD09B3380CB4510D185544885A19441AA07304050E315127428301800A2008AC60E7566B06E44E0184898C5C67003816ED04E188FBD9DD2905C542488A459508D25F667C8D5770062BD59630028C4CA46E4AD1D0A55194DC90EE1D0C22286A581F25E10D9098A7B760CD8444ACCD112015956E36B46B0ECC1308EC77B0868C87DAB8064B0331C0E54AD50129E9C7C9BD8E0CC78111E617A6002C90801160118011C0F114101A49A015809C8480AC19A2AEB691789272266AE87BEB55AF0D145089E6E300EAB547930B2A5BA3A24B33902023967012EA119D125643E331;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h83120E49266086F88040A6646D6550006FCE014DC090E2E42BD809B29BB812939502BE20C0066A802845004840194005402028040134058CD02632307699060740818389001200208CCC028800402A5010299AB9A8FC339D380D4EAF0848CC3AFC509A29E640EADE174D91F1BBBEE56A21641BB04888603014C8DC190300E9608E08200216418061026115544A8100C3CB65445C35CF17C9948238CF56082108250C049DBC4BA0A92CE028CC040E18550C86C58C315524EAA2E0377A802080020393C00241C908530220801C0B9982438104220020352E6740E9014A2900917413A20224D934409CB341998215813B00000171A00A040110ACCCCBBF9998CC00;
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35 .lut_mask = 16'h0B08;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~36 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~36_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a73 ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a73 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~36 .lut_mask = 16'hE0C0;
defparam \u1|nios|cpu|F_iw[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~37 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~37_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[9]~36_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[9]~36_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~37 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \u1|nios|cpu|D_iw[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[9]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N27
dffeas \u1|nios|cpu|E_src2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[19]~14_combout ),
	.asdata(\u1|nios|cpu|D_iw [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~71 (
// Equation(s):
// \u1|nios|cpu|Add1~71_combout  = \u1|nios|cpu|E_src2 [19] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [19]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~71 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[19]~46 (
// Equation(s):
// \u1|nios|cpu|R_src1[19]~46_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[19]~46 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N15
dffeas \u1|nios|cpu|E_src1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[19]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_src1[18]~0_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [22])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datab(\u1|nios|cpu|D_iw [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18]~0 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[16]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[16]~4_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|R_ctrl_break~q ) # ((!\u1|nios|cpu|F_pc_sel_nxt~0_combout  & \u1|nios|cpu|F_pc_plus_one[16]~32_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_break~q ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~4 .lut_mask = 16'h0B0A;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[18]~0 (
// Equation(s):
// \u1|nios|cpu|E_src2[18]~0_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N17
dffeas \u1|nios|cpu|E_src2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[18]~0_combout ),
	.asdata(\u1|nios|cpu|D_iw [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~20 (
// Equation(s):
// \u1|nios|cpu|Add1~20_combout  = \u1|nios|cpu|E_src2 [18] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [18]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~20 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~21 (
// Equation(s):
// \u1|nios|cpu|Add1~21_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~21 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[15]~3 (
// Equation(s):
// \u1|nios|cpu|E_src1[15]~3_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [19]))

	.dataa(\u1|nios|cpu|D_iw [19]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15]~3 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[13]~9 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[13]~9_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~51_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[13]~26_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~51_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~9 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \u1|nios|cpu|F_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[13]~26_combout  = (\u1|nios|cpu|F_pc [13] & (!\u1|nios|cpu|F_pc_plus_one[12]~25 )) # (!\u1|nios|cpu|F_pc [13] & ((\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[13]~27  = CARRY((!\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (!\u1|nios|cpu|F_pc [13]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \u1|nios|cpu|E_src1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[15]~3_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[14]~9 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[14]~9_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [20])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u1|nios|cpu|D_iw [20]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|E_src2[14]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[14]~9 .lut_mask = 16'h00AC;
defparam \u1|nios|cpu|R_src2_lo[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \u1|nios|cpu|E_src2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~24 (
// Equation(s):
// \u1|nios|cpu|Add1~24_combout  = \u1|nios|cpu|E_src2 [14] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [14]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~24 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~26 (
// Equation(s):
// \u1|nios|cpu|Add1~26_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [12])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~26 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~37 (
// Equation(s):
// \u1|nios|cpu|Add1~37_combout  = (\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~30_combout  & (\u1|nios|cpu|Add1~36  & VCC)) # (!\u1|nios|cpu|Add1~30_combout  & (!\u1|nios|cpu|Add1~36 )))) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~30_combout  & 
// (!\u1|nios|cpu|Add1~36 )) # (!\u1|nios|cpu|Add1~30_combout  & ((\u1|nios|cpu|Add1~36 ) # (GND)))))
// \u1|nios|cpu|Add1~38  = CARRY((\u1|nios|cpu|E_src1 [8] & (!\u1|nios|cpu|Add1~30_combout  & !\u1|nios|cpu|Add1~36 )) # (!\u1|nios|cpu|E_src1 [8] & ((!\u1|nios|cpu|Add1~36 ) # (!\u1|nios|cpu|Add1~30_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [8]),
	.datab(\u1|nios|cpu|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~36 ),
	.combout(\u1|nios|cpu|Add1~37_combout ),
	.cout(\u1|nios|cpu|Add1~38 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~37 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~39 (
// Equation(s):
// \u1|nios|cpu|Add1~39_combout  = ((\u1|nios|cpu|Add1~29_combout  $ (\u1|nios|cpu|E_src1 [9] $ (!\u1|nios|cpu|Add1~38 )))) # (GND)
// \u1|nios|cpu|Add1~40  = CARRY((\u1|nios|cpu|Add1~29_combout  & ((\u1|nios|cpu|E_src1 [9]) # (!\u1|nios|cpu|Add1~38 ))) # (!\u1|nios|cpu|Add1~29_combout  & (\u1|nios|cpu|E_src1 [9] & !\u1|nios|cpu|Add1~38 )))

	.dataa(\u1|nios|cpu|Add1~29_combout ),
	.datab(\u1|nios|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~38 ),
	.combout(\u1|nios|cpu|Add1~39_combout ),
	.cout(\u1|nios|cpu|Add1~40 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~39 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~41 (
// Equation(s):
// \u1|nios|cpu|Add1~41_combout  = (\u1|nios|cpu|Add1~28_combout  & ((\u1|nios|cpu|E_src1 [10] & (\u1|nios|cpu|Add1~40  & VCC)) # (!\u1|nios|cpu|E_src1 [10] & (!\u1|nios|cpu|Add1~40 )))) # (!\u1|nios|cpu|Add1~28_combout  & ((\u1|nios|cpu|E_src1 [10] & 
// (!\u1|nios|cpu|Add1~40 )) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~40 ) # (GND)))))
// \u1|nios|cpu|Add1~42  = CARRY((\u1|nios|cpu|Add1~28_combout  & (!\u1|nios|cpu|E_src1 [10] & !\u1|nios|cpu|Add1~40 )) # (!\u1|nios|cpu|Add1~28_combout  & ((!\u1|nios|cpu|Add1~40 ) # (!\u1|nios|cpu|E_src1 [10]))))

	.dataa(\u1|nios|cpu|Add1~28_combout ),
	.datab(\u1|nios|cpu|E_src1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~40 ),
	.combout(\u1|nios|cpu|Add1~41_combout ),
	.cout(\u1|nios|cpu|Add1~42 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~41 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~43 (
// Equation(s):
// \u1|nios|cpu|Add1~43_combout  = ((\u1|nios|cpu|E_src1 [11] $ (\u1|nios|cpu|Add1~27_combout  $ (!\u1|nios|cpu|Add1~42 )))) # (GND)
// \u1|nios|cpu|Add1~44  = CARRY((\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|Add1~27_combout ) # (!\u1|nios|cpu|Add1~42 ))) # (!\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|Add1~27_combout  & !\u1|nios|cpu|Add1~42 )))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|Add1~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~42 ),
	.combout(\u1|nios|cpu|Add1~43_combout ),
	.cout(\u1|nios|cpu|Add1~44 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~43 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~45 (
// Equation(s):
// \u1|nios|cpu|Add1~45_combout  = (\u1|nios|cpu|Add1~26_combout  & ((\u1|nios|cpu|E_src1 [12] & (\u1|nios|cpu|Add1~44  & VCC)) # (!\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|Add1~44 )))) # (!\u1|nios|cpu|Add1~26_combout  & ((\u1|nios|cpu|E_src1 [12] & 
// (!\u1|nios|cpu|Add1~44 )) # (!\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|Add1~44 ) # (GND)))))
// \u1|nios|cpu|Add1~46  = CARRY((\u1|nios|cpu|Add1~26_combout  & (!\u1|nios|cpu|E_src1 [12] & !\u1|nios|cpu|Add1~44 )) # (!\u1|nios|cpu|Add1~26_combout  & ((!\u1|nios|cpu|Add1~44 ) # (!\u1|nios|cpu|E_src1 [12]))))

	.dataa(\u1|nios|cpu|Add1~26_combout ),
	.datab(\u1|nios|cpu|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~44 ),
	.combout(\u1|nios|cpu|Add1~45_combout ),
	.cout(\u1|nios|cpu|Add1~46 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~45 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~47 (
// Equation(s):
// \u1|nios|cpu|Add1~47_combout  = ((\u1|nios|cpu|Add1~25_combout  $ (\u1|nios|cpu|E_src1 [13] $ (!\u1|nios|cpu|Add1~46 )))) # (GND)
// \u1|nios|cpu|Add1~48  = CARRY((\u1|nios|cpu|Add1~25_combout  & ((\u1|nios|cpu|E_src1 [13]) # (!\u1|nios|cpu|Add1~46 ))) # (!\u1|nios|cpu|Add1~25_combout  & (\u1|nios|cpu|E_src1 [13] & !\u1|nios|cpu|Add1~46 )))

	.dataa(\u1|nios|cpu|Add1~25_combout ),
	.datab(\u1|nios|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~46 ),
	.combout(\u1|nios|cpu|Add1~47_combout ),
	.cout(\u1|nios|cpu|Add1~48 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~47 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~49 (
// Equation(s):
// \u1|nios|cpu|Add1~49_combout  = (\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~24_combout  & (\u1|nios|cpu|Add1~48  & VCC)) # (!\u1|nios|cpu|Add1~24_combout  & (!\u1|nios|cpu|Add1~48 )))) # (!\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~24_combout  & 
// (!\u1|nios|cpu|Add1~48 )) # (!\u1|nios|cpu|Add1~24_combout  & ((\u1|nios|cpu|Add1~48 ) # (GND)))))
// \u1|nios|cpu|Add1~50  = CARRY((\u1|nios|cpu|E_src1 [14] & (!\u1|nios|cpu|Add1~24_combout  & !\u1|nios|cpu|Add1~48 )) # (!\u1|nios|cpu|E_src1 [14] & ((!\u1|nios|cpu|Add1~48 ) # (!\u1|nios|cpu|Add1~24_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [14]),
	.datab(\u1|nios|cpu|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~48 ),
	.combout(\u1|nios|cpu|Add1~49_combout ),
	.cout(\u1|nios|cpu|Add1~50 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~49 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~51 (
// Equation(s):
// \u1|nios|cpu|Add1~51_combout  = ((\u1|nios|cpu|Add1~23_combout  $ (\u1|nios|cpu|E_src1 [15] $ (!\u1|nios|cpu|Add1~50 )))) # (GND)
// \u1|nios|cpu|Add1~52  = CARRY((\u1|nios|cpu|Add1~23_combout  & ((\u1|nios|cpu|E_src1 [15]) # (!\u1|nios|cpu|Add1~50 ))) # (!\u1|nios|cpu|Add1~23_combout  & (\u1|nios|cpu|E_src1 [15] & !\u1|nios|cpu|Add1~50 )))

	.dataa(\u1|nios|cpu|Add1~23_combout ),
	.datab(\u1|nios|cpu|E_src1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~50 ),
	.combout(\u1|nios|cpu|Add1~51_combout ),
	.cout(\u1|nios|cpu|Add1~52 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~51 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~53 (
// Equation(s):
// \u1|nios|cpu|Add1~53_combout  = (\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|E_src1 [16] & (\u1|nios|cpu|Add1~52  & VCC)) # (!\u1|nios|cpu|E_src1 [16] & (!\u1|nios|cpu|Add1~52 )))) # (!\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|E_src1 [16] & 
// (!\u1|nios|cpu|Add1~52 )) # (!\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~52 ) # (GND)))))
// \u1|nios|cpu|Add1~54  = CARRY((\u1|nios|cpu|Add1~22_combout  & (!\u1|nios|cpu|E_src1 [16] & !\u1|nios|cpu|Add1~52 )) # (!\u1|nios|cpu|Add1~22_combout  & ((!\u1|nios|cpu|Add1~52 ) # (!\u1|nios|cpu|E_src1 [16]))))

	.dataa(\u1|nios|cpu|Add1~22_combout ),
	.datab(\u1|nios|cpu|E_src1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~52 ),
	.combout(\u1|nios|cpu|Add1~53_combout ),
	.cout(\u1|nios|cpu|Add1~54 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~53 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~55 (
// Equation(s):
// \u1|nios|cpu|Add1~55_combout  = ((\u1|nios|cpu|E_src1 [17] $ (\u1|nios|cpu|Add1~21_combout  $ (!\u1|nios|cpu|Add1~54 )))) # (GND)
// \u1|nios|cpu|Add1~56  = CARRY((\u1|nios|cpu|E_src1 [17] & ((\u1|nios|cpu|Add1~21_combout ) # (!\u1|nios|cpu|Add1~54 ))) # (!\u1|nios|cpu|E_src1 [17] & (\u1|nios|cpu|Add1~21_combout  & !\u1|nios|cpu|Add1~54 )))

	.dataa(\u1|nios|cpu|E_src1 [17]),
	.datab(\u1|nios|cpu|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~54 ),
	.combout(\u1|nios|cpu|Add1~55_combout ),
	.cout(\u1|nios|cpu|Add1~56 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~55 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~57 (
// Equation(s):
// \u1|nios|cpu|Add1~57_combout  = (\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~20_combout  & (\u1|nios|cpu|Add1~56  & VCC)) # (!\u1|nios|cpu|Add1~20_combout  & (!\u1|nios|cpu|Add1~56 )))) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~20_combout  & 
// (!\u1|nios|cpu|Add1~56 )) # (!\u1|nios|cpu|Add1~20_combout  & ((\u1|nios|cpu|Add1~56 ) # (GND)))))
// \u1|nios|cpu|Add1~58  = CARRY((\u1|nios|cpu|E_src1 [18] & (!\u1|nios|cpu|Add1~20_combout  & !\u1|nios|cpu|Add1~56 )) # (!\u1|nios|cpu|E_src1 [18] & ((!\u1|nios|cpu|Add1~56 ) # (!\u1|nios|cpu|Add1~20_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [18]),
	.datab(\u1|nios|cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~56 ),
	.combout(\u1|nios|cpu|Add1~57_combout ),
	.cout(\u1|nios|cpu|Add1~58 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~57 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[16]~5 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[16]~5_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[16]~4_combout ) # ((\u1|nios|cpu|F_pc_sel_nxt~0_combout  & (!\u1|nios|cpu|R_ctrl_exception~q  & \u1|nios|cpu|Add1~57_combout )))

	.dataa(\u1|nios|cpu|F_pc_no_crst_nxt[16]~4_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~5 .lut_mask = 16'hAEAA;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N27
dffeas \u1|nios|cpu|F_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[14]~28_combout  = (\u1|nios|cpu|F_pc [14] & (\u1|nios|cpu|F_pc_plus_one[13]~27  $ (GND))) # (!\u1|nios|cpu|F_pc [14] & (!\u1|nios|cpu|F_pc_plus_one[13]~27  & VCC))
// \u1|nios|cpu|F_pc_plus_one[14]~29  = CARRY((\u1|nios|cpu|F_pc [14] & !\u1|nios|cpu|F_pc_plus_one[13]~27 ))

	.dataa(\u1|nios|cpu|F_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[13]~27 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[15]~30_combout  = (\u1|nios|cpu|F_pc [15] & ((\u1|nios|cpu|F_pc_plus_one[14]~29 ) # (GND))) # (!\u1|nios|cpu|F_pc [15] & (!\u1|nios|cpu|F_pc_plus_one[14]~29 ))
// \u1|nios|cpu|F_pc_plus_one[15]~31  = CARRY((\u1|nios|cpu|F_pc [15]) # (!\u1|nios|cpu|F_pc_plus_one[14]~29 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[14]~29 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[15]~31 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'hC3CF;
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~6_combout  = (\u1|nios|cpu|F_pc_plus_one[15]~30_combout  & !\u1|nios|cpu|R_ctrl_break~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~6 .lut_mask = 16'h00F0;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~7 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~7_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((!\u1|nios|cpu|Add1~55_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (!\u1|nios|cpu|F_pc_no_crst_nxt[15]~6_combout 
// ))))

	.dataa(\u1|nios|cpu|R_ctrl_exception~q ),
	.datab(\u1|nios|cpu|F_pc_no_crst_nxt[15]~6_combout ),
	.datac(\u1|nios|cpu|Add1~55_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~7 .lut_mask = 16'h0511;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N23
dffeas \u1|nios|cpu|F_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[16]~32 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[16]~32_combout  = \u1|nios|cpu|F_pc_plus_one[15]~31  $ (!\u1|nios|cpu|F_pc [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|F_pc [16]),
	.cin(\u1|nios|cpu|F_pc_plus_one[15]~31 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[16]~32 .lut_mask = 16'hF00F;
defparam \u1|nios|cpu|F_pc_plus_one[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \u1|nios|cpu|E_src1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[18]~0_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[16]~32_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~72 (
// Equation(s):
// \u1|nios|cpu|Add1~72_combout  = ((\u1|nios|cpu|Add1~71_combout  $ (\u1|nios|cpu|E_src1 [19] $ (!\u1|nios|cpu|Add1~58 )))) # (GND)
// \u1|nios|cpu|Add1~73  = CARRY((\u1|nios|cpu|Add1~71_combout  & ((\u1|nios|cpu|E_src1 [19]) # (!\u1|nios|cpu|Add1~58 ))) # (!\u1|nios|cpu|Add1~71_combout  & (\u1|nios|cpu|E_src1 [19] & !\u1|nios|cpu|Add1~58 )))

	.dataa(\u1|nios|cpu|Add1~71_combout ),
	.datab(\u1|nios|cpu|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~58 ),
	.combout(\u1|nios|cpu|Add1~72_combout ),
	.cout(\u1|nios|cpu|Add1~73 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~74 (
// Equation(s):
// \u1|nios|cpu|Add1~74_combout  = (\u1|nios|cpu|Add1~70_combout  & ((\u1|nios|cpu|E_src1 [20] & (\u1|nios|cpu|Add1~73  & VCC)) # (!\u1|nios|cpu|E_src1 [20] & (!\u1|nios|cpu|Add1~73 )))) # (!\u1|nios|cpu|Add1~70_combout  & ((\u1|nios|cpu|E_src1 [20] & 
// (!\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~73 ) # (GND)))))
// \u1|nios|cpu|Add1~75  = CARRY((\u1|nios|cpu|Add1~70_combout  & (!\u1|nios|cpu|E_src1 [20] & !\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|Add1~70_combout  & ((!\u1|nios|cpu|Add1~73 ) # (!\u1|nios|cpu|E_src1 [20]))))

	.dataa(\u1|nios|cpu|Add1~70_combout ),
	.datab(\u1|nios|cpu|E_src1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~73 ),
	.combout(\u1|nios|cpu|Add1~74_combout ),
	.cout(\u1|nios|cpu|Add1~75 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~76 (
// Equation(s):
// \u1|nios|cpu|Add1~76_combout  = ((\u1|nios|cpu|E_src1 [21] $ (\u1|nios|cpu|Add1~69_combout  $ (!\u1|nios|cpu|Add1~75 )))) # (GND)
// \u1|nios|cpu|Add1~77  = CARRY((\u1|nios|cpu|E_src1 [21] & ((\u1|nios|cpu|Add1~69_combout ) # (!\u1|nios|cpu|Add1~75 ))) # (!\u1|nios|cpu|E_src1 [21] & (\u1|nios|cpu|Add1~69_combout  & !\u1|nios|cpu|Add1~75 )))

	.dataa(\u1|nios|cpu|E_src1 [21]),
	.datab(\u1|nios|cpu|Add1~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~75 ),
	.combout(\u1|nios|cpu|Add1~76_combout ),
	.cout(\u1|nios|cpu|Add1~77 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~78 (
// Equation(s):
// \u1|nios|cpu|Add1~78_combout  = (\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [22] & (\u1|nios|cpu|Add1~77  & VCC)) # (!\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|Add1~77 )))) # (!\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [22] & 
// (!\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|Add1~77 ) # (GND)))))
// \u1|nios|cpu|Add1~79  = CARRY((\u1|nios|cpu|Add1~68_combout  & (!\u1|nios|cpu|E_src1 [22] & !\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|Add1~68_combout  & ((!\u1|nios|cpu|Add1~77 ) # (!\u1|nios|cpu|E_src1 [22]))))

	.dataa(\u1|nios|cpu|Add1~68_combout ),
	.datab(\u1|nios|cpu|E_src1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~77 ),
	.combout(\u1|nios|cpu|Add1~78_combout ),
	.cout(\u1|nios|cpu|Add1~79 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~80 (
// Equation(s):
// \u1|nios|cpu|Add1~80_combout  = ((\u1|nios|cpu|E_src1 [23] $ (\u1|nios|cpu|Add1~67_combout  $ (!\u1|nios|cpu|Add1~79 )))) # (GND)
// \u1|nios|cpu|Add1~81  = CARRY((\u1|nios|cpu|E_src1 [23] & ((\u1|nios|cpu|Add1~67_combout ) # (!\u1|nios|cpu|Add1~79 ))) # (!\u1|nios|cpu|E_src1 [23] & (\u1|nios|cpu|Add1~67_combout  & !\u1|nios|cpu|Add1~79 )))

	.dataa(\u1|nios|cpu|E_src1 [23]),
	.datab(\u1|nios|cpu|Add1~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~79 ),
	.combout(\u1|nios|cpu|Add1~80_combout ),
	.cout(\u1|nios|cpu|Add1~81 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~82 (
// Equation(s):
// \u1|nios|cpu|Add1~82_combout  = (\u1|nios|cpu|Add1~66_combout  & ((\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|Add1~81  & VCC)) # (!\u1|nios|cpu|E_src1 [24] & (!\u1|nios|cpu|Add1~81 )))) # (!\u1|nios|cpu|Add1~66_combout  & ((\u1|nios|cpu|E_src1 [24] & 
// (!\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|Add1~81 ) # (GND)))))
// \u1|nios|cpu|Add1~83  = CARRY((\u1|nios|cpu|Add1~66_combout  & (!\u1|nios|cpu|E_src1 [24] & !\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|Add1~66_combout  & ((!\u1|nios|cpu|Add1~81 ) # (!\u1|nios|cpu|E_src1 [24]))))

	.dataa(\u1|nios|cpu|Add1~66_combout ),
	.datab(\u1|nios|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~81 ),
	.combout(\u1|nios|cpu|Add1~82_combout ),
	.cout(\u1|nios|cpu|Add1~83 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~84 (
// Equation(s):
// \u1|nios|cpu|Add1~84_combout  = ((\u1|nios|cpu|E_src1 [25] $ (\u1|nios|cpu|Add1~65_combout  $ (!\u1|nios|cpu|Add1~83 )))) # (GND)
// \u1|nios|cpu|Add1~85  = CARRY((\u1|nios|cpu|E_src1 [25] & ((\u1|nios|cpu|Add1~65_combout ) # (!\u1|nios|cpu|Add1~83 ))) # (!\u1|nios|cpu|E_src1 [25] & (\u1|nios|cpu|Add1~65_combout  & !\u1|nios|cpu|Add1~83 )))

	.dataa(\u1|nios|cpu|E_src1 [25]),
	.datab(\u1|nios|cpu|Add1~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~83 ),
	.combout(\u1|nios|cpu|Add1~84_combout ),
	.cout(\u1|nios|cpu|Add1~85 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~86 (
// Equation(s):
// \u1|nios|cpu|Add1~86_combout  = (\u1|nios|cpu|Add1~64_combout  & ((\u1|nios|cpu|E_src1 [26] & (\u1|nios|cpu|Add1~85  & VCC)) # (!\u1|nios|cpu|E_src1 [26] & (!\u1|nios|cpu|Add1~85 )))) # (!\u1|nios|cpu|Add1~64_combout  & ((\u1|nios|cpu|E_src1 [26] & 
// (!\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~85 ) # (GND)))))
// \u1|nios|cpu|Add1~87  = CARRY((\u1|nios|cpu|Add1~64_combout  & (!\u1|nios|cpu|E_src1 [26] & !\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|Add1~64_combout  & ((!\u1|nios|cpu|Add1~85 ) # (!\u1|nios|cpu|E_src1 [26]))))

	.dataa(\u1|nios|cpu|Add1~64_combout ),
	.datab(\u1|nios|cpu|E_src1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~85 ),
	.combout(\u1|nios|cpu|Add1~86_combout ),
	.cout(\u1|nios|cpu|Add1~87 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~88 (
// Equation(s):
// \u1|nios|cpu|Add1~88_combout  = ((\u1|nios|cpu|Add1~63_combout  $ (\u1|nios|cpu|E_src1 [27] $ (!\u1|nios|cpu|Add1~87 )))) # (GND)
// \u1|nios|cpu|Add1~89  = CARRY((\u1|nios|cpu|Add1~63_combout  & ((\u1|nios|cpu|E_src1 [27]) # (!\u1|nios|cpu|Add1~87 ))) # (!\u1|nios|cpu|Add1~63_combout  & (\u1|nios|cpu|E_src1 [27] & !\u1|nios|cpu|Add1~87 )))

	.dataa(\u1|nios|cpu|Add1~63_combout ),
	.datab(\u1|nios|cpu|E_src1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~87 ),
	.combout(\u1|nios|cpu|Add1~88_combout ),
	.cout(\u1|nios|cpu|Add1~89 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~90 (
// Equation(s):
// \u1|nios|cpu|Add1~90_combout  = (\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~62_combout  & (\u1|nios|cpu|Add1~89  & VCC)) # (!\u1|nios|cpu|Add1~62_combout  & (!\u1|nios|cpu|Add1~89 )))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~62_combout  & 
// (!\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|Add1~62_combout  & ((\u1|nios|cpu|Add1~89 ) # (GND)))))
// \u1|nios|cpu|Add1~91  = CARRY((\u1|nios|cpu|E_src1 [28] & (!\u1|nios|cpu|Add1~62_combout  & !\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|E_src1 [28] & ((!\u1|nios|cpu|Add1~89 ) # (!\u1|nios|cpu|Add1~62_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [28]),
	.datab(\u1|nios|cpu|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~89 ),
	.combout(\u1|nios|cpu|Add1~90_combout ),
	.cout(\u1|nios|cpu|Add1~91 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~92 (
// Equation(s):
// \u1|nios|cpu|Add1~92_combout  = ((\u1|nios|cpu|E_src1 [29] $ (\u1|nios|cpu|Add1~61_combout  $ (!\u1|nios|cpu|Add1~91 )))) # (GND)
// \u1|nios|cpu|Add1~93  = CARRY((\u1|nios|cpu|E_src1 [29] & ((\u1|nios|cpu|Add1~61_combout ) # (!\u1|nios|cpu|Add1~91 ))) # (!\u1|nios|cpu|E_src1 [29] & (\u1|nios|cpu|Add1~61_combout  & !\u1|nios|cpu|Add1~91 )))

	.dataa(\u1|nios|cpu|E_src1 [29]),
	.datab(\u1|nios|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~91 ),
	.combout(\u1|nios|cpu|Add1~92_combout ),
	.cout(\u1|nios|cpu|Add1~93 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~94 (
// Equation(s):
// \u1|nios|cpu|Add1~94_combout  = (\u1|nios|cpu|Add1~60_combout  & ((\u1|nios|cpu|E_src1 [30] & (\u1|nios|cpu|Add1~93  & VCC)) # (!\u1|nios|cpu|E_src1 [30] & (!\u1|nios|cpu|Add1~93 )))) # (!\u1|nios|cpu|Add1~60_combout  & ((\u1|nios|cpu|E_src1 [30] & 
// (!\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~93 ) # (GND)))))
// \u1|nios|cpu|Add1~95  = CARRY((\u1|nios|cpu|Add1~60_combout  & (!\u1|nios|cpu|E_src1 [30] & !\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|Add1~60_combout  & ((!\u1|nios|cpu|Add1~93 ) # (!\u1|nios|cpu|E_src1 [30]))))

	.dataa(\u1|nios|cpu|Add1~60_combout ),
	.datab(\u1|nios|cpu|E_src1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~93 ),
	.combout(\u1|nios|cpu|Add1~94_combout ),
	.cout(\u1|nios|cpu|Add1~95 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~96 (
// Equation(s):
// \u1|nios|cpu|Add1~96_combout  = ((\u1|nios|cpu|E_arith_src1 [31] $ (\u1|nios|cpu|Add1~59_combout  $ (!\u1|nios|cpu|Add1~95 )))) # (GND)
// \u1|nios|cpu|Add1~97  = CARRY((\u1|nios|cpu|E_arith_src1 [31] & ((\u1|nios|cpu|Add1~59_combout ) # (!\u1|nios|cpu|Add1~95 ))) # (!\u1|nios|cpu|E_arith_src1 [31] & (\u1|nios|cpu|Add1~59_combout  & !\u1|nios|cpu|Add1~95 )))

	.dataa(\u1|nios|cpu|E_arith_src1 [31]),
	.datab(\u1|nios|cpu|Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~95 ),
	.combout(\u1|nios|cpu|Add1~96_combout ),
	.cout(\u1|nios|cpu|Add1~97 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[31]~19 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[31]~19_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[31]~18_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~96_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[31]~18_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~96_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31]~19 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N21
dffeas \u1|nios|cpu|W_alu_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[31]~19_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [31])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[3]~2_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((\u1|nios|cpu|Add1~7_combout  & \u1|nios|cpu|Add1~9_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((\u1|nios|cpu|Add1~9_combout )) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~7_combout ),
	.datad(\u1|nios|cpu|Add1~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .lut_mask = 16'hFD99;
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \u1|nios|cpu|d_byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_byteenable [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000A8183C00000680000800000016041E38F0D00B0421BE560000004C7C0139046411903E020EFE673283F09862004430EE519CF808C8080101F108C266980C08A32461FEA028FB681C31FD434FC301E00600500000A00000080000004000000FC781DC763B10CF2A0000040000DF1E23C87C790F87921CE9532F0307C30021E168880746913D1C254300088A3BFFEFFF45896507167AE06436809FEFF3FF2A7894FFEFF7DDE8FFFD607F6C3EFC001C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h24276502409095CEF07BCFE0355FFFE47F8002361A6665101101ECEAF6D75DFFFD7FFC39A8FEAAF7FCC3FD0DC9D2EDFF0B099F12E8CA395CFB517E06506B37FB7B1188708402048A8FC505B90048246418004000091A010002300290310C02AC0000000044429800001146AA262E6FE9088A0E8F25A190883A1FDA600020133F7FFF41BEBD300A1160C5808D601240DA230156000000004000004185D2C58F5D66800000804057879BB2FFFF5DA3FFF4041BC086F77D8000002014002208003C1C80000006604F0028100000138FC3672C5FFFFE005FFCBC367FFC7E3C200332711FF269A21A421FFF2A49B2C0000000003C4000B079BFF2EA0FE88FD9459632;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h8FF0BA7400DEFEF5CC312F0407AFEDDF082701F47EDA8BF01E8A19CAF057FFD517A58B7FCDA7EF01E030FDA2FE0A948E89FC90A0074C37FEC5FA121AA80014000062100FC066A44A392928D1117EA737FFFF068D1CBC700948000E9802BFE501B802B52DE215162BE152E5FB75808AD655940BE0C1AF8460AF81D54FC00068B1113622FE655438087F45A227FFF2014AD6F0F0C02025137910218286101222820382514860F1347FFE5446C102A2CC219580C0202188000AF52FB5535540000000000000057AAF84BDFB7648268073FFEFFF80047F006704000237040A82D081100BF4054297FC550541B380030900001FFE03E0014431F01A6F7E9200002001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'hA6020658601004657444F74BEF4B44047FFFB3815058F08040800840208011800000000FE001FF967EBF2CFCBF68F2E7DCB1FB963000741E0800E7090000319215CA5F12128146143FFEC79C46CA3E717FA118090B408F416A7EF0B31A004898C6BC68C6A7D2358000044119218AB87EDB407B0B3447F30587FFB4133FA8D7681F9FE0020E9FD4630077383CC5C6BDC28A82F24B0FFE029FF4C7A5FF8100000000443B0691F93C7FF98004600002045040000C03FB800BD27E7A6E07910C2C63F0063C40F803F660E018474587FEE3F3B82001889C865FFDA3F9D94772804C24098B919E9C41034E4017FFFE3CE1FFEAABC5000A808F0413FFFFDF381FFDFF00;
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a95 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~58_combout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a95 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 .lut_mask = 16'hFAAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~1_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & \u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~1 .lut_mask = 16'hA0A0;
defparam \u1|nios|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \u1|nios|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[31]~23 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[31]~23_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [31])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [31]),
	.datad(\u1|nios|cpu|av_ld_byte3_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[31]~23 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~23_combout ,\u1|nios|cpu|W_rf_wr_data[30]~24_combout ,\u1|nios|cpu|W_rf_wr_data[29]~25_combout ,\u1|nios|cpu|W_rf_wr_data[28]~26_combout ,\u1|nios|cpu|W_rf_wr_data[27]~27_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~28_combout ,\u1|nios|cpu|W_rf_wr_data[25]~29_combout ,\u1|nios|cpu|W_rf_wr_data[24]~30_combout ,\u1|nios|cpu|W_rf_wr_data[23]~31_combout ,\u1|nios|cpu|W_rf_wr_data[22]~32_combout ,\u1|nios|cpu|W_rf_wr_data[21]~33_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~34_combout ,\u1|nios|cpu|W_rf_wr_data[19]~35_combout ,\u1|nios|cpu|W_rf_wr_data[18]~11_combout ,\u1|nios|cpu|W_rf_wr_data[17]~12_combout ,\u1|nios|cpu|W_rf_wr_data[16]~13_combout ,\u1|nios|cpu|W_rf_wr_data[15]~14_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~15_combout ,\u1|nios|cpu|W_rf_wr_data[13]~16_combout ,\u1|nios|cpu|W_rf_wr_data[12]~17_combout ,\u1|nios|cpu|W_rf_wr_data[11]~18_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~19_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~20_combout ,\u1|nios|cpu|W_rf_wr_data[7]~21_combout ,\u1|nios|cpu|W_rf_wr_data[6]~22_combout ,\u1|nios|cpu|W_rf_wr_data[5]~10_combout ,\u1|nios|cpu|W_rf_wr_data[4]~6_combout ,\u1|nios|cpu|W_rf_wr_data[3]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~5_combout ,\u1|nios|cpu|W_rf_wr_data[1]~9_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [26],\u1|nios|cpu|D_iw [25],\u1|nios|cpu|D_iw [24],\u1|nios|cpu|D_iw [23],\u1|nios|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[31]~7 (
// Equation(s):
// \u1|nios|cpu|d_writedata[31]~7_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31]~7 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \u1|nios|cpu|d_writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|d_byteenable [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hECEC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \u1|nios|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[30]~19 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[30]~19_combout  = (\u1|nios|cpu|E_src2 [30] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [30] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [30] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [30])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [30] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [30]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [30]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[30]~19 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[30]~20 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[30]~20_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[30]~19_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~94_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[30]~19_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~94_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30]~20 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \u1|nios|cpu|W_alu_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[30]~20_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[30]~24 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[30]~24_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [6])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [30]))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data [6]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[30]~24 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[29]~36 (
// Equation(s):
// \u1|nios|cpu|R_src1[29]~36_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[29]~36 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \u1|nios|cpu|E_src1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[29]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[29]~20 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[29]~20_combout  = (\u1|nios|cpu|E_src1 [29] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [29]))))) # (!\u1|nios|cpu|E_src1 [29] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [29]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [29]))))

	.dataa(\u1|nios|cpu|E_src1 [29]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[29]~20 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[29]~21 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[29]~21_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[29]~20_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~92_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.datab(\u1|nios|cpu|Add1~92_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29]~21 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \u1|nios|cpu|W_alu_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[29]~21_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # 
// ((\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \u1|nios|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[29]~25 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[29]~25_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [29] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [29]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte3_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[29]~25 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[28]~37 (
// Equation(s):
// \u1|nios|cpu|R_src1[28]~37_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[28]~37 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \u1|nios|cpu|E_src1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[28]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[28]~21 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[28]~21_combout  = (\u1|nios|cpu|E_src1 [28] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [28]))))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [28]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [28]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [28]),
	.datad(\u1|nios|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[28]~21 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[28]~22 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[28]~22_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[28]~21_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~90_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.datab(\u1|nios|cpu|Add1~90_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28]~22 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N19
dffeas \u1|nios|cpu|W_alu_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[28]~22_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[28]~26 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[28]~26_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [28]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [4]),
	.datad(\u1|nios|cpu|W_alu_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[28]~26 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[25]~1 (
// Equation(s):
// \u1|nios|cpu|d_writedata[25]~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \u1|nios|cpu|d_writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\u1|nios|cpu|d_writedata [14] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [14]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .lut_mask = 16'hF0FC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # 
// ((\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \u1|nios|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[27]~22 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[27]~22_combout  = (\u1|nios|cpu|E_src2 [27] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [27]))))) # (!\u1|nios|cpu|E_src2 [27] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [27]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [27]))))

	.dataa(\u1|nios|cpu|E_src2 [27]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[27]~22 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[27]~23 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[27]~23_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[27]~22_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~88_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~88_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[27]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27]~23 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N25
dffeas \u1|nios|cpu|W_alu_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[27]~23_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[27]~27_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [27]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [3]),
	.datad(\u1|nios|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[27]~27 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[26]~2 (
// Equation(s):
// \u1|nios|cpu|d_writedata[26]~2_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \u1|nios|cpu|d_writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\u1|nios|cpu|d_writedata [26] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000183FFFFF7002830032180601C8769D31B580102220709F581000000000000080D5E24A84BCB565902733F6EC10D8A14500001C1000068000000000000000063030C0000000305600000048380038000000001C020C7E800003F020000020000F003C7008C0000000F00000668008100000E27E041002440008FB4097A001E000000000000000000000000000000007C601044020800F0200000000000F100000400008400000E0132B0006C30000000000000191900000010008000205A77F4000000000488030000007FD80000060003FE07301A87FFC080C0000395118;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h000003000002080400112F6A000000810000000004000000008060124407007FF01320000000004130000001900000D000000E002020001000800698040065FFF80000000000000003C000B855080C40000000001000000000000010000000080000004100001000000040080000000000000000602000000001C4000008000A0FFE818EBD32A2804000808000004000000002000000100000000001C000000000000000010011010310FFF00000FFE9000020C6376F800000000000000000161C000000022037000400000003825043A407FF86005FFCA5041FE476B8000000000FE800C400007FDE002023C0000000001C0000B139B7F0580FE07FF8000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h01E00020005C9EF048000F241787C995800001F01C0000F00C0000006541FE4001C000BBDC87EC00E018014000000006A070000000003580000202000000000000000003C00000000B100040001CA7000000000018B8000000000E000003800000000003C00006006000440000000000002003E1000F80000F800007C0154010000400F9000008007C008007FE300810425020000008021000000400000000000080800000A0001FFC200000000400800080880400010000604380000400000000000000003006E0BEF930000000018600000000600000000000080080000001000030040000000000000200000000000FFE0000000000001A03010000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000001040002000C8121211452001FFBFA000081020000000100000008000000007D001F3802C77004C76486045D021BA0430003018000003000000008281001000800000005FFC078820C03E70398000000300060000BE500000000000000E200207C00180000000000000381E1B0039000008000000E330001F00000019FCC0000C0F80000017F89C308618000000C0000700004E000300000000000000441B02907ABC4E780000000000000000000155F00003D030000C0380000047B0061800D803644AE000000403FE63FFBC00000110050FFCE3FFD8060000000000122001040024096803FFE70C21FFC000C5000F0007001BE000180800000300;
// synopsys translate_on

// Location: M9K_X40_Y12_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040480200000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .lut_mask = 16'h3022;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  & 
// !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hFF08;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[26]~23 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[26]~23_combout  = (\u1|nios|cpu|E_src2 [26] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [26] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [26] & ((\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src1 [26] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src2 [26]),
	.datab(\u1|nios|cpu|E_src1 [26]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[26]~23 .lut_mask = 16'h6E81;
defparam \u1|nios|cpu|E_logic_result[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[26]~24 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[26]~24_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[26]~23_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~86_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[26]~23_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~86_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26]~24 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \u1|nios|cpu|W_alu_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[26]~24_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[26]~28 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[26]~28_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [26]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [2]),
	.datad(\u1|nios|cpu|W_alu_result [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[26]~28 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[13]~5 (
// Equation(s):
// \u1|nios|cpu|E_src1[13]~5_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [17]))

	.dataa(\u1|nios|cpu|D_iw [17]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13]~5 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \u1|nios|cpu|E_src1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[13]~5_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[11]~11 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[11]~11_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~47_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~47_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~11 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \u1|nios|cpu|F_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [49] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [13]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [11])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [11]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [13]),
	.datad(\u1|nios|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000183FFFF070018900060C83219832052E2E0026F8A00E652038000000000000A1249B000256B230A024A00C18410C0286000014000004A083011005001400063030C000000030560000004828001800000000140204420000021000000000000A00145008400000009000002200000000000042000000000000204004800120000000000000000000000000000000044000000000000402A0D01084008900000000000000000080132B0006C30000000000000000000000000000000000004100000000000000000000010580000060002020000000100420300C30800000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000020004001000000000000000000000000000000000000000000940300200310880200300C30801010225000400800300B80000000000000000000A08000020A00800600280048855000800000000004000202B00DE2800000000000000004100000000000000010420050000000014400000000000000000080201080690028012A08000000000000000000000000000001000000000000000000000029000040010000010806000008069000000001004800000000000000000020C020081022015505027F1D00000004000040300000C040000102010080000000008200000000004520000204000000000140000902894100008200208000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h0120000000089290000009000484400000000110140000900C000000600102000000000000000C00A00000000000000280500000000015800002020000000000000000024000000000000000000485000000000008A8000000000A0000028000000000014000060060004400000000000000022000088000088000044000000000000088000000000C0000040200000000000000000000000000000000000000000000000000001008000000000000000000000000000000000000000000000000000000000000000401300000000186000000006000000000000000000000000000000000000000000000000000000008060000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h0030000040004000000000000000002000180080000000000000000000000000000000044000328020150040164860454020A8041000301800000300000000820000000000000000100C01000000021009800000030006000022000000000000000000000140000000000000000028121B0028000000000000633000110000000804C0000C08800000010814008218000000C0000500000A000300000000000000441B028048240A4800000000000000000000011000005030000C0280000002B0061800D80364400000000002020080800000000000080400805806000000000000000004000000280201800000304000C5000F00050001FFE01B081BFC0300;
// synopsys translate_on

// Location: M9K_X58_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040484300000000000000000000000002800000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .lut_mask = 16'h3210;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a89  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a89 ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [25] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \u1|nios|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[25]~24 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[25]~24_combout  = (\u1|nios|cpu|E_src1 [25] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [25]))))) # (!\u1|nios|cpu|E_src1 [25] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [25]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [25]))))

	.dataa(\u1|nios|cpu|E_src1 [25]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[25]~24 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[25]~25 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[25]~25_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[25]~24_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~84_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[25]~24_combout ),
	.datab(\u1|nios|cpu|Add1~84_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25]~25 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \u1|nios|cpu|W_alu_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[25]~25_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[25]~29 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[25]~29_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [25]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [1]),
	.datad(\u1|nios|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[25]~29 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[24]~9 (
// Equation(s):
// \u1|nios|cpu|E_src2[24]~9_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24]~9 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \u1|nios|cpu|E_src2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[24]~9_combout ),
	.asdata(\u1|nios|cpu|D_iw [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~66 (
// Equation(s):
// \u1|nios|cpu|Add1~66_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~66 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[24]~25 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[24]~25_combout  = (\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [24]))))) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [24]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [24]))))

	.dataa(\u1|nios|cpu|E_src1 [24]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[24]~25 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[24]~26 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[24]~26_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[24]~25_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~82_combout ))

	.dataa(\u1|nios|cpu|Add1~82_combout ),
	.datab(\u1|nios|cpu|E_logic_result[24]~25_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24]~26 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N15
dffeas \u1|nios|cpu|W_alu_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[24]~26_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y9_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000002000000000000000002800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y6_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000F7802AB0A1205816168364CB0B0801CB4400A031808000000000000A0A9F99D126663179806F7FAFE64C51A200220840700E4100F00048E0060FB82201085623B401E427FBFDFF008C010203C00F004020002018002000DE26FD808C2111010080425240810B802200000002488010200000000001020000080010220C0032C2801920430658D0180C9098050041106832204000C20280201014008180103001034408001310E844200006008F0005002000C015000781800C080030200020000000E0070000300800202408C01E4819000354020644818B14000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h7070031086020904E8711400040000013312700700000170143D8028A0D60403F0022000A04420031042880B409948C800500C0200A000086AC0021C000A043AF000015D40E00800008210C05500480FC8000550411E207BA3DFEE04E02470005AAB9555000040EEFF773A09C6EE0F2000000C34600000060001C00000083500407E81128D22A28041008482C9544300051C0206A2A55103BBDD5700C5898850026008001100F000011007ED180007E94C5200C2D06F04084080C01004401402A80A2085023011A8400DC7000380004300003F00004C78000400E439108041A7804060004004000C0204822400480211BFC44C118008803008006012413683B0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h20212000A20B4210000C01000400400006000100040120806402008050080E00DC00E7B1080068002000002C038084A200100828294210805803500000094181040C04084003814000200E01CC04010000008401CF08424100000348282098022028004108C043802C00780000001000800000200080800000800000414000000000000E000000240A1088003FB6A042000222080081411000000000000008000880000820A06400F8C00080048080218080C20100004000000800000000000000000000000000400C381380380093020000005140000000000880630000000004E00000000007006D701C1659BD0000007E03CA086F79E9000040000D726774;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h2CC01012AAB5404CB7774852D340E06000FAC00201408100DBBAD1406BBAC80004B400604580208523010A62027320784B3A096740389054000001079285A0B80003801C00E0738300FC758F00038E3B508000000100040DCE0206D190000000000000300100201D07800070003088100A000800073001C0E041200001001700080042890A00800F6001000400A808220000800B01002809E071000060148100054149C3400820A2400468CC2B0B2840140A000011010043909188189C03031A1184C87088C2278041670006001E618F219016711009007CE18F880400402C080582019D8682000C68201F800020738000468000080110015E1E1F281FC1E200;
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .lut_mask = 16'h5140;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .lut_mask = 16'hFAAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout  & 
// !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hF0F8;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \u1|nios|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[24]~30 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[24]~30_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [24])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [24]),
	.datad(\u1|nios|cpu|av_ld_byte3_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[24]~30 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[23]~2 (
// Equation(s):
// \u1|nios|cpu|E_st_data[23]~2_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[23]~2 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \u1|nios|cpu|d_writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[2]~1_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((!\u1|nios|cpu|Add1~7_combout  & \u1|nios|cpu|Add1~9_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((\u1|nios|cpu|Add1~9_combout )) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~7_combout ),
	.datad(\u1|nios|cpu|Add1~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .lut_mask = 16'hDF99;
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \u1|nios|cpu|d_byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hFCCC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [17])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h701D00000000000000000000000000000000000000000000000000000000000000000000F0817F689EC3139BE6E44EEC5C91959B11228617A3610800000036C30DC0C108508C00E0B8284926C00095AC8C0A012701A969C9CEB0E08C400061110054094E3080460199A040298B820488081A6061C0188500B824241044512484C890022600606062425C0683218362928550C040002003C680A84004FDA02D322771810CBC021C1E014197812A0E0F00A0285A2A89446420C3C30100430100A154268284D0284C82021448200201AA890C554180A20440218AA055771140650A00084282286081112040408004080080256880028800B00004D680108C02A669;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h898880A84F740219660423156A0000020041846CB000836002C1E2034028B1000000014202485800010892862021100002A000080212011022146C21210008040C802280180020700008080EAAB0110085008000A2022497D0439000908AB2A28C40008A48C8840886220050C000A05FD5D5F94402DA1EC5512A49046494041280000A0100555100800D2B4004080240D0AD54A31000221000188E7E00802284192D4226C63850C6024A000A30200004008342080800CE1CE1D1EA3C4C001EEA462AAC251814902243A0C400456D81853A800002130005581800000809C08C1C68C001B0882D8000404110406A020008710010001501100D115001000E380109;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h300105814400810A0040708000902800904828100020001E800004202B840000E0C04459000004001E41000801604200D4022040D0000400100102000100800A2109EB202010028104C000008800C0080000504000C60A9092DB508185000020018500025100A8141000040000023000804B640A08502A04502C28A00C2A846888A0110200020182842BE10800815729AC040400955400040988C8232AC83510A05901820800120001404608580032182000A08000C03FD300004008083FFFFFFFFFFFFFE110033400018032000080800000000020000002AA8008C81155250E29000000100000029004006BAC14ABEAC00050140282400041B6004104424338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h07040000002280800222488400070000000000DCA3A12E44011801A201180055D102AE80001210421C10841C100C0404000080001B410088600010202790040368908281041200008000028041000004084EA0544029022E0100A700000000002800C0200064CC0C2700082282150002010003E00220002008201000C0000004000400000460008010000D400023400831444D2090000022022040000400000000040091AC0086800C40008904040005080402A80408003900010418002080008192C00240C900552280891C80008800D508280022340001440044020900035100645202714049C29400000216840040000978080950A0808000013008020100;
// synopsys translate_on

// Location: M9K_X24_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ED218002000E02000E83A0E83A0E038280001C0701C0F41D0741C0701C0;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48 .lut_mask = 16'h3022;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~46 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~46_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~46 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|F_iw[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~59 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~59_combout  = (\u1|nios|cpu|F_iw[17]~46_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # ((!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|F_iw[17]~46_combout  & (!\u1|nios|cpu|D_iw[11]~0_combout  & 
// ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[17]~46_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[11]~0_combout ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~59 .lut_mask = 16'h8CAF;
defparam \u1|nios|cpu|F_iw[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \u1|nios|cpu|D_iw[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[17]~59_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[11]~12 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[11]~12_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [17]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|D_iw [17]),
	.datad(\u1|nios|cpu|E_src2[14]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[11]~12 .lut_mask = 16'h00E2;
defparam \u1|nios|cpu|R_src2_lo[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \u1|nios|cpu|E_src2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~27 (
// Equation(s):
// \u1|nios|cpu|Add1~27_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [11])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~27 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~13 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~13_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~43_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|F_pc_plus_one[9]~18_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_break~q ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.datad(\u1|nios|cpu|Add1~43_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~13 .lut_mask = 16'hFEBA;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~14_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & \u1|nios|cpu|F_pc_no_crst_nxt[9]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|F_pc_no_crst_nxt[9]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~14 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N21
dffeas \u1|nios|cpu|F_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [47] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [11]) # ((\u1|nios|cpu|F_pc [9] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|F_pc [9] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [9]),
	.datac(\u1|nios|cpu|W_alu_result [11]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007808000000000000008000000000000000000000000000000000010000000000000000000000000000000000054314C0AA0D848EC065057BCAB9A6B7BED00084AC325630180C4A28F99A5042C10B16D2154E7097827B166E9CC5372A8C965B4951153E829CF21C220C416ADB17084EC2EA5A42818174C96488C1388808801861020C3024031A0121063504C200140603188CFE91F0103EF6690820182403048033089FFB2BC6BEEB55345F0223D511D1DD8BE0110383A0FA5F694D117E75EFF770846684AA31BD800078F001A660A43E00B8BD010FA302780016;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h8680376357C0DAF2368B2CC081FFE6754FA1DB330EF7F5FF443D0003D707094CD7EDFEBD0C9282BCFE3024424946A4F7AF8D9E5C0858A3448991661AD04132770BFDDD5D57E7668FCA918B89006320B01255582D0D914F082C5820C2412577F5180000005DDF8A00171104A422080A203BB800A31F80A3910280D64EEE615084C99A006493B8063D4C97D6BC0E67589B6541FF50A84044680021988090554C5165B444DF9F29A01E9D8699B1408A99A01085360771A8B1D31D2E15C3A910A1C3AD114ED8BAAE95B7138B449AA899980FE0E4CD3000659E9980D32012AA1330813D49A163308418A5D3B20CA04524E8C43A5623459AA894D0F689A863880B3092;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'hD53AD84E20899291B6A3295B8CD4C64A20B3A33DD6828A900FACB15A650932E4282C264001A99E9AA0000096009E300280501481D6AD9580AC06CFBFC3F2A95F6E5610D248E12C1A504962904507850000012AC449A9B76C6D002A03861AE5780B8685A94215162A61564D055FFBEBE35504A265682990F429943D54DC0048A77122E299355503809D442224CE00018C52A8B8E020261413A87483D2001762D082827B62081B18533A1EC7684323090806AB90087482001C8530255251400000000000000E42AC505F4FB4FD0FB26DC60000550470AAB57D550235006EA81BD8501E0553DFB0015700258584100D1495299B2BE8430525F44203029220402001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h84C38642AAA014A1C1117FA93EA84A0F006D25851C95528E04010287040115BBA241DD14C2027AB1211562C31758764D45A2A8B454103119155503A9C852559E06D89E44362F14D1133410198C18943229B51D0B3B41AF42A4A64166EA17599FECA00810A35BD062D874290863CA28F25B5FA8ABF1101A6C206335D513E3C1386F2CE472CC89F1E101E55857848ADFDDFAFEE0017500869A749BCC002422D6D55AF69B128449240A48E1181040709012AAF5740130042CF0B76AAE0A8541610AB4B65D16DA5B74C05C73D4AC2A6681B0BE67C73AC955299D8392DB66B7AE94F5D2820F98BBA10388521266C01DC0D4C000C50DFF00A50CC1F99993105B319B00;
// synopsys translate_on

// Location: M9K_X24_Y10_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040010000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .lut_mask = 16'h00E2;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a87 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a87 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~3_combout  = (\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[7]~12_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .lut_mask = 16'hDCCC;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[7]~3_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \u1|nios|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[23]~26 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[23]~26_combout  = (\u1|nios|cpu|E_src1 [23] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [23] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [23] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [23])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [23] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [23]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [23]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[23]~26 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[23]~27 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[23]~27_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[23]~26_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~80_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[23]~26_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~80_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23]~27 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \u1|nios|cpu|W_alu_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[23]~27_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[23]~31 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[23]~31_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [23]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [7]),
	.datad(\u1|nios|cpu|W_alu_result [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[23]~31 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[22]~1 (
// Equation(s):
// \u1|nios|cpu|E_st_data[22]~1_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[22]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_st_data[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \u1|nios|cpu|d_writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y8_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000006000000000000000002800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007C0BFF07D61F87E0D8FF5EBFBF803BBBE057B77878000000000001C1CFEEDDDF7DFBFF287F7EF7E7BFFDDDCB000014062AC4940DC1618B7B38F8263336C000134034560D06836828A018602800A016D20456818002B0098063181BCA00145B4841303E80B02A1E6280014A9A026A560210024000186B406588416000C8831441038A202062930101C5258544010042218005023D003832F72B100008400108401000A0133B0A2EC30000590050000192010B20010061A8788126550200066FE00800100000151D80000060082AA0B100A8545C081A2420281118;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h808033714280C800582A2F6A000000001100B324040000F91480E01A644504555021100020000090208100021090499000000A01200000184A000498040044D2C9041110400008EC0A8202C80060200240000000111600038085020080000000028A9504000010EEE04418AD2264092000000414202003110000444EEE61318A4AAA004C8630040004001010810009024040004000000008000006014004040060428052800041050306AAB40800AAA00C100084130B800000000000004011C3AC030281BAAC954613A2D082A1804002000555060046AC0504156070AA835104A90AA96084001034D616A6A5C06C0204BF544A0198A89550328AA02AB8308120;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h85621020004CD6B0DEAE0B241585498A26138354140000900C00A00065015600C5C041221082AC00A000000801000002805000014A64958010038A80039960076C080002C040800001100440880C8500000000008AA8452001002A00042AE55000040001484046806400540000182081100002A0000A80000A80101540000000000000AA00010800AC00000556B00180005020000000001020000000000000000080000000A00015588000000000000086AA800000000000600380000400000000000000003002E08ED1310012B2A3C6000000006000003400000423000000D814CA200403A0020429108A1249B000940AAA0BE20A6A5DF1580000800D224000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h84431200200014C872229D9B9299050501AD00801888000E02BB408702BB400004D000654680B28020150040164B60554228A8451028305800540322880144AA03810008004021025554248220012C182981010013002E0C422A061030040002880A00200558C06619C0006803DA28D21B0D28A12220008840633000152182003C04C060CC0A912200C3081680A2184D483CC0027500021AB0230000401402000A67DB12845AAC0A4881104C08583800006030015101295133210C1288020212B1369826D89B654AB42100880AAA429594F1421111140AACC2AAD80604002880051201092A8020090002AA810161554000C509C3000508C1B5555F081EA95703;
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .lut_mask = 16'h5140;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .lut_mask = 16'hEAEA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte2_data[0]~11_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[0]~11_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[6]~13_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .lut_mask = 16'hDCD8;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \u1|nios|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[22]~27 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[22]~27_combout  = (\u1|nios|cpu|E_src2 [22] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [22]))))) # (!\u1|nios|cpu|E_src2 [22] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [22]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [22]))))

	.dataa(\u1|nios|cpu|E_src2 [22]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[22]~27 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[22]~28 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[22]~28_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[22]~27_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~78_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~78_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[22]~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22]~28 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \u1|nios|cpu|W_alu_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[22]~28_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[22]~32 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[22]~32_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [22]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [6]),
	.datad(\u1|nios|cpu|W_alu_result [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[22]~32 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[10]~13 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[10]~13_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [16]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[10]~13 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|R_src2_lo[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \u1|nios|cpu|E_src2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~28 (
// Equation(s):
// \u1|nios|cpu|Add1~28_combout  = \u1|nios|cpu|E_src2 [10] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [10]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~28 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[8]~15 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[8]~15_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~41_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[8]~16_combout )))))

	.dataa(\u1|nios|cpu|Add1~41_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~15 .lut_mask = 16'h2230;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N25
dffeas \u1|nios|cpu|F_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [46] = (\u1|nios|cpu|F_pc [8] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [10])))) # (!\u1|nios|cpu|F_pc [8] & 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|W_alu_result [10])))

	.dataa(\u1|nios|cpu|F_pc [8]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\u1|nios|cpu|d_writedata [21] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007C0FF80FF81F87E00481DFBFBFA42B97E07FF55878000012010411C1F66C6CCFFFFFFFB0737BBF779FFCFDFF0127018B6B98CEA0E08C40000111005489583284644F998040200B8210C800664191409C2500F8043C104011040440110AA60272606040100603018B62B2C530C2000020834604E34204FCE02CA63441010828021014014105000A080A0000280A028140443003C30100400000E01C04038080380883001448220205AA8A0D8501888824C041B0887D771D76456B004882022A208558204040C0047BFFAA376880189F1CEB001592FF10C83AAAB8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h080F808003040201221167F57F5FFFE2BBC1802EDA44072003C1EEE276FFF1000557E56A23405067750C8092006191FB02880E000018011322366C45620084042C002280180020300048000EAAC0110085AAAAAAAA622695500100809082B2A28C40008A4CCC8400462200500005901FDDDDF9C402DE1FC7436049066694054280000E0040155100000D2B40000A024250AD54A3100022100118882A0080B020192C430402085A46224A000831A2000404A342380800EA8EA8F57EAD64001EEA4628A424181400221182C400056D8485BF800082DF8005584800038848000C487AC001B0A8258100404110486A020008700010021503500C01500B280FF5886B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h3C1035010C60C1080869300420902C5B94431C1442EECA5EC29A1DEABBA000D7D4E2157F6CA006401E517F017C6AD6D8DF06F0F4575C447F03F4265A8100800A2181F928245EA243174D104E2180D87FFFFF139F24C2789BDAFFD01987B82501B987B52A5315B83F1151052B5590BAC6D55B7C1ACFF06F67F06FFDE00C2AA6F99DB43B02E556618A876FF3B800E1576BAC6414559F75918D1FA9FAA7FFDA379EF27B51DBEE711740075456CF78B0F67F9000E4E221F88003100850090820000000000000011803B78103887A4480F0D1FFFFAAE636556506AAB339CA5BD5B58F199082A9528BF8579084E36BAF19ABEAC000503403C6701049923C1304426339;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'hA7220650002284E4088844464A4D4484E00030DDF1F36EC6419829E32198305DD90AEE80005818488890910891A81104244484889B61048CE000703026900603698482A1011E880880010AE041044184886BF8FDC87C8B7D7B01AEBD11C24C5A2AA9CD089876FE08A624C53FBB9FC42AE54603E90881F4221F28D493C0103FEE01843042A6E0081BD81C0D40821385C2BBDE6C6B90FE0223F7C0A2FF17CD28AAA28D041CAE00C7812CC000C904060055004026A80568803E0E7427F8313090808393C4C241C91A55E260888C8000FC00FD04260121144001FC0065DA3B800D7401AFE020790C5D1090C0000AB6FE0040001978A828C0A0108000017208000100;
// synopsys translate_on

// Location: M9K_X58_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404B000000000E000080200000008021000001004000000100400000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40 .lut_mask = 16'h0E04;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a85  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a85 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hECEC;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~11_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~12_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~11_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~10_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_payload~12_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \u1|nios|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[21]~28 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[21]~28_combout  = (\u1|nios|cpu|E_src2 [21] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [21]))))) # (!\u1|nios|cpu|E_src2 [21] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [21]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [21]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [21]),
	.datad(\u1|nios|cpu|E_src1 [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[21]~28 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[21]~29 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[21]~29_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[21]~28_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~76_combout ))

	.dataa(\u1|nios|cpu|Add1~76_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21]~29 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \u1|nios|cpu|W_alu_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[21]~29_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[21]~33 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[21]~33_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [21]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [5]),
	.datad(\u1|nios|cpu|W_alu_result [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[21]~33 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[28]~4 (
// Equation(s):
// \u1|nios|cpu|d_writedata[28]~4_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \u1|nios|cpu|d_writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\u1|nios|cpu|d_writedata [28] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [28]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000006004410C8C1405011072900F8B8034C84054E0406000000000000021F00B14088304412801840002019023C2AE99BDF1EC2E80D788EF3084769C5F3AF5F00F4DB9BE566030184C79F23DE5ED97B63DB78EFE464173F6A380FF3B8F0F395CF6D8DF3C1D89F68628661961525C3A90FE8F962915D324F1589F9889F226605BD900B7AC800B7B40005BD6810FC7019C663300CFAA117ECC7109DF1C238874710E87101CED73AF8767F300253F480FF023C8D387E127C81698FADF79FF70E68CDACCD060C52FE79FEFF3FF2BF8877FEAF79C1CFFFF067F7FBEF8001B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h03075349FE484A3046F5B4E0357FFFEF7FB4DFC60FCD8DEBAD4A0CEE76D74AFFF55FEDB97EDF8467FDFBBE45FFDEEDFF54FE3EA4133946AEF67DF80DF0EB2DFB7888500D73F8C24447F0ACBB00374092CEAAA00A1BDD9F41198828410673F55338000000BBBE6E00072235E1B62CAFA17FF88DF33D12C2E477F9FFDDDDE3F7A95FFE29FFFFF80E7F7DF5B6FFFC537BDFEFC156F1EA95CD5E224375C0FF7FECD3C6A220EDF856A03D9D8DFFF3A69FFFE43D40FD27FFEFA1A21A3C1F87722947D79D9F7ADFFEFBBF3DD7B20C27D030383DA45FFFA1B67FFC8381BFF17E3FB783324E7FE78611973FDFFE902422C1EDF8D42B7EAFDDFBFCBFF015AFFE07D945F63E;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'hBFF7F800995EFEF021A3CF004FAFC65269BF63F7FFCA9EF31FEFF9CEF003FFDD147D8DA40FFFFF3DE1867CB2FE0A948E89F553A0F7EDB7FEE5FE365AA95794BE7872B1AFDBE6FC7ED32BE969137E8737FFFF02ED1CBBFEE94B006E1FAEFFB7E1FFAFBF39E63F367FE3FEE7FBFDB6DEFEFF99EBECDDEFB7EEEFBDF7FFFD4031DF735DE6FC6FFF27A6FFCC4667FEF2034AF7E1F1C060613B797C2F22BC9032C6BBC786564F7C3734FFFC158ADDE2E2DFBD9DFE783C2F2F00311F287FF7F3A0000000000000188FFAACBDFB764D27F77BFFFFFFAA0CFF556FF400067D10CF9AD7BB72329AADFFF7FCFF454FB30A2B0B01809FFE873A0744F390CCED3E3E0542F113;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'hA1924ED735500EE734440E7B5E7A5F1F7FFBA38F7FD4779E4C81CFCF2C81D3FF6673FB3FC387FFF4623FE8E03F68FEE7D8B1FB163086771E3BFEEF6958743D921778B0007E9F46343FFCC39C1D3A3FF1FFAF3B1F7FC3FFC16A7EC0B5553EFB3A3BE018C1D7DB706A9A6CDB79E5DEBBBFDBFE78AFF447F33D87FFBFBF3F47976CFD1FE6DB8F9FA3A313A738FFBDC6BFFEEEDFF04BFFFFAF7FFCC7BDFF8D8D2BAAAECD3B368CFA3C1F7BDE7E6C2B9B2C707DDEEC03F33C7FD27FFA7E0F938CEC63F8E67E4CFC73F6607078A1797FFF13F38B55078D84F6BFFE93F9DF47769FFCA7FF822FDBABBB87AB7BAFFFC069E1FFEAABC50FAA92BF3A03BFFFDE8897FDFF00;
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000230000000C000000000000000001000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 .lut_mask = 16'h3210;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~52_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \u1|nios|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \u1|nios|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[4]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[20]~29 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[20]~29_combout  = (\u1|nios|cpu|E_src1 [20] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [20] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [20])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [20] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [20]),
	.datac(\u1|nios|cpu|E_src2 [20]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[20]~29 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[20]~30 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[20]~30_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[20]~29_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~74_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20]~30 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \u1|nios|cpu|W_alu_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[20]~30_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[20]~34 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[20]~34_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [4])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [20]))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data [4]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[20]~34 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|W_rf_wr_data[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[21]~11 (
// Equation(s):
// \u1|nios|cpu|E_st_data[21]~11_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[21]~11 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_st_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N27
dffeas \u1|nios|cpu|d_writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~16_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~16 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~17_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[3]~16_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[3]~16_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~17 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~7_combout  = (\u1|nios|cpu|av_ld_byte2_data[3]~17_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[3]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[3]~7_combout 

	.dataa(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \u1|nios|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[19]~30 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[19]~30_combout  = (\u1|nios|cpu|E_src2 [19] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [19]))))) # (!\u1|nios|cpu|E_src2 [19] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [19]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [19]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [19]),
	.datad(\u1|nios|cpu|E_src1 [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[19]~30 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[19]~31 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[19]~31_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[19]~30_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~72_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~72_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19]~31 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \u1|nios|cpu|W_alu_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[19]~31_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[19]~35 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[19]~35_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [3])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|W_alu_result [19] & !\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data [3]),
	.datac(\u1|nios|cpu|W_alu_result [19]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[19]~35 .lut_mask = 16'h88D8;
defparam \u1|nios|cpu|W_rf_wr_data[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[18]~14 (
// Equation(s):
// \u1|nios|cpu|E_st_data[18]~14_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[18]~14 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|E_st_data[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N31
dffeas \u1|nios|cpu|d_writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\u1|nios|cpu|d_writedata [18] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [18]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014D210000000004000000000802000001800000000010000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h040100000000000000000000000000000000000000000000000000000000000000000000FF0E7F6BABC50799E6665EF74292969B331366130029A800000036C30D018AA6815F2888B420357892A12F2D59431227C3F979C9CEB0F08C408021114054094E30814E0199E660398B822588EA02E803C0190501DA24141040110614C8900226006064E3C2780E83690363968554C0400120130608A04200FCA06C202661432AB806575C03C557006E2BAE0220283A0A8140460017C30100400100A0D4058280B02808C0109448A06231AACA8CB541A88824C05196883D7735C4650A008062826860841020C0408004080080277880118840E000049280104D02A22B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h8B8882AA6F5C0A29262083156A000000805585EC840103606AC7E2024028A30008000142416850000104D09200211000028600008010011136367C01200004040CC02288199822704000800EAAB1110085008000A2222495540D802096C2B2A28C40008A4888840006220050C001101DD5515B4482DA1F874926480444142C428001060140555102840D2F528E0A8A42D8AD54A31040221200588A3E008A30A0192E6264C31A4846460E000A350000140AA306000810CE1CE1D1EA3C4C041EEA466EBCB7181C102643A0CC20456D940DBA80004209A00559408012080BC08C4C68C0113088248500405114407BD3000A7900900055011008110000200C300009;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h30010401040081080800600400903800801804100100001A000000202B800100C0800459200004041E00000000604200D40A2040D0000400000002041124826AB100E12000000000004000000080C0000000002000820A909292400185000020018500025100A0140000040000023000804B600A08402B04402C28A00C2A806880A0000200020188842BE00000815729AC040400015400040888882222883510805101820840100001405608480032180000A000008000090000400808200000000000000410001200018032000080800000004020000022AAC008C81155250E69000000100000029004006BAC10EBEAC0005014028240004112004104424338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h07040000002280800000089410150000000000DEA3A12F46011801A30118005DD102EE80200810400810800810080C04000080001B410808E002182026B204037B90B68104120000800202A040000084084AA0545000022C0100A600000000002801C0000064CC0C2700002282150002010807E0800000200020100080010000200400000440008000800FC22003003830444CA090000022020000000400000000040091AC0486800E40018B04040205180C02A80CA00438000004184020800081BAC00740DD00557300A85D00008C00CD093004A0B6400148004402090B035160645660714DC9F094D80012348C0055542B78086C50A6208000013008000100;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46 .lut_mask = 16'h3120;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a82 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~46_combout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a82 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47 .lut_mask = 16'hFAAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[2]~8_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~9 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~0_combout  = (\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[2]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~0 .lut_mask = 16'hFF40;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[2]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \u1|nios|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[18]~2 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[18]~2_combout  = (\u1|nios|cpu|E_src1 [18] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [18] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [18])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [18] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src1 [18]),
	.datac(\u1|nios|cpu|E_src2 [18]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[18]~2 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[18]~0 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[18]~0_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[18]~2_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~57_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[18]~2_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N1
dffeas \u1|nios|cpu|W_alu_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[18]~0_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[18]~11 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[18]~11_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [18]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [2]),
	.datad(\u1|nios|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[18]~11 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[17]~1 (
// Equation(s):
// \u1|nios|cpu|E_src1[17]~1_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [21]))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \u1|nios|cpu|E_src1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[17]~1_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[17]~3 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[17]~3_combout  = (\u1|nios|cpu|E_src2 [17] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [17] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [17] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [17])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [17] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [17]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [17]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[17]~3 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[17]~1 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[17]~1_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[17]~3_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~55_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[17]~3_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \u1|nios|cpu|W_alu_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[17]~1_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & \u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout 
// ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[17]~48_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \u1|nios|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[1]~1_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[17]~12 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[17]~12_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [17] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [17]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[17]~12 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[20]~12 (
// Equation(s):
// \u1|nios|cpu|E_st_data[20]~12_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[20]~12 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|E_st_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \u1|nios|cpu|d_writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y9_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040498000000008000000000000000003000000000000040000000000000;
// synopsys translate_on

// Location: M9K_X40_Y8_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007E0D3108820200880C925C9010000019480423004000000048208180498CB15065730B087C02C50220C11048002701876800CEA0E08C4080C1110014094420904400102600098B0000880002400100100500900400104011040440000026004060604008068208034292851080000020020000800000F8A028002221010828021014014105000A080A00000000000000200017C30100410000400800010000100400109008040201AA880C04418000044001800011731140450A00004202282080002040400004000000254880008000A00004D680100802AEE0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h080800800304020022004315620000000041802CE000012000C1E002402881000000014000405800010082822001000002A600080212011222104461230000040C802282180020300000000EAA80110085008000A2422695504380009002B2A28C40008A4CCC8400062200500000001CDDD9594C029E1B8741604006661404028000000000155100000D2B400408024040AD54A3100022100018882A00800000112D430407884246220A000830000004008302100000CA0CA0D16A2C44001EEA4628A424181400220184C481056D80053A80000200000558000000000800080468C0012080040000400000006A0200087000000015011008010000200C300008;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h30000000000080080800200400902800800000100000001A000000002B800000C0800459000004001400000000000000D000000050000400000002000100800A2100E12000000000004000000000C00000000000008208909292400185000000018500025100A0140000040000023000804B600A08402A04402C28A00C2A806880A0000200020180842BE00000815729AC040400015400040888882222883510805101820800100000404608480032180000A000008000010000400808000000000000000010001000018032000080800000004020000002AA8008401155250E00000000100000026004006BAC10ABEAC0005014028240004000000104424338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h07200000002280800000000000010000000000DCA1A12E46011801A30118005DD102EE80000010400810800810080004000080001A000008200010202690040368908281041200008000028000000000084AA0544000022C0100A600000000002800C0000064CC0C2700002282150002010003E0000000200020100080000000000400000440000000000D40000300043044480090000022020000000400000001040091AC0086800C40008904040005080402A80000003800000418000080008192C00240C900550000800C00008000C50000000014000140004402090001500024C0007100480090000002148000400003480A2840A0008000013008000100;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42 .lut_mask = 16'h3120;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a84 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~42_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a84 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43 .lut_mask = 16'hFCCC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[20]~43 (
// Equation(s):
// \u1|nios|cpu|F_iw[20]~43_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[20]~43 .lut_mask = 16'hFFD5;
defparam \u1|nios|cpu|F_iw[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \u1|nios|cpu|D_iw[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[20]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_src1[16]~2_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [20]))

	.dataa(\u1|nios|cpu|D_iw [20]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \u1|nios|cpu|E_src1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[16]~2_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[16]~2 (
// Equation(s):
// \u1|nios|cpu|E_src2[16]~2_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16]~2 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \u1|nios|cpu|E_src2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[16]~2_combout ),
	.asdata(\u1|nios|cpu|D_iw [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[16]~4 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[16]~4_combout  = (\u1|nios|cpu|E_src1 [16] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [16]))))) # (!\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [16]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [16]))))

	.dataa(\u1|nios|cpu|E_src1 [16]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[16]~4 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[16]~2 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[16]~2_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[16]~4_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~53_combout ))

	.dataa(\u1|nios|cpu|Add1~53_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[16]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \u1|nios|cpu|W_alu_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[16]~2_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~10_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte2_data[0]~11_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[0]~11_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~2 .lut_mask = 16'hDDC8;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \u1|nios|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[16]~13 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[16]~13_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [16] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [16]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [0]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[16]~13 .lut_mask = 16'hC0E2;
defparam \u1|nios|cpu|W_rf_wr_data[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[14]~4 (
// Equation(s):
// \u1|nios|cpu|E_src1[14]~4_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [18]))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|D_iw [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14]~4 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \u1|nios|cpu|E_src1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[14]~4_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[14]~6 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[14]~6_combout  = (\u1|nios|cpu|E_src2 [14] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [14] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [14] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [14])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [14] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [14]),
	.datac(\u1|nios|cpu|E_src1 [14]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[14]~6 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[14]~4 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[14]~4_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[14]~6_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~49_combout ))

	.dataa(\u1|nios|cpu|Add1~49_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[14]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N5
dffeas \u1|nios|cpu|W_alu_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[14]~4_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[14]~15 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[14]~15_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [14]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datad(\u1|nios|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[14]~15 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[13]~10 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[13]~10_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [19])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[13]~10 .lut_mask = 16'h5140;
defparam \u1|nios|cpu|R_src2_lo[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \u1|nios|cpu|E_src2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[13]~7 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[13]~7_combout  = (\u1|nios|cpu|E_src2 [13] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [13]))))) # (!\u1|nios|cpu|E_src2 [13] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [13]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [13]))))

	.dataa(\u1|nios|cpu|E_src2 [13]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[13]~7 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[13]~5 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[13]~5_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[13]~7_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~47_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[13]~7_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~47_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N31
dffeas \u1|nios|cpu|W_alu_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[13]~5_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[13]~16 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[13]~16_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [13] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [13]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [5]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[13]~16 .lut_mask = 16'hF022;
defparam \u1|nios|cpu|W_rf_wr_data[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_src1[12]~6_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|D_iw [16]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \u1|nios|cpu|E_src1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[12]~6_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[12]~8 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[12]~8_combout  = (\u1|nios|cpu|E_src2 [12] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [12]))))) # (!\u1|nios|cpu|E_src2 [12] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [12]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [12]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [12]),
	.datad(\u1|nios|cpu|E_src1 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[12]~8 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[12]~6 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[12]~6_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[12]~8_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~45_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[12]~8_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~45_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12]~6 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \u1|nios|cpu|W_alu_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[12]~6_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[12]~17 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[12]~17_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [12]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [4]),
	.datad(\u1|nios|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[12]~17 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[11]~3 (
// Equation(s):
// \u1|nios|cpu|E_st_data[11]~3_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[11]~3 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|E_st_data[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \u1|nios|cpu|d_writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout  = \u1|nios|cpu|d_writedata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \u1|esc_spi|spi_slave_select_holding_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \u1|esc_spi|spi_slave_select_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[11]~26 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[11]~26_combout  = (\u1|esc_spi|data_to_cpu[15]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [11])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [11])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [11]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[11]~26 .lut_mask = 16'hAC00;
defparam \u1|esc_spi|p1_data_to_cpu[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \u1|esc_spi|data_to_cpu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[11]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .lut_mask = 16'hCCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~14_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~14 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0_combout  = !\u1|nios|cpu|W_alu_result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[3]~14_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[3]~14_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~15 .lut_mask = 16'hFE0E;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~6_combout  = (\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[3]~15_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .lut_mask = 16'hCECC;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[3]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data_en~0_combout  = (\u1|nios|cpu|D_iw [4]) # ((\u1|nios|cpu|av_ld_rshift8~0_combout ) # ((!\u1|nios|cpu|D_ctrl_mem16~0_combout ) # (!\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hEFFF;
defparam \u1|nios|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \u1|nios|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[11]~18 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[11]~18_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [11] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[11]~18 .lut_mask = 16'hA0E4;
defparam \u1|nios|cpu|W_rf_wr_data[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[9]~9 (
// Equation(s):
// \u1|nios|cpu|E_src1[9]~9_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [13]))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9]~9 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N15
dffeas \u1|nios|cpu|E_src1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[9]~9_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[7]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[7]~16_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~39_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[7]~14_combout )))))

	.dataa(\u1|nios|cpu|Add1~39_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~16 .lut_mask = 16'h00AC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \u1|nios|cpu|F_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [9])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|W_alu_result [9])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [9]),
	.datad(\u1|nios|cpu|F_pc [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0488000000E0602080200882208022280041D074110181004016058160;
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h18160000000000000000000000000000000000000000000000000000000000000000000000006002431756320C80D836C388080043D2A0D524D0700000000000004172570E61B90C89C062A9A057CA222D2D00E7018169C9C281C09C0001001100158A5CB080440190A8442B8803108C0002400100380542800C0204009004040101282700C040200010048200030290C41082144224870825A50020A8A03888304005004B0200058C40010012001200046008120701440429834600480208C01808070100B008880954082202052E1E5E87C988C0A4024B908895731452455F0F5AC0081A09045029424103A81902BC20E287848A99A4056C00C00F78201220;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h000180000304241520031781FC55000D8B4100288004830080C1E6266ACCA530F04891C2ACC1661481F3812A05F3FF8A4BD2083001D161396B10450D003433BA048022061840B1100058784F5F209901AC008A228B96B415400181418082A2A2DE964A4FE88D8D10242A99D5420D0A30151B4CA72B8A63930780E2C54625150EC9E071841C92A148020D2A000409066450295436B082B19040928A0A06A58C70292C40000A084156031261EC5A8E61E404971AC0162C0CB86BA1FE1D3DA010DE6521A220981420AA0D084648054D80152CA03C8220007D5A0310E43110086C4C4847812285640273C0C130416A243744504043A1140514340588702A43B0084B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h310605011420810828C8300440940084718020104046D950002629EB3BA01E56C09214590100EA400B0003113C6BD6D0FC0622D55010440122F406400100800A2080001A07184061690590A6208098061F4116C724822950105D414545004894010402424A0070400619072FD7809CC3D247E6061A585A055814D48428964C600862188605080D0184A4B7003DB1487A8A917155F52DBB9C7B0EC0330A40F33197D9078689B19700F169EC8AC4C4F3A980D1D88C0EC3235060E9C0021041A0114010E01128614480C839897DD40EF4D123D800E63080600B52133DC841ACA58D9933C000040B7AAB828EE103AC112ACA4F0E5001279260004F10110D344BC3BB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'hE8200A584162A8FC2C888102600144849138036581C3E2F561DC20FAB1DC20D3D008BC84104218088850110850890104204084081145058CE200633066980E84C88482A0C912880893C106C8024458003803C28C2090324C6222E6301000C0402800430D0104E8882607113002160163A5E42124422034320B20183A10B4D7E28604100034485A6BC8600D400823000045454C6C308155C2072012C017002A00290400B58C028681AC8000C8140E20700000846904037C3D000504783B3050848392C4C240C912451020A80C5078803381050204201401E14219455A09109D52120002249330009C9202780214E08740000978A0088080108F0F017609E0F100;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20 .lut_mask = 16'h2230;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ) # 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hEC00;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N23
dffeas \u1|esc_spi|spi_slave_select_holding_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N19
dffeas \u1|esc_spi|spi_slave_select_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[4]~1 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[4]~1_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[4]~1 .lut_mask = 16'h6600;
defparam \u1|esc_spi|data_to_cpu[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~2 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~2_combout  = (\u1|esc_spi|data_to_cpu[4]~1_combout  & ((\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|SSO_reg~q )) # (!\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|spi_slave_select_reg [10])))))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|esc_spi|SSO_reg~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [10]),
	.datad(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .lut_mask = 16'hD800;
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \u1|esc_spi|endofpacketvalue_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [3])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .lut_mask = 16'h3300;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~3 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~3_combout  = (\u1|esc_spi|p1_data_to_cpu[10]~2_combout ) # ((\u1|esc_spi|endofpacketvalue_reg [10] & (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & \u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_reg [10]),
	.datac(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .lut_mask = 16'hEAAA;
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \u1|esc_spi|data_to_cpu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout  = \u1|esc_spi|data_to_cpu [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|data_to_cpu [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hB4F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.datac(\u1|debug|t_dav~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hFB00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hD0E0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cyclone10lp_lcell_comb \u1|debug|ac~0 (
// Equation(s):
// \u1|debug|ac~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ) # (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~0 .lut_mask = 16'hFFF0;
defparam \u1|debug|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cyclone10lp_lcell_comb \u1|debug|ac~1 (
// Equation(s):
// \u1|debug|ac~1_combout  = (\u1|debug|ac~0_combout ) # ((\u1|debug|ac~q  & ((!\u1|nios|cpu|d_writedata [10]) # (!\u1|debug|ien_AE~2_combout ))))

	.dataa(\u1|debug|ien_AE~2_combout ),
	.datab(\u1|nios|cpu|d_writedata [10]),
	.datac(\u1|debug|ac~q ),
	.datad(\u1|debug|ac~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~1 .lut_mask = 16'hFF70;
defparam \u1|debug|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N17
dffeas \u1|debug|ac (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ac .is_wysiwyg = "true";
defparam \u1|debug|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|ac~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10]~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[10]~5_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~5 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [10] = (\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[10]~5_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[10]~5_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10] .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data [10])))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \u1|nios|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[10]~3 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[10]~3_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [10])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .lut_mask = 16'hDC10;
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[9]~10 (
// Equation(s):
// \u1|nios|cpu|E_st_data[9]~10_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u1|nios|cpu|D_iw [4] & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[9]~10 .lut_mask = 16'hCCE4;
defparam \u1|nios|cpu|E_st_data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \u1|nios|cpu|d_writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout  = \u1|nios|cpu|d_writedata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \u1|esc_spi|spi_slave_select_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~27 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~27_combout  = (\u1|esc_spi|spi_slave_select_reg [9] & \u1|nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [9]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~27 .lut_mask = 16'hF000;
defparam \u1|esc_spi|p1_data_to_cpu[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[8]~3 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[8]~3_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8]~3 .lut_mask = 16'hAACC;
defparam \u1|esc_spi|data_to_cpu[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \u1|esc_spi|endofpacketvalue_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|status_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|status_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|status_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|status_wr_strobe~0 .lut_mask = 16'h0400;
defparam \u1|esc_spi|status_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout  = \u1|nios|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \u1|esc_spi|endofpacketvalue_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \u1|esc_spi|EOP~11 (
// Equation(s):
// \u1|esc_spi|EOP~11_combout  = (!\u1|esc_spi|endofpacketvalue_reg [14] & (!\u1|esc_spi|endofpacketvalue_reg [13] & (!\u1|esc_spi|endofpacketvalue_reg [12] & !\u1|esc_spi|endofpacketvalue_reg [15])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [14]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~11 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \u1|esc_spi|EOP~12 (
// Equation(s):
// \u1|esc_spi|EOP~12_combout  = (!\u1|esc_spi|endofpacketvalue_reg [11] & !\u1|esc_spi|endofpacketvalue_reg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~12 .lut_mask = 16'h000F;
defparam \u1|esc_spi|EOP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~13 (
// Equation(s):
// \u1|esc_spi|EOP~13_combout  = (\u1|esc_spi|EOP~11_combout  & (\u1|esc_spi|EOP~12_combout  & (!\u1|esc_spi|endofpacketvalue_reg [9] & !\u1|esc_spi|endofpacketvalue_reg [8])))

	.dataa(\u1|esc_spi|EOP~11_combout ),
	.datab(\u1|esc_spi|EOP~12_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [8]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~13 .lut_mask = 16'h0008;
defparam \u1|esc_spi|EOP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \u1|esc_spi|endofpacketvalue_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|write_tx_holding (
// Equation(s):
// \u1|esc_spi|write_tx_holding~combout  = (\u1|esc_spi|data_wr_strobe~q  & ((!\u1|esc_spi|tx_holding_primed~q ) # (!\u1|esc_spi|transmitting~q )))

	.dataa(\u1|esc_spi|transmitting~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_tx_holding~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_tx_holding .lut_mask = 16'h5F00;
defparam \u1|esc_spi|write_tx_holding .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N29
dffeas \u1|esc_spi|tx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cyclone10lp_io_ibuf \esc_miso_pin_n2~input (
	.i(esc_miso_pin_n2),
	.ibar(gnd),
	.o(\esc_miso_pin_n2~input_o ));
// synopsys translate_off
defparam \esc_miso_pin_n2~input .bus_hold = "false";
defparam \esc_miso_pin_n2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~0 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~0_combout  = (\u1|esc_spi|state [0] $ (\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|state [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~0 .lut_mask = 16'h3FCF;
defparam \u1|esc_spi|SCLK_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~1 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~1_combout  = (\u1|esc_spi|SCLK_reg~q  & (!\u1|esc_spi|transaction_primed~q  & ((!\u1|esc_spi|always11~0_combout ) # (!\u1|esc_spi|SCLK_reg~0_combout )))) # (!\u1|esc_spi|SCLK_reg~q  & (((\u1|esc_spi|SCLK_reg~0_combout  & 
// \u1|esc_spi|always11~0_combout ))))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|SCLK_reg~0_combout ),
	.datac(\u1|esc_spi|SCLK_reg~q ),
	.datad(\u1|esc_spi|always11~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~1 .lut_mask = 16'h1C50;
defparam \u1|esc_spi|SCLK_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \u1|esc_spi|SCLK_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SCLK_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SCLK_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SCLK_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \u1|esc_spi|MISO_reg~0 (
// Equation(s):
// \u1|esc_spi|MISO_reg~0_combout  = (\u1|esc_spi|Equal2~0_combout  & ((\u1|esc_spi|SCLK_reg~q  & (\esc_miso_pin_n2~input_o )) # (!\u1|esc_spi|SCLK_reg~q  & ((\u1|esc_spi|MISO_reg~q ))))) # (!\u1|esc_spi|Equal2~0_combout  & (((\u1|esc_spi|MISO_reg~q ))))

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\esc_miso_pin_n2~input_o ),
	.datac(\u1|esc_spi|MISO_reg~q ),
	.datad(\u1|esc_spi|SCLK_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|MISO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg~0 .lut_mask = 16'hD8F0;
defparam \u1|esc_spi|MISO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \u1|esc_spi|MISO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|MISO_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|MISO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|MISO_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N23
dffeas \u1|esc_spi|tx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~2 (
// Equation(s):
// \u1|esc_spi|shift_reg~2_combout  = ((\u1|esc_spi|SCLK_reg~q ) # ((\u1|esc_spi|Equal9~0_combout  & !\u1|esc_spi|state [4]))) # (!\u1|esc_spi|Equal2~0_combout )

	.dataa(\u1|esc_spi|Equal2~0_combout ),
	.datab(\u1|esc_spi|SCLK_reg~q ),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|state [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~2 .lut_mask = 16'hDDFD;
defparam \u1|esc_spi|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~10 (
// Equation(s):
// \u1|esc_spi|shift_reg~10_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [0]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|MISO_reg~q ))

	.dataa(\u1|esc_spi|MISO_reg~q ),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_reg [0]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~10 .lut_mask = 16'hF0AA;
defparam \u1|esc_spi|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg[4]~11 (
// Equation(s):
// \u1|esc_spi|shift_reg[4]~11_combout  = ((!\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q )) # (!\u1|esc_spi|shift_reg~2_combout )

	.dataa(\u1|esc_spi|transmitting~q ),
	.datab(\u1|esc_spi|shift_reg~2_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4]~11 .lut_mask = 16'h7733;
defparam \u1|esc_spi|shift_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N27
dffeas \u1|esc_spi|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~9 (
// Equation(s):
// \u1|esc_spi|shift_reg~9_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [1])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_reg [1]),
	.datac(\u1|esc_spi|shift_reg [0]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~9 .lut_mask = 16'hCCF0;
defparam \u1|esc_spi|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N17
dffeas \u1|esc_spi|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[2]~feeder_combout  = \u1|nios|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N15
dffeas \u1|esc_spi|tx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~8 (
// Equation(s):
// \u1|esc_spi|shift_reg~8_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [2]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [1]))

	.dataa(gnd),
	.datab(\u1|esc_spi|shift_reg [1]),
	.datac(\u1|esc_spi|tx_holding_reg [2]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~8 .lut_mask = 16'hF0CC;
defparam \u1|esc_spi|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N21
dffeas \u1|esc_spi|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N19
dffeas \u1|esc_spi|tx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~7 (
// Equation(s):
// \u1|esc_spi|shift_reg~7_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [3]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [2]))

	.dataa(gnd),
	.datab(\u1|esc_spi|shift_reg [2]),
	.datac(\u1|esc_spi|tx_holding_reg [3]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~7 .lut_mask = 16'hF0CC;
defparam \u1|esc_spi|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \u1|esc_spi|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[4]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[4]~feeder_combout  = \u1|nios|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N31
dffeas \u1|esc_spi|tx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~6 (
// Equation(s):
// \u1|esc_spi|shift_reg~6_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [4]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [3]))

	.dataa(gnd),
	.datab(\u1|esc_spi|shift_reg [3]),
	.datac(\u1|esc_spi|tx_holding_reg [4]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~6 .lut_mask = 16'hF0CC;
defparam \u1|esc_spi|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N13
dffeas \u1|esc_spi|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[5]~feeder_combout  = \u1|nios|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \u1|esc_spi|tx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~5 (
// Equation(s):
// \u1|esc_spi|shift_reg~5_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [5]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|shift_reg [4]))

	.dataa(\u1|esc_spi|shift_reg [4]),
	.datab(\u1|esc_spi|tx_holding_reg [5]),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~5 .lut_mask = 16'hCCAA;
defparam \u1|esc_spi|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N9
dffeas \u1|esc_spi|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[5]~feeder_combout  = \u1|esc_spi|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \u1|esc_spi|rx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \u1|esc_spi|rx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \u1|esc_spi|endofpacketvalue_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~2 (
// Equation(s):
// \u1|esc_spi|EOP~2_combout  = (\u1|esc_spi|endofpacketvalue_reg [4] & (\u1|esc_spi|rx_holding_reg [4] & (\u1|esc_spi|rx_holding_reg [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5])))) # (!\u1|esc_spi|endofpacketvalue_reg [4] & (!\u1|esc_spi|rx_holding_reg [4] 
// & (\u1|esc_spi|rx_holding_reg [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [4]),
	.datab(\u1|esc_spi|rx_holding_reg [5]),
	.datac(\u1|esc_spi|rx_holding_reg [4]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~2 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N11
dffeas \u1|esc_spi|tx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[6]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[6]~feeder_combout  = \u1|nios|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N7
dffeas \u1|esc_spi|tx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~4 (
// Equation(s):
// \u1|esc_spi|shift_reg~4_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [6])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [5])))

	.dataa(\u1|esc_spi|tx_holding_reg [6]),
	.datab(gnd),
	.datac(\u1|esc_spi|shift_reg [5]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~4 .lut_mask = 16'hAAF0;
defparam \u1|esc_spi|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \u1|esc_spi|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~3 (
// Equation(s):
// \u1|esc_spi|shift_reg~3_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [7])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [6])))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_reg [7]),
	.datac(\u1|esc_spi|shift_reg [6]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~3 .lut_mask = 16'hCCF0;
defparam \u1|esc_spi|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \u1|esc_spi|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \u1|esc_spi|rx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \u1|esc_spi|rx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|EOP~3 (
// Equation(s):
// \u1|esc_spi|EOP~3_combout  = (\u1|esc_spi|rx_holding_reg [7] & (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|esc_spi|endofpacketvalue_reg [6] $ (!\u1|esc_spi|rx_holding_reg [6])))) # (!\u1|esc_spi|rx_holding_reg [7] & (!\u1|esc_spi|endofpacketvalue_reg [7] 
// & (\u1|esc_spi|endofpacketvalue_reg [6] $ (!\u1|esc_spi|rx_holding_reg [6]))))

	.dataa(\u1|esc_spi|rx_holding_reg [7]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datac(\u1|esc_spi|rx_holding_reg [6]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~3 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \u1|esc_spi|rx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \u1|esc_spi|rx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \u1|esc_spi|endofpacketvalue_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~0 (
// Equation(s):
// \u1|esc_spi|EOP~0_combout  = (\u1|esc_spi|rx_holding_reg [0] & (\u1|esc_spi|endofpacketvalue_reg [0] & (\u1|esc_spi|rx_holding_reg [1] $ (!\u1|esc_spi|endofpacketvalue_reg [1])))) # (!\u1|esc_spi|rx_holding_reg [0] & (!\u1|esc_spi|endofpacketvalue_reg [0] 
// & (\u1|esc_spi|rx_holding_reg [1] $ (!\u1|esc_spi|endofpacketvalue_reg [1]))))

	.dataa(\u1|esc_spi|rx_holding_reg [0]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datac(\u1|esc_spi|rx_holding_reg [1]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~0 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \u1|esc_spi|endofpacketvalue_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[2]~feeder_combout  = \u1|esc_spi|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \u1|esc_spi|rx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \u1|esc_spi|rx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~1 (
// Equation(s):
// \u1|esc_spi|EOP~1_combout  = (\u1|esc_spi|endofpacketvalue_reg [2] & (\u1|esc_spi|rx_holding_reg [2] & (\u1|esc_spi|rx_holding_reg [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3])))) # (!\u1|esc_spi|endofpacketvalue_reg [2] & (!\u1|esc_spi|rx_holding_reg [2] 
// & (\u1|esc_spi|rx_holding_reg [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datab(\u1|esc_spi|rx_holding_reg [2]),
	.datac(\u1|esc_spi|rx_holding_reg [3]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~1 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|EOP~4 (
// Equation(s):
// \u1|esc_spi|EOP~4_combout  = (\u1|esc_spi|EOP~2_combout  & (\u1|esc_spi|EOP~3_combout  & (\u1|esc_spi|EOP~0_combout  & \u1|esc_spi|EOP~1_combout )))

	.dataa(\u1|esc_spi|EOP~2_combout ),
	.datab(\u1|esc_spi|EOP~3_combout ),
	.datac(\u1|esc_spi|EOP~0_combout ),
	.datad(\u1|esc_spi|EOP~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~4 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|EOP~8 (
// Equation(s):
// \u1|esc_spi|EOP~8_combout  = (\u1|nios|cpu|d_writedata [7] & (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6])))) # (!\u1|nios|cpu|d_writedata [7] & (!\u1|esc_spi|endofpacketvalue_reg [7] & 
// (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6]))))

	.dataa(\u1|nios|cpu|d_writedata [7]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~8 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|EOP~7 (
// Equation(s):
// \u1|esc_spi|EOP~7_combout  = (\u1|nios|cpu|d_writedata [5] & (\u1|esc_spi|endofpacketvalue_reg [5] & (\u1|nios|cpu|d_writedata [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4])))) # (!\u1|nios|cpu|d_writedata [5] & (!\u1|esc_spi|endofpacketvalue_reg [5] & 
// (\u1|nios|cpu|d_writedata [4] $ (!\u1|esc_spi|endofpacketvalue_reg [4]))))

	.dataa(\u1|nios|cpu|d_writedata [5]),
	.datab(\u1|nios|cpu|d_writedata [4]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~7 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|EOP~5 (
// Equation(s):
// \u1|esc_spi|EOP~5_combout  = (\u1|nios|cpu|d_writedata [1] & (\u1|esc_spi|endofpacketvalue_reg [1] & (\u1|esc_spi|endofpacketvalue_reg [0] $ (!\u1|nios|cpu|d_writedata [0])))) # (!\u1|nios|cpu|d_writedata [1] & (!\u1|esc_spi|endofpacketvalue_reg [1] & 
// (\u1|esc_spi|endofpacketvalue_reg [0] $ (!\u1|nios|cpu|d_writedata [0]))))

	.dataa(\u1|nios|cpu|d_writedata [1]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~5 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|EOP~6 (
// Equation(s):
// \u1|esc_spi|EOP~6_combout  = (\u1|nios|cpu|d_writedata [3] & (\u1|esc_spi|endofpacketvalue_reg [3] & (\u1|nios|cpu|d_writedata [2] $ (!\u1|esc_spi|endofpacketvalue_reg [2])))) # (!\u1|nios|cpu|d_writedata [3] & (!\u1|esc_spi|endofpacketvalue_reg [3] & 
// (\u1|nios|cpu|d_writedata [2] $ (!\u1|esc_spi|endofpacketvalue_reg [2]))))

	.dataa(\u1|nios|cpu|d_writedata [3]),
	.datab(\u1|nios|cpu|d_writedata [2]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~6 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cyclone10lp_lcell_comb \u1|esc_spi|EOP~9 (
// Equation(s):
// \u1|esc_spi|EOP~9_combout  = (\u1|esc_spi|EOP~8_combout  & (\u1|esc_spi|EOP~7_combout  & (\u1|esc_spi|EOP~5_combout  & \u1|esc_spi|EOP~6_combout )))

	.dataa(\u1|esc_spi|EOP~8_combout ),
	.datab(\u1|esc_spi|EOP~7_combout ),
	.datac(\u1|esc_spi|EOP~5_combout ),
	.datad(\u1|esc_spi|EOP~6_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~9 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe~0 .lut_mask = 16'h0101;
defparam \u1|esc_spi|p1_data_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_rd_strobe~2 (
// Equation(s):
// \u1|esc_spi|p1_rd_strobe~2_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|esc_spi|p1_wr_strobe~1_combout  & (!\u1|esc_spi|rd_strobe~q  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|esc_spi|rd_strobe~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_rd_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_rd_strobe~2 .lut_mask = 16'h0400;
defparam \u1|esc_spi|p1_rd_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N3
dffeas \u1|esc_spi|rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_rd_strobe~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & (\u1|esc_spi|p1_data_rd_strobe~0_combout  & !\u1|esc_spi|rd_strobe~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.datad(\u1|esc_spi|rd_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe .lut_mask = 16'h0080;
defparam \u1|esc_spi|p1_data_rd_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cyclone10lp_lcell_comb \u1|esc_spi|EOP~10 (
// Equation(s):
// \u1|esc_spi|EOP~10_combout  = (\u1|esc_spi|EOP~4_combout  & ((\u1|esc_spi|p1_data_rd_strobe~combout ) # ((\u1|esc_spi|EOP~9_combout  & \u1|esc_spi|p1_data_wr_strobe~combout )))) # (!\u1|esc_spi|EOP~4_combout  & (\u1|esc_spi|EOP~9_combout  & 
// ((\u1|esc_spi|p1_data_wr_strobe~combout ))))

	.dataa(\u1|esc_spi|EOP~4_combout ),
	.datab(\u1|esc_spi|EOP~9_combout ),
	.datac(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.datad(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~10 .lut_mask = 16'hECA0;
defparam \u1|esc_spi|EOP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|EOP~14 (
// Equation(s):
// \u1|esc_spi|EOP~14_combout  = (!\u1|esc_spi|status_wr_strobe~0_combout  & ((\u1|esc_spi|EOP~q ) # ((\u1|esc_spi|EOP~13_combout  & \u1|esc_spi|EOP~10_combout ))))

	.dataa(\u1|esc_spi|status_wr_strobe~0_combout ),
	.datab(\u1|esc_spi|EOP~13_combout ),
	.datac(\u1|esc_spi|EOP~q ),
	.datad(\u1|esc_spi|EOP~10_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~14 .lut_mask = 16'h5450;
defparam \u1|esc_spi|EOP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \u1|esc_spi|EOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|EOP~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|EOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|EOP .is_wysiwyg = "true";
defparam \u1|esc_spi|EOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~28 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~28_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[8]~3_combout )) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|endofpacketvalue_reg [9])) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|EOP~q )))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datad(\u1|esc_spi|EOP~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~28 .lut_mask = 16'h7362;
defparam \u1|esc_spi|p1_data_to_cpu[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \u1|esc_spi|iEOP_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iEOP_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iEOP_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iEOP_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[8]~2 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[8]~2_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|nios|cpu|W_alu_result [3]) # (!\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8]~2 .lut_mask = 16'h44CC;
defparam \u1|esc_spi|data_to_cpu[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~29 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~29_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~28_combout  & ((\u1|esc_spi|p1_data_to_cpu[9]~27_combout ) # ((!\u1|esc_spi|data_to_cpu[8]~2_combout )))) # (!\u1|esc_spi|p1_data_to_cpu[9]~28_combout  & (((\u1|esc_spi|iEOP_reg~q  
// & \u1|esc_spi|data_to_cpu[8]~2_combout ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[9]~27_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[9]~28_combout ),
	.datac(\u1|esc_spi|iEOP_reg~q ),
	.datad(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~29 .lut_mask = 16'hB8CC;
defparam \u1|esc_spi|p1_data_to_cpu[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~30 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~30_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~29_combout  & ((\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|p1_data_to_cpu[9]~29_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~30 .lut_mask = 16'hFC00;
defparam \u1|esc_spi|p1_data_to_cpu[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \u1|esc_spi|data_to_cpu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a73 ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a73 ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hA888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[9] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [9] = (\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[9]~12_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [9]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9] .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data [9])))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \u1|nios|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[9]~19 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[9]~19_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [9] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [9]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [1]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[9]~19 .lut_mask = 16'hC0E2;
defparam \u1|nios|cpu|W_rf_wr_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[6]~12 (
// Equation(s):
// \u1|nios|cpu|E_src1[6]~12_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [10]))

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6]~12 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N15
dffeas \u1|nios|cpu|E_src1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[6]~12_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[5]~7 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[5]~7_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [11])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[5]~7 .lut_mask = 16'h0B08;
defparam \u1|nios|cpu|R_src2_lo[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \u1|nios|cpu|E_src2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~17 (
// Equation(s):
// \u1|nios|cpu|Add1~17_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~17 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[5]~13 (
// Equation(s):
// \u1|nios|cpu|E_src1[5]~13_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [9])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5]~13 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[3]~6_combout  = (\u1|nios|cpu|F_pc [3] & (!\u1|nios|cpu|F_pc_plus_one[2]~5 )) # (!\u1|nios|cpu|F_pc [3] & ((\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[3]~7  = CARRY((!\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (!\u1|nios|cpu|F_pc [3]))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \u1|nios|cpu|E_src1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[5]~13_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[4]~14 (
// Equation(s):
// \u1|nios|cpu|E_src1[4]~14_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [8]))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4]~14 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \u1|nios|cpu|E_src1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[4]~14_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~0 (
// Equation(s):
// \u1|nios|cpu|Add1~0_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [4])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~0 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~4 (
// Equation(s):
// \u1|nios|cpu|Add1~4_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~4 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~6 (
// Equation(s):
// \u1|nios|cpu|Add1~6_cout  = CARRY(\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|nios|cpu|Add1~6_cout ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~6 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~7 (
// Equation(s):
// \u1|nios|cpu|Add1~7_combout  = (\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~4_combout  & (\u1|nios|cpu|Add1~6_cout  & VCC)) # (!\u1|nios|cpu|Add1~4_combout  & (!\u1|nios|cpu|Add1~6_cout )))) # (!\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~4_combout  & 
// (!\u1|nios|cpu|Add1~6_cout )) # (!\u1|nios|cpu|Add1~4_combout  & ((\u1|nios|cpu|Add1~6_cout ) # (GND)))))
// \u1|nios|cpu|Add1~8  = CARRY((\u1|nios|cpu|E_src1 [0] & (!\u1|nios|cpu|Add1~4_combout  & !\u1|nios|cpu|Add1~6_cout )) # (!\u1|nios|cpu|E_src1 [0] & ((!\u1|nios|cpu|Add1~6_cout ) # (!\u1|nios|cpu|Add1~4_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~6_cout ),
	.combout(\u1|nios|cpu|Add1~7_combout ),
	.cout(\u1|nios|cpu|Add1~8 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~7 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~9 (
// Equation(s):
// \u1|nios|cpu|Add1~9_combout  = ((\u1|nios|cpu|Add1~3_combout  $ (\u1|nios|cpu|E_src1 [1] $ (!\u1|nios|cpu|Add1~8 )))) # (GND)
// \u1|nios|cpu|Add1~10  = CARRY((\u1|nios|cpu|Add1~3_combout  & ((\u1|nios|cpu|E_src1 [1]) # (!\u1|nios|cpu|Add1~8 ))) # (!\u1|nios|cpu|Add1~3_combout  & (\u1|nios|cpu|E_src1 [1] & !\u1|nios|cpu|Add1~8 )))

	.dataa(\u1|nios|cpu|Add1~3_combout ),
	.datab(\u1|nios|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~8 ),
	.combout(\u1|nios|cpu|Add1~9_combout ),
	.cout(\u1|nios|cpu|Add1~10 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~9 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~11 (
// Equation(s):
// \u1|nios|cpu|Add1~11_combout  = (\u1|nios|cpu|Add1~2_combout  & ((\u1|nios|cpu|E_src1 [2] & (\u1|nios|cpu|Add1~10  & VCC)) # (!\u1|nios|cpu|E_src1 [2] & (!\u1|nios|cpu|Add1~10 )))) # (!\u1|nios|cpu|Add1~2_combout  & ((\u1|nios|cpu|E_src1 [2] & 
// (!\u1|nios|cpu|Add1~10 )) # (!\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|Add1~10 ) # (GND)))))
// \u1|nios|cpu|Add1~12  = CARRY((\u1|nios|cpu|Add1~2_combout  & (!\u1|nios|cpu|E_src1 [2] & !\u1|nios|cpu|Add1~10 )) # (!\u1|nios|cpu|Add1~2_combout  & ((!\u1|nios|cpu|Add1~10 ) # (!\u1|nios|cpu|E_src1 [2]))))

	.dataa(\u1|nios|cpu|Add1~2_combout ),
	.datab(\u1|nios|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~10 ),
	.combout(\u1|nios|cpu|Add1~11_combout ),
	.cout(\u1|nios|cpu|Add1~12 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~11 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~13 (
// Equation(s):
// \u1|nios|cpu|Add1~13_combout  = ((\u1|nios|cpu|Add1~1_combout  $ (\u1|nios|cpu|E_src1 [3] $ (!\u1|nios|cpu|Add1~12 )))) # (GND)
// \u1|nios|cpu|Add1~14  = CARRY((\u1|nios|cpu|Add1~1_combout  & ((\u1|nios|cpu|E_src1 [3]) # (!\u1|nios|cpu|Add1~12 ))) # (!\u1|nios|cpu|Add1~1_combout  & (\u1|nios|cpu|E_src1 [3] & !\u1|nios|cpu|Add1~12 )))

	.dataa(\u1|nios|cpu|Add1~1_combout ),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~12 ),
	.combout(\u1|nios|cpu|Add1~13_combout ),
	.cout(\u1|nios|cpu|Add1~14 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~13 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~15 (
// Equation(s):
// \u1|nios|cpu|Add1~15_combout  = (\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~0_combout  & (\u1|nios|cpu|Add1~14  & VCC)) # (!\u1|nios|cpu|Add1~0_combout  & (!\u1|nios|cpu|Add1~14 )))) # (!\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~0_combout  & 
// (!\u1|nios|cpu|Add1~14 )) # (!\u1|nios|cpu|Add1~0_combout  & ((\u1|nios|cpu|Add1~14 ) # (GND)))))
// \u1|nios|cpu|Add1~16  = CARRY((\u1|nios|cpu|E_src1 [4] & (!\u1|nios|cpu|Add1~0_combout  & !\u1|nios|cpu|Add1~14 )) # (!\u1|nios|cpu|E_src1 [4] & ((!\u1|nios|cpu|Add1~14 ) # (!\u1|nios|cpu|Add1~0_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [4]),
	.datab(\u1|nios|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~14 ),
	.combout(\u1|nios|cpu|Add1~15_combout ),
	.cout(\u1|nios|cpu|Add1~16 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~15 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~18 (
// Equation(s):
// \u1|nios|cpu|Add1~18_combout  = ((\u1|nios|cpu|Add1~17_combout  $ (\u1|nios|cpu|E_src1 [5] $ (!\u1|nios|cpu|Add1~16 )))) # (GND)
// \u1|nios|cpu|Add1~19  = CARRY((\u1|nios|cpu|Add1~17_combout  & ((\u1|nios|cpu|E_src1 [5]) # (!\u1|nios|cpu|Add1~16 ))) # (!\u1|nios|cpu|Add1~17_combout  & (\u1|nios|cpu|E_src1 [5] & !\u1|nios|cpu|Add1~16 )))

	.dataa(\u1|nios|cpu|Add1~17_combout ),
	.datab(\u1|nios|cpu|E_src1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~16 ),
	.combout(\u1|nios|cpu|Add1~18_combout ),
	.cout(\u1|nios|cpu|Add1~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~18 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~33 (
// Equation(s):
// \u1|nios|cpu|Add1~33_combout  = (\u1|nios|cpu|Add1~32_combout  & ((\u1|nios|cpu|E_src1 [6] & (\u1|nios|cpu|Add1~19  & VCC)) # (!\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|Add1~19 )))) # (!\u1|nios|cpu|Add1~32_combout  & ((\u1|nios|cpu|E_src1 [6] & 
// (!\u1|nios|cpu|Add1~19 )) # (!\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|Add1~19 ) # (GND)))))
// \u1|nios|cpu|Add1~34  = CARRY((\u1|nios|cpu|Add1~32_combout  & (!\u1|nios|cpu|E_src1 [6] & !\u1|nios|cpu|Add1~19 )) # (!\u1|nios|cpu|Add1~32_combout  & ((!\u1|nios|cpu|Add1~19 ) # (!\u1|nios|cpu|E_src1 [6]))))

	.dataa(\u1|nios|cpu|Add1~32_combout ),
	.datab(\u1|nios|cpu|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~19 ),
	.combout(\u1|nios|cpu|Add1~33_combout ),
	.cout(\u1|nios|cpu|Add1~34 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~33 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~35 (
// Equation(s):
// \u1|nios|cpu|Add1~35_combout  = ((\u1|nios|cpu|E_src1 [7] $ (\u1|nios|cpu|Add1~31_combout  $ (!\u1|nios|cpu|Add1~34 )))) # (GND)
// \u1|nios|cpu|Add1~36  = CARRY((\u1|nios|cpu|E_src1 [7] & ((\u1|nios|cpu|Add1~31_combout ) # (!\u1|nios|cpu|Add1~34 ))) # (!\u1|nios|cpu|E_src1 [7] & (\u1|nios|cpu|Add1~31_combout  & !\u1|nios|cpu|Add1~34 )))

	.dataa(\u1|nios|cpu|E_src1 [7]),
	.datab(\u1|nios|cpu|Add1~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~34 ),
	.combout(\u1|nios|cpu|Add1~35_combout ),
	.cout(\u1|nios|cpu|Add1~36 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~35 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[8]~12 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[8]~12_combout  = (\u1|nios|cpu|E_src1 [8] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [8]))))) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [8]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [8]))))

	.dataa(\u1|nios|cpu|E_src1 [8]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[8]~12 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[8]~10 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[8]~10_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[8]~12_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~37_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~37_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[8]~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N27
dffeas \u1|nios|cpu|W_alu_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[8]~10_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \u1|esc_spi|data_rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi|RRDY~0 (
// Equation(s):
// \u1|esc_spi|RRDY~0_combout  = (\u1|esc_spi|transaction_primed~q ) # ((!\u1|esc_spi|status_wr_strobe~0_combout  & (!\u1|esc_spi|data_rd_strobe~q  & \u1|esc_spi|RRDY~q )))

	.dataa(\u1|esc_spi|status_wr_strobe~0_combout ),
	.datab(\u1|esc_spi|data_rd_strobe~q ),
	.datac(\u1|esc_spi|RRDY~q ),
	.datad(\u1|esc_spi|transaction_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|RRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|RRDY~0 .lut_mask = 16'hFF10;
defparam \u1|esc_spi|RRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \u1|esc_spi|RRDY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|RRDY~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|RRDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|RRDY .is_wysiwyg = "true";
defparam \u1|esc_spi|RRDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|ROE~0 (
// Equation(s):
// \u1|esc_spi|ROE~0_combout  = (\u1|esc_spi|status_wr_strobe~0_combout  & (\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|RRDY~q )))) # (!\u1|esc_spi|status_wr_strobe~0_combout  & ((\u1|esc_spi|ROE~q ) # ((\u1|esc_spi|transaction_primed~q  & 
// \u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|status_wr_strobe~0_combout ),
	.datab(\u1|esc_spi|transaction_primed~q ),
	.datac(\u1|esc_spi|ROE~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|ROE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|ROE~0 .lut_mask = 16'hDC50;
defparam \u1|esc_spi|ROE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \u1|esc_spi|ROE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|ROE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|ROE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|ROE .is_wysiwyg = "true";
defparam \u1|esc_spi|ROE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|TRDY~0 (
// Equation(s):
// \u1|esc_spi|TRDY~0_combout  = (\u1|esc_spi|tx_holding_primed~q  & \u1|esc_spi|transmitting~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|TRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TRDY~0 .lut_mask = 16'hF000;
defparam \u1|esc_spi|TRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cyclone10lp_lcell_comb \u1|esc_spi|TOE~0 (
// Equation(s):
// \u1|esc_spi|TOE~0_combout  = (!\u1|esc_spi|status_wr_strobe~0_combout  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|data_wr_strobe~q  & \u1|esc_spi|TRDY~0_combout ))))

	.dataa(\u1|esc_spi|status_wr_strobe~0_combout ),
	.datab(\u1|esc_spi|data_wr_strobe~q ),
	.datac(\u1|esc_spi|TOE~q ),
	.datad(\u1|esc_spi|TRDY~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|TOE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TOE~0 .lut_mask = 16'h5450;
defparam \u1|esc_spi|TOE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \u1|esc_spi|TOE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|TOE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|TOE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|TOE .is_wysiwyg = "true";
defparam \u1|esc_spi|TOE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|E (
// Equation(s):
// \u1|esc_spi|E~combout  = (\u1|esc_spi|ROE~q ) # (\u1|esc_spi|TOE~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|E~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|E .lut_mask = 16'hFFCC;
defparam \u1|esc_spi|E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~7 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~7_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [8]))) # (!\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|nios|cpu|W_alu_result [2]) # 
// ((\u1|esc_spi|E~combout ))))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datad(\u1|esc_spi|E~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .lut_mask = 16'h7564;
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout  = \u1|nios|cpu|d_writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [8]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N29
dffeas \u1|esc_spi|spi_slave_select_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~6 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~6_combout  = (\u1|esc_spi|spi_slave_select_reg [8] & \u1|nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [8]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .lut_mask = 16'hF000;
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \u1|esc_spi|iE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~8 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~8_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & ((\u1|esc_spi|p1_data_to_cpu[8]~6_combout ) # ((!\u1|esc_spi|data_to_cpu[8]~2_combout )))) # (!\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & (((\u1|esc_spi|iE_reg~q  & 
// \u1|esc_spi|data_to_cpu[8]~2_combout ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.datac(\u1|esc_spi|iE_reg~q ),
	.datad(\u1|esc_spi|data_to_cpu[8]~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .lut_mask = 16'hD8AA;
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~9 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~9_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~8_combout  & ((\u1|nios|cpu|W_alu_result [2]) # (\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .lut_mask = 16'hFA00;
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \u1|esc_spi|data_to_cpu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N5
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[8]~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[8]~6_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8]~6 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y12_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0002800000E020209024080200902C280041E018100D8060781E0781E0;
// synopsys translate_on

// Location: M9K_X40_Y10_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h781E0000000000000000000000000000000000000000000000000000000000000000000000007001F712B83B8EE1E07ED3A9AD804343C0D7B8C83800000000000000F02B62EFF2DF9CD0615297225E66993D00010486280441C9C6945011040B0454A86830A0446B9C804020098A809000024001051A0154004C00B432069023242D6A6E144800640088A4C61142445BDE02168C544E860404855941FC253C20626024090808000404432D2490101A4806A20A92A552C44ABF83CAC348228588111822230462388CD78609E054BD0122748FE945999403C4D1D2256A901ACFCF157BC40C0A0CA0D4FE711C1D8909458A202F8AA4A80880505A3A511B1A3E8000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h4040800013000557200207000A5244A535410024000ECB000059621E4A4F2115505A06820551444585B5A12AD10336D20341CF8345201B3022524505009122D24280A2A49844750080F979E740A642418B0A222000AE37151821884CDAA36F8303484328488BAB0425229D8748AF131C91115D657A9132B90580E0F44518C5CE82AAB17C86AD51BE0B35BB601441334514D9E0C0D710C28C54948A801494D4205B6C4000020CC85E933A2AADD89E2AADF4F383C5538B600E10F5548474211CEA88010344DD5301E121C01E4EA16BAC652A81550B0006A83AC615446128155CED08E2AF768D64B8F494002205C2049634940560958E09815C6692B9329330C12A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h78B6552B005855A0EA807A2C9181608465A82348C6CC56C0C8676335B400AA98C590475985F55A2ACA510C184D777BDCAD1610947448108E313324184309880A65096C697450A347C54D80A48914194FE7C114488A4AF143C2CE9325ACB0AE9B89FD3F6302EB3BC238384122C296344AFB45E4A71AD2D8A442D403016DEB9B373AE77D2E050699F7AA8DF68D55A001E7B1943455B22FBF106B84C012650072309299239EBA399F955441EDD847C9A19B8283D99C849720806B9DCB00AE1100000001400028B6D5988AD3907D14D5FD444CDA0AA630850D1FF09323405BB995891010BA8567D51CBF400E832AAB1901A80D5407C42BC661E3E8019D0006E34BB9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'hC5D87A6FA8A820F81354132047295212285693A5128486A57FBC45BA3DD841D7D7109C715082A3400C76800C740920418209B041365427AD06036164F6D824B548888281129346230554C69C346A2C11210BA088A2CA2A3C30357E2804A0E62029C8E03F4AE0EE8C870C17B3AB9ACC71F5E409B22D94A3259D4A9E3805E4C9A81E80879D8482F261826F0458520F108340C74822B69247C6445100512E40292A05C112B08C508FC2C053B288A9A880A10804A3B8541171681630897B11038319A393D44251C95A540A4C98AC00AAE2914500A4C321148AABE228F09A9B90B15217B2432C3B0460941140AA871C81550000816D080A01D1052AAA8576AD54A900;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 .lut_mask = 16'h3120;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hC888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[8] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [8] = (\u1|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8] .lut_mask = 16'hFFEC;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data [8]))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data [8]),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \u1|nios|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[8]~20 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[8]~20_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [8] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [8]),
	.datab(\u1|nios|cpu|av_ld_byte1_data [0]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[8]~20 .lut_mask = 16'hCC0A;
defparam \u1|nios|cpu|W_rf_wr_data[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[14]~7 (
// Equation(s):
// \u1|nios|cpu|E_st_data[14]~7_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[14]~7 .lut_mask = 16'hF0D8;
defparam \u1|nios|cpu|E_st_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \u1|nios|cpu|d_writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \u1|esc_spi|endofpacketvalue_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \u1|esc_spi|spi_slave_select_holding_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[14]~23 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[14]~23_combout  = (\u1|esc_spi|data_to_cpu[15]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [14]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [14]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [14]),
	.datab(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|spi_slave_select_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[14]~23 .lut_mask = 16'hC808;
defparam \u1|esc_spi|p1_data_to_cpu[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \u1|esc_spi|data_to_cpu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[14]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \u1|debug|always2~0 (
// Equation(s):
// \u1|debug|always2~0_combout  = (!\u1|debug|av_waitrequest~q  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  & (\u1|mm_interconnect_0|router|Equal8~1_combout  & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )))

	.dataa(\u1|debug|av_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|always2~0 .lut_mask = 16'h4000;
defparam \u1|debug|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cyclone10lp_lcell_comb \u1|debug|woverflow~0 (
// Equation(s):
// \u1|debug|woverflow~0_combout  = (\u1|nios|cpu|W_alu_result [2] & (((\u1|debug|woverflow~q )))) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|debug|always2~0_combout  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\u1|debug|always2~0_combout  & ((\u1|debug|woverflow~q )))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|woverflow~q ),
	.datad(\u1|debug|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|woverflow~0 .lut_mask = 16'hE4F0;
defparam \u1|debug|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \u1|debug|woverflow (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|woverflow .is_wysiwyg = "true";
defparam \u1|debug|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|woverflow~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[14]~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[14]~7_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14]~7 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .lut_mask = 16'hCCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\u1|nios|cpu|d_writedata [14] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [14]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y37_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h301C0000000000000000000000000000000000000000000000000000000000000000000000000003FF17FE3B8EE0F87FF7AFAF806FD7E0FFFDD878000000000000C1F67D6EEFFFFFFDF073FBB777DF7EFFFD4327018168C9CAA0E08C400001110154894434C15C0E19E670398B040388C1F7C79700100500B004001040110404400000260040646040180E8201034202855C80020020024C31800004FDE02C202661110EA8021D140155D5010AAE8A00801804010080020057C30100420000600C0401808018004010B01802020100880D0501A888204003A08891F31CF6456B0008C2027A688450214A50000473FF2A356880189F1CA80017907F10483A8030;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h888F0088031402112211A7E0175FFFE0BBC5846E0A4C872009C3ECE376D7E1000557E52A20400467750081B2004981FB06880E88813D419026B84D0560200404288022821808207000080808AAB000008520AA00A802269B5049802092C2B2A288420008E8AD8089A6261040515110185118190402920A81402068244614AC428000400000505102000D2F4084008240D82D542311800A8266989A6800881020192C6024033A4806020B00083000000488A702000010EA0EA0D56AAC44001ACA062AACA5181C2026D1C8C424456D94053E800082000005594000000008008C0868C0013088248400400000006A030008700080005501100C111008080FB1886A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h3C1031010060C0080069700000902C529403201402CA8A5A428A19CABBA000D6C4E215590EF0040414107F017C0A9488D90410A0574C047F03F4265A8100800A2181E9202C58A203064414062100C00820B8004220C002084AD350218580003005D500025115A83F1141040000003204850264024840222450242BA00C2A846888A0010220561183862BA12800801420A00000001554000C5880C0030A483490A05981420A00900006606E484A0042180554808088C000310A240A00A000000000000000189440380003893250008091C026A040261004280A2008404044010820300808100882BE628E602A09108AC2C000500402D2C0006600A02D54CBC338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h27780090113823840AAA04400A491010400020DCB3A02E040118018201180255D102AE800002104888109108108A0114204084881A400088A002503026920602608592A90152A94A800122C280254008086AF8F54C190A3C10000E0C00C2085A2AA0D3240876D4082620C42A9215000A650403E08AA8048248205081801028820104104024C0080008180DC22223400030C6484B90FE0223F72042FF054D288000040091AC0086800C40008904040005004002A80400003D0005053820B090808BF3C28E45F908558000881C00008000E5000000203400014000648A0900015000044260710048B09000000A74800040001B48A818C0A0808000213008000106;
// synopsys translate_on

// Location: M9K_X40_Y38_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000E06020E83A0E0380E038290040C0301C0301C0701C0701C0;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 .lut_mask = 16'h00E4;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hCC80;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[14] (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data [14] = (\u1|mm_interconnect_0|rsp_mux|src_data[14]~7_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[14]~7_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14] .lut_mask = 16'hFFEC;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~3_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data [14]))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data [14]),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \u1|nios|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 16'hFFFF;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N23
dffeas \u1|esc_spi|iTRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTRDY_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \u1|esc_spi|spi_slave_select_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~34 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~34_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [6])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[8]~3_combout  & 
// ((!\u1|esc_spi|TRDY~0_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [6]),
	.datad(\u1|esc_spi|TRDY~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~34 .lut_mask = 16'hA8B9;
defparam \u1|esc_spi|p1_data_to_cpu[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~35 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~35_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[6]~34_combout  & (\u1|esc_spi|iTRDY_reg~q )) # (!\u1|esc_spi|p1_data_to_cpu[6]~34_combout  & ((\u1|esc_spi|endofpacketvalue_reg [6]))))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~34_combout ))))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|esc_spi|iTRDY_reg~q ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datad(\u1|esc_spi|p1_data_to_cpu[6]~34_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~35 .lut_mask = 16'hDDA0;
defparam \u1|esc_spi|p1_data_to_cpu[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~36 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~36_combout  = (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~35_combout )))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|data_to_cpu[4]~1_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[6]~35_combout ))) # (!\u1|esc_spi|data_to_cpu[4]~1_combout  & (\u1|esc_spi|rx_holding_reg [6]))))

	.dataa(\u1|esc_spi|rx_holding_reg [6]),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[6]~35_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~36 .lut_mask = 16'hFE02;
defparam \u1|esc_spi|p1_data_to_cpu[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \u1|esc_spi|data_to_cpu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[6]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|wr_rfifo~combout ),
	.ena1(\u1|debug|fifo_rd~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cyclone10lp_lcell_comb \u1|debug|av_readdata[6]~8 (
// Equation(s):
// \u1|debug|av_readdata[6]~8_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(\u1|debug|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[6]~8 .lut_mask = 16'hC0C0;
defparam \u1|debug|av_readdata[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~26 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~26_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~26 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~27 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~26_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~25_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~26_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~27 .lut_mask = 16'hFEFA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~29 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~29_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & ((\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte1_data [6])) # (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout ))))) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout ))))

	.dataa(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~29 .lut_mask = 16'hDF80;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data[1]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data[1]~0_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout ) # (!\u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1]~0 .lut_mask = 16'hAFAF;
defparam \u1|nios|cpu|av_ld_byte0_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \u1|nios|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[6]~22 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[6]~22_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[6]~22 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_st_data[12]~6_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[12]~6 .lut_mask = 16'hEF40;
defparam \u1|nios|cpu|E_st_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \u1|nios|cpu|d_writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\u1|nios|cpu|d_writedata [12] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [12]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\u1|nios|cpu|d_writedata [13] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [13]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060480000000E0E020E83A0E0380E038100040C0301C0301C0701C0701C0;
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h301C0000000000000000000000000000000000000000000000000000000000000000000000004006F81FF03F8FE10001FFBBBB807FF760FBDFF878000000000000C17FBFE7F7AEEDFF707D9B1B33FFFFFFCFE83F218969C9CAA0E88C48000115191C494C2DC15F8F90A650298F4403C94DF7F7D7E09C0780900400148001040440110A27827068684119068209022092C514C2008004870404A55404FCE82CA0362701582802B214014905000A490A0008300C030180460003C341244000108010000200002008C000145C000305AA020C81418881A0C041908A01731140450E80520202D868803021404000060800802D68C0148800A4080490001348028002;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h0A0882A003412815240213012A0000058051012080008B4080C5F20640002180000011C2044115100130811A0429100042C460204035411022104501202026040C08020C11C021502450584F00A001008D20AA08808226DBD0CD000080803AA28C126808E8AC8C99A6AA18504145000495580DB42A80789D43A0C0C44700A50AB00070000095100000050B4280000200500F5422149A2A126298AA2800888022992E4040022C407E031B000C38C300040C9382C00000E00E20F57EAC662854E244820D85585D28AE7990C648152D90053A88000200000559002004010C20444C685001328D248020604130414206020C702050291541180815D000200AF40849;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h320304010420A10828C0200408B82989B4D020126024401E502424202B220003D08214FD010007011E10021100204250D482205450104601220422012900940A2180984C240E0241F74910C62000903FDF470FCF24C270D190B2D119873C7D05B987FF6E7300B814901107FB7582B8DADA9DF81E89A01444A07FFCE80CAA2AB195BE23064F2A299085EFF28801E34243AC7031540B79931528A597B65792761692E2538A693124600174EE894EB8A7FB91D5FD6E6D9BBFE1552D50790A1FFFFFFFFFFFFFF03904B08101C87F4480F4E82FD9206639907306A2B331CA1B9D918F9981C0095E8B7843F084C32AAA19AA82D0000034030672126D101D330446E33B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h97020EE00032ACF80AAA000641054484A00020DFE1F2C784419C29E2219C3091810AAE8800421C488858910859A991062440C4881B41C50EE800B420669604076884822001128808200102C8106440000E4BE0FC7469A3DD7B40EEBD10C240622800C9208864E88C272487B3B39F8062854C43E90889F422173CD492A0111FEA210730422650088BC8980D608203E5C29A447820B80004E20BC4E200164D288002042499AE8087900D4004A90404040D48440AAA0501243E4E74261C20B0D084C9FAE28F64FD80600060888C5400E0008504060121141001E000654B4900D1501A24422431000894100400021480006AAB0B7820B8C8E0848000213028020106;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 .lut_mask = 16'h2320;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a77 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a77 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~4_combout  = (\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[5]~13_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .lut_mask = 16'hAEAA;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \u1|nios|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~20 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~20_combout  = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|tx_holding_primed~q  & (!\u1|nios|cpu|W_alu_result [4] & !\u1|esc_spi|transmitting~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~20 .lut_mask = 16'h0001;
defparam \u1|esc_spi|p1_data_to_cpu[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~19 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~19_combout  = (\u1|nios|cpu|W_alu_result [4] & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|rx_holding_reg [5])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [5])))))

	.dataa(\u1|esc_spi|rx_holding_reg [5]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~19 .lut_mask = 16'hAC00;
defparam \u1|esc_spi|p1_data_to_cpu[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N21
dffeas \u1|esc_spi|spi_slave_select_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~18 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~18_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4] & ((\u1|esc_spi|spi_slave_select_reg [5]))) # (!\u1|nios|cpu|W_alu_result [4] & (\u1|esc_spi|rx_holding_reg [5])))) # (!\u1|nios|cpu|W_alu_result 
// [2] & (\u1|esc_spi|rx_holding_reg [5]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|rx_holding_reg [5]),
	.datac(\u1|esc_spi|spi_slave_select_reg [5]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~18 .lut_mask = 16'hE4CC;
defparam \u1|esc_spi|p1_data_to_cpu[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~21 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~21_combout  = (\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|p1_data_to_cpu[5]~20_combout ) # ((\u1|esc_spi|p1_data_to_cpu[5]~19_combout )))) # (!\u1|nios|cpu|W_alu_result [3] & (((\u1|esc_spi|p1_data_to_cpu[5]~18_combout 
// ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[5]~20_combout ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|esc_spi|p1_data_to_cpu[5]~19_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[5]~18_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~21 .lut_mask = 16'hFBC8;
defparam \u1|esc_spi|p1_data_to_cpu[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \u1|esc_spi|data_to_cpu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cyclone10lp_lcell_comb \u1|debug|av_readdata[5]~6 (
// Equation(s):
// \u1|debug|av_readdata[5]~6_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[5]~6 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [5])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [5]),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [4])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_byteenable [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hFFC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\u1|nios|cpu|d_writedata [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [5]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y4_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000169F80000000E0C02020100201004030008040701C1C0141D03014020100;
// synopsys translate_on

// Location: M9K_X58_Y9_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h2018000000000000000000000000000000000000000000000000000000000000000007BE00007C4CF88DF01E07800081BB7F7F123DF5D47DFE70F000000902D24141FBF5BF3DEFECEF305FEFF9FDEBBB7FCEFA58E272167101591CA2D2B1E09ED90841234D6B1B802059ACD634452F41EF99BE66A141F28166203C048442229688A0848185070C8B8B670F12E4981124207C214A810152E3AA5AB3041BC84356099EF677F50CEFFA869EFEC564F7FD8AA800F068180C113040068F4E5B631003C063880C7100C223020884D0F138004180701222270880300E24CA844281201080A4308850400303C08EA6C0020400540A194003004153000247000085000CCB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h8380422E6E780D084524F80020000002001C85C474000844EA36810D0900128008000000422808000008530422080200346600689323C20214ACB860336A84000062000A219840400424000200518000205595550044186A94EE54A316584000D2815514911021AAB04410079950E0C36226A358904416687C7E29A88884283410014E0140400002860004138AA28C468A100034A0554506AAC11454072A238C80032162E5F6168874450002A72100140B0C44390810104104120244C25CA71400CE38972219188CD23809A3501513A8811800459F8000113AA0130847E88210F230108E221B47002018451811D904022920801A41404803112012802008400C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h42050290598020060116C080282810094B1C1C01211005033041421100160108214008826048010501AA8040001529010289C10288000A00000088A0382516649020A28413004084A2808028120000800000483000040A20030060A6284400A046280A00200A001482A002D0A02D24112A89400404401302401802B83140104000080000882B562E0088045000020308528020020044286064022008802004084504000104403020020012042002180428AA20000220026E8526255650A02000200120009742AB2F000040000021082800005508892A8AA000444A15A1000200626D095200400000020A0024A062410090000404B408820286EE004899011440;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h17F4490001580900000048901092000000000C0A22011508002404040024012249011208203A0402108884108804880204044080808E482239568C00012A4040130274120800000420020C205120018486082210148140820040010025058021115340441000841144983244002500810029C480C040001000140060604D0005A0630B2C503026843680C2A378502039540113904800A8A0080410008832D4555032A040418440100302852200882608522918020AAC800040805004428404204868220D24348020F8873353AC001C0C3C2B8876C6AA70001C060201400362006C49B44220599562059C0018E31E003FFF208955F71867AC40002001A0020005;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 .lut_mask = 16'h3120;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a69  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a69 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~21 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~21_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_rshift8~1_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~20_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~21 .lut_mask = 16'hAEAA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \u1|nios|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[5]~10 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[5]~10_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [5])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|av_ld_byte0_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[5]~10 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[15]~8 (
// Equation(s):
// \u1|nios|cpu|E_st_data[15]~8_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[15]~8 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|E_st_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N1
dffeas \u1|nios|cpu|d_writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout  = \u1|nios|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \u1|esc_spi|spi_slave_select_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[15]~22 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[15]~22_combout  = (\u1|esc_spi|data_to_cpu[15]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [15])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [15])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [15]),
	.datab(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[15]~22 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \u1|esc_spi|data_to_cpu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~8 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cyclone10lp_lcell_comb \u1|debug|rvalid~0 (
// Equation(s):
// \u1|debug|rvalid~0_combout  = (\u1|debug|fifo_rd~2_combout  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (!\u1|debug|fifo_rd~2_combout  & ((\u1|debug|rvalid~q )))

	.dataa(\u1|debug|fifo_rd~2_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|rvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|rvalid~0 .lut_mask = 16'hD8D8;
defparam \u1|debug|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N21
dffeas \u1|debug|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|rvalid .is_wysiwyg = "true";
defparam \u1|debug|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|rvalid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] 
// & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~9 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~10_combout  = (\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ) # (\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[7]~8_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~10 .lut_mask = 16'hFF0E;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~2_combout  = (\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[7]~2_combout 

	.dataa(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \u1|nios|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .lut_mask = 16'hF0FC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~23 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~23_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~23 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout  = \u1|nios|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N5
dffeas \u1|esc_spi|spi_slave_select_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \u1|esc_spi|spi_slave_select_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~31 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~31_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & (((\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [7]))) # 
// (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|esc_spi|RRDY~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [7]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~31 .lut_mask = 16'hFA44;
defparam \u1|esc_spi|p1_data_to_cpu[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \u1|esc_spi|iRRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iRRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iRRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iRRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~32 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~32_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[7]~31_combout  & ((\u1|esc_spi|iRRDY_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[7]~31_combout  & (\u1|esc_spi|endofpacketvalue_reg [7])))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|p1_data_to_cpu[7]~31_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[7]~31_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datad(\u1|esc_spi|iRRDY_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~32 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~33 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~33_combout  = (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[7]~32_combout )))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|data_to_cpu[4]~1_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[7]~32_combout ))) # (!\u1|esc_spi|data_to_cpu[4]~1_combout  & (\u1|esc_spi|rx_holding_reg [7]))))

	.dataa(\u1|esc_spi|rx_holding_reg [7]),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[7]~32_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~33 .lut_mask = 16'hFE02;
defparam \u1|esc_spi|p1_data_to_cpu[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \u1|esc_spi|data_to_cpu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cyclone10lp_lcell_comb \u1|debug|av_readdata[7]~7 (
// Equation(s):
// \u1|debug|av_readdata[7]~7_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[7]~7 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~24 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~24_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [7])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~23_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~23_combout ),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~24 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \u1|nios|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & ((!\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h2A00;
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~1_combout  = (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \u1|nios|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|av_fill_bit~0_combout  = (\u1|nios|cpu|R_ctrl_ld_signed~q  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|av_ld_byte1_data [7]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|av_ld_byte0_data [7]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [7]),
	.datab(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_fill_bit~0 .lut_mask = 16'hC808;
defparam \u1|nios|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \u1|esc_spi|spi_slave_select_holding_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[12]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \u1|esc_spi|spi_slave_select_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[12]~25 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[12]~25_combout  = (\u1|esc_spi|data_to_cpu[15]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [12])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [12])))))

	.dataa(\u1|esc_spi|spi_slave_select_reg [12]),
	.datab(\u1|esc_spi|data_to_cpu[15]~4_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[12]~25 .lut_mask = 16'h8C80;
defparam \u1|esc_spi|p1_data_to_cpu[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \u1|esc_spi|data_to_cpu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[12]~9_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 .lut_mask = 16'hFCCC;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000170000000000E0A020E8380E83A0E83A118040D0341D0341D0741D0741D0;
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h341D0000000000000000000000000000000000000000000000000000000000000000000000004001191A60208821C013242A2E004E8400BA4D904800000000000081004048800F11716012632C54195CC2C0422741AF68208080808E6400211101558A5826C57E41990600000B8617CC699BE667809C05009805401040100004401002270270606040000402010320800004C0940034070401A04004DCE02C202401110CA81A1E140D019540180F0A8010300C030180440003814110400100C018000300003008800014582602050A000C0441A0008080018000B5635156455F001A80805A488068A94A4000847BFF823100800C9535A0881582FF1348182233;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h0B0782AC295D0C14251783411D4EFFEDB8DD85EA8B4085402907FEE6509BC1400757F5EC2541D177743480AA0469107947865600D030013522BA5D01F0AE26042C02320F1BD0384020185A49AAB011098C282A00A28226FF90CF11208642AAA00D710020E8AC8998B62A08505154000811581C242A9A32958580E05447142D0E881E518281E55102000D2E0288808200C82954834D50229226DA8A4200AA800001276260423A425E0332801C98008000AE970BC60010E20E80A474A4648014EA441AACA1120DD0AE5B80CE4C45099025B480008B60000519000004890940C80408C001768C468420404032056895020C3000D0A15503100414D010280CF40841;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h300305000520810029CA70040090208D30D82012402000140034262021200003D082147D010006041E00031100604200D402A04150000401220006400104802A20817168270E0044534911E62000C837DF4706EF24827A53914F613997387D21B987B56A530090140011152B5582B8C2D054AC0E8BB07E45F015FCF02CAABCB999763A064F23BD9385EEA30001EB494A64713441957913912BEDC6971ADE6712A2DA539AEB31A7400075C68B56A89DE9D581FDAE25CF80037089BF8D000000000000000009B87DB88101887F4481F4C02FD928C430947124A08231508ADDB58B32018209468B7A43128EC32AAA1921808000D4202306721049009D13444FEBB3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'hC02A2EE90032A5FA0888110660054404200020C762F0EBD5419809E221BC10D7D0009E800006184888D09108D1AD1104244084881A210188A002483046BA0E06E084EAA2C1128828800106C84844400008016088F080639D7B01EEBD148244622810C9088864EE8C032D9531299FC662854C01E0088804221828949200010B80A10400400500008BC2980D40020300043344606BB0FF16C3FF8022FF064D28A00004041CAC00868128C000C000062055285406A80013743C00041778319090808BFAC6CF44FD12541060A09D0000E0008505060501360001E000648A0101905032000244311488A49148000A75800040000348880850C294B0002F783E020000;
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 .lut_mask = 16'h0B08;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 .lut_mask = 16'hFF88;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[12]~11 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~11_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[12]~10_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[12]~8_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~11 .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_data[12]~11_combout )))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[12]~11_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \u1|nios|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0D8280000080202000000E83A0A008290040902404084010741C020080;
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h100C0000000000000000000000000000000000000000000000000000000000000000003FE0007C0C8C02310CC32104C908222A0000225002063808000000264009400C2000100C811FA04010122003C45C20FB9AEF73565701181E38A2B5F68FFB2A55938F4F3B9E6251A8D4745CEF75EFFDBFF6AEF7FABFE6713FE0BFE8FFF9BFC7FD9ABBDF8E8F8BEF7B5CF6FC996D7AEC3FFFBF8EFCFBDFDFB6F5034BDBDFDBBFD27FB614FFDB0A9DF68174EFED03BBC7F1E8783C11FF6804808F1B6BD75FCBE3F97C7F17C23FEB49A5D1F57A004180701C22270882300E274A8442813000BFC57480C0C8A323410163D76AB1C32BCA125FE3725057F37844707EB7E40CDB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h83834B2E6C7829284425E8C0147F108E4F1C05C07F8900446AE68C2130A41ABFF85E89B17ABF8C4789EB7E05EFDAED8C41263988E22204EED4A5B87183958DFB52EA500B03B89B4475C4E6B00055020904773FF7C350C96E84CE54AA065A800225152A28332304BBB08C11E0B678EFEB2664A28B8557C5467B7F1B1199A2BA3577FF2ECFFD60004A942024529AA2A8028AA00089454A8A12EEC234D43C0F2FDF60032162CDF257A0EC697FF365BF7FF0AA0CDD3A7F7D1C71C70388709AAF402878C6189344685B0C7A3029A5502233988D0BFFC8BFFFF82339AFFB7E77E6A2109217F6CA2399755FAE18453A91F93872096D83E2E25CEBF31027E687F1080006;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h02E10290481C2E76001447806F2BF1090A1C5DE22D5298E1350209CE5016FF54225008826217E93560AE80403C0A94870ABDC38388003A8000F2A8E03A6416E0D0200325C00010A002820108101C038000004830181F0280000006E05005D22000510095A4202240A00840D020090019008081E81407A10A07A0200BC280410C424184788280405B78014013FE1A0000A501C18260000040040C20308000C0294000060514C6A0AFFA019814A24002142D5400100C2420FF0A006AA0A331200020004000DF8753273CF85030014C012A00007740492A82200040041524100432624E51DA890000A8000000185020404017FE83DA901001E002EFC06482849CC2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h447421AF741002122000D9993192101019F98F0203002119B240010CD2400344180220CBE83FE5C230AB0450AA44A842C4255884A08A5E160AAAAD40356248C017627512401400342FFE0D2043803FF4F682000655439402005EA10021393301000310C157808111449220C4C6001B140A89DE8FF047C00007D52B4C6FA9004D387B6CB34B37D4843483F2AEB5D4ADFBD80893CB8BB1513C640585F0807FDE5F787BA96649BEF857F3DD776AFB73C7F053299C02FABAD7C05E7A6805C08CEC63586C2A0DAC36A420F89F3373D5FF1FFF3C2B89F6C6EAF7FE1FFF8C05401B62036C49B5DAA269956A269DFF98A31FFFBFFF648AFFF59BFEAF5FFFFE9837FFFE07;
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'h00D8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .lut_mask = 16'hAAEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~9_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~9 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \u1|esc_spi|spi_slave_select_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~10 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~10_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[8]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [4])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[8]~3_combout  & 
// ((\u1|esc_spi|TOE~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [4]),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~10 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \u1|esc_spi|iTOE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTOE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTOE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTOE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~11 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~11_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[4]~10_combout  & ((\u1|esc_spi|iTOE_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[4]~10_combout  & (\u1|esc_spi|endofpacketvalue_reg [4])))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|p1_data_to_cpu[4]~10_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[4]~10_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [4]),
	.datad(\u1|esc_spi|iTOE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~11 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~12 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~12_combout  = (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (((\u1|esc_spi|p1_data_to_cpu[4]~11_combout )))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|data_to_cpu[4]~1_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[4]~11_combout ))) # (!\u1|esc_spi|data_to_cpu[4]~1_combout  & (\u1|esc_spi|rx_holding_reg [4]))))

	.dataa(\u1|esc_spi|rx_holding_reg [4]),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[4]~11_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~12 .lut_mask = 16'hFE02;
defparam \u1|esc_spi|p1_data_to_cpu[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \u1|esc_spi|data_to_cpu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cyclone10lp_lcell_comb \u1|debug|av_readdata[4]~3 (
// Equation(s):
// \u1|debug|av_readdata[4]~3_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] & \u1|debug|read_0~q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(\u1|debug|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[4]~3 .lut_mask = 16'hC0C0;
defparam \u1|debug|av_readdata[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~8_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~10_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [4])) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~9_combout ) # 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[4]~8_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [4]),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~9_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~10 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N13
dffeas \u1|nios|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[4]~6_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[4]~6 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_st_data[13]~4_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[13]~4 .lut_mask = 16'hCACC;
defparam \u1|nios|cpu|E_st_data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N31
dffeas \u1|nios|cpu|d_writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [13])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hCE0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36 .lut_mask = 16'hFF15;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33 .lut_mask = 16'hF0FA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~55 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~55_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~55 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~56 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~56_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[31]~55_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[31]~55_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~56 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \u1|nios|cpu|D_iw[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[31]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[11]~7 (
// Equation(s):
// \u1|nios|cpu|E_src1[11]~7_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \u1|nios|cpu|E_src1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[11]~7_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[11]~9 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[11]~9_combout  = (\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [11]))))) # (!\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|E_src2 [11] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [11] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [11]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[11]~9 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[11]~7 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[11]~7_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[11]~9_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~43_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[11]~9_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~43_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N11
dffeas \u1|nios|cpu|W_alu_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[11]~7_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~0_combout  = (!\u1|nios|cpu|W_alu_result [9] & (!\u1|nios|cpu|W_alu_result [11] & (!\u1|nios|cpu|W_alu_result [10] & \u1|nios|cpu|W_alu_result [12])))

	.dataa(\u1|nios|cpu|W_alu_result [9]),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~0_combout  = (!\u1|nios|cpu|W_alu_result [16] & (!\u1|nios|cpu|W_alu_result [15] & (!\u1|nios|cpu|W_alu_result [17] & \u1|nios|cpu|W_alu_result [18])))

	.dataa(\u1|nios|cpu|W_alu_result [16]),
	.datab(\u1|nios|cpu|W_alu_result [15]),
	.datac(\u1|nios|cpu|W_alu_result [17]),
	.datad(\u1|nios|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~1_combout  = (!\u1|nios|cpu|W_alu_result [7] & !\u1|nios|cpu|W_alu_result [8])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [7]),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h0303;
defparam \u1|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~1_combout  = (!\u1|nios|cpu|W_alu_result [13] & !\u1|nios|cpu|W_alu_result [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [13]),
	.datad(\u1|nios|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~1 .lut_mask = 16'h000F;
defparam \u1|mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~2_combout  = (\u1|mm_interconnect_0|router|Equal2~0_combout  & (\u1|mm_interconnect_0|router|Equal1~0_combout  & (\u1|mm_interconnect_0|router|Equal2~1_combout  & \u1|mm_interconnect_0|router|Equal1~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal8~0_combout  = (\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [3]))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal8~0 .lut_mask = 16'h2020;
defparam \u1|mm_interconnect_0|router|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal8~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal8~1_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (\u1|nios|cpu|W_alu_result [6] & \u1|mm_interconnect_0|router|Equal8~0_combout ))

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal8~1 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|router|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~1 (
// Equation(s):
// \u1|debug|av_waitrequest~1_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|router|Equal8~1_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|debug|av_waitrequest~q )))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|debug|av_waitrequest~q ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~1 .lut_mask = 16'h0040;
defparam \u1|debug|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cyclone10lp_lcell_comb \u1|debug|fifo_rd~0 (
// Equation(s):
// \u1|debug|fifo_rd~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (!\u1|nios|cpu|W_alu_result [2] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \u1|debug|av_waitrequest~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~0 .lut_mask = 16'h2000;
defparam \u1|debug|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cyclone10lp_lcell_comb \u1|debug|av_readdata[3]~4 (
// Equation(s):
// \u1|debug|av_readdata[3]~4_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3])

	.dataa(\u1|debug|read_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[3]~4 .lut_mask = 16'hAA00;
defparam \u1|debug|av_readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N3
dffeas \u1|esc_spi|spi_slave_select_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~13 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~13_combout  = (\u1|nios|cpu|W_alu_result [2] & (((\u1|esc_spi|spi_slave_select_reg [3]) # (\u1|esc_spi|data_to_cpu[8]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|ROE~q  & 
// ((!\u1|esc_spi|data_to_cpu[8]~3_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [3]),
	.datad(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~13 .lut_mask = 16'hAAE4;
defparam \u1|esc_spi|p1_data_to_cpu[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|iROE_reg~feeder (
// Equation(s):
// \u1|esc_spi|iROE_reg~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|iROE_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|iROE_reg~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|iROE_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N13
dffeas \u1|esc_spi|iROE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|iROE_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|control_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iROE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iROE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iROE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~14 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~14_combout  = (\u1|esc_spi|data_to_cpu[8]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[3]~13_combout  & ((\u1|esc_spi|iROE_reg~q ))) # (!\u1|esc_spi|p1_data_to_cpu[3]~13_combout  & (\u1|esc_spi|endofpacketvalue_reg [3])))) # 
// (!\u1|esc_spi|data_to_cpu[8]~3_combout  & (\u1|esc_spi|p1_data_to_cpu[3]~13_combout ))

	.dataa(\u1|esc_spi|data_to_cpu[8]~3_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[3]~13_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datad(\u1|esc_spi|iROE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~14 .lut_mask = 16'hEC64;
defparam \u1|esc_spi|p1_data_to_cpu[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~15 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~15_combout  = (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|p1_data_to_cpu[3]~14_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|data_to_cpu[4]~1_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[3]~14_combout )) # (!\u1|esc_spi|data_to_cpu[4]~1_combout  & ((\u1|esc_spi|rx_holding_reg [3])))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[3]~14_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[4]~1_combout ),
	.datad(\u1|esc_spi|rx_holding_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~15 .lut_mask = 16'hABA8;
defparam \u1|esc_spi|p1_data_to_cpu[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \u1|esc_spi|data_to_cpu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~12_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3])

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~12 .lut_mask = 16'hA0A0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~13_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[3]~12_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~12_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~13 .lut_mask = 16'hFFF8;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\u1|nios|cpu|d_writedata [2] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\u1|nios|cpu|d_writedata [3] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D02200028004040208030000180800030004000201C07400054190641D0;
// synopsys translate_on

// Location: M9K_X58_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h200C0000000000000000000000000000000000000000000000000000000000000000200000007E0601058A110444E8130040C0803314305950410000000002400041712B2231A04CE010198391204C3A745FFED8E370543000115B582C86E014D9084102CD691B802040201004442747EF99BE66A031E2817762FC0B84C226B489A020C080C60E8F8BE50B04E0981124106C20D2812414EB99DE270403485B1E0117DA7E940CFF4A069DD285E4EFA50BE800F068180C0030000040B5A30D1003C063880C7100C0030000841001000041B5780F762689EE36AF274AD6DABB626D8096ABE14F5AB36131F141F0820010018A1340078041DF8C004508138D0C0CCF;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'hA7A06E6FEFF8BADE56EEFA200000C00F203F8DF475AAE0FC6ECF200B842112800801118056698E102138D20E260800106D6FB3DCEA4ABEF63F34FE79839CFE008153887EB5DADDCABC157B41007762BFDE004000D2CBE47F8FDFFAEEE75FE7F72FBF2F286AB9DE9994FB2F44D0D2E0CB1554AE3CAAD764D579FEC95D5583ECBAB0013E7142C80877BDF7767EFFD3BB93EBF9FDCBEFCBCA7A6653EF5468DA238E0597E5FFDFF336BF63FF000E3D350010FADBCBF888922DBADBADDDB33EAFD5BF40CE389F74F8F8A47F382E6DF0B9BB97A908007EBFA0021BB9601F0947E7D2103A5017E8A79D7DA02018651911D55AB63B21C4E748C54803FEA006800029A034;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'hF6038AF448006007EC9060ED7068118D28BC7E0AA11010011024A00400160100A6F80D5A7F10113F00A68010000000010289C322FFED8A002004041ABFACF76BF6300774088099B04A8A6198102000979F0044BC0007C6C1000001AB76A47A6B237721D624202040801E81DD3732B8D8D084A0081C00218E0024DC081B80093E6267C40683804B7B8305E210018E0084A7D1C182602216500C0CA2328000E239C280470F1C46E8A00651DD1CE7410F9C2F55983C0CAF1E6BDA135AE3A77E5FEEBFEE1FEEB5ED77274202442502DE86282FF0000419116370004239548A9AD5BB7228E4016EA278AB0505A31A5A1940C01000801A9B1E200148EEFFE486E6DAA3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'hC80433EF9EB402FBC0006EF2DEFBDD1D260600070FC1A395BBF383CADBF382F73CE3B9E82F3C0C6218C84418C8058E821484429080824B020ABFCC6877765D4013BAFF127607043420028BB84FD801848607010E7402300A6240F5361B3A7382CE053043701271CE1346C9BDE7BA836080DE46048040022D001C8F9E604BC30566030A08013025E315E002A32050203800AE1380E80575610004080484002100840020300D8740B083602FAE10083E205D8EC8020ABFF4204080401C4184C42049E8E60D24F49020E080835DDC019C003928080086B6D0031C000401701FDA03FB49B6461BCB95E63CBC007AB6DE003FFF200000F518E6A44000208060020004;
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'h00D8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a67  & \u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a67 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~11_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~11 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [3])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~13_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~13_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~11_combout ),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \u1|nios|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[3]~7_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [3])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [3]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [3]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[3]~7 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[30]~6 (
// Equation(s):
// \u1|nios|cpu|d_writedata[30]~6_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30]~6 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \u1|nios|cpu|d_writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040002800000006000000000000000002800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000004003EB06BE1D8761F876DDBFBF803EFEE07EFF7878000000000000A1FDFBDF9EFFF777B82FF7FEFE75DDBFE7A8183C000006B0D00B30100296041E38F0D00B0421BE560000004C780039046411903C020EFE000003F080000000000E111CF008C8080101F0000066000000000000FE000000000000F1400F8001E00600500000A00000080000004000000FC70194663300CF2A28424D9204DF1C238874710E87101CE9532F0307C30020210800000000010421000000883A9A61FF408004020400400420000F6FF3FF2A78007FE8771C08737D447F2C33FC0010;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h0007000000000404001104E0155FFFE07F8000020A44040001000CE036D74AFFF557EC3968B608677CC36F43E9D2EDFF003E0F08023A0108C0010004400101FB780001020000200007C004B80000020000000000C918610100400000000000000000000000020000000004A42E2C0F0000040083070000000201000000001301DFFF01BEBD300000000000000000000000000000000000000000008010458C51400194000200028188B0FFF50883FFF004100006F76D800000201400220800145C80000006601F700216244010010000040FFF80005FFC00003FE0763C200122001FE0000000001FFE000022C0000000003C0000B078BFF0000FE807D9459632;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h8FF0B800005EFEF000210F0007AFC452000301F47ECA8AF01E8A19CAF003FED5142581240CA7EF01E0007CA2FE0A948E89F410A0074C37FEC5FA121AA80014000062100FC066A44A11292841117E8737FFFF028D1CB8700948000E1802BFA501B802B529E215162BE152E5FB75808AD655900BE0C1AF8460AF81D54FC0002091111422F8655420007F440227FE60004200601040002111091021028410120282020250486031047FFC1400C100A0C421900040202108000010081001000000000000000000080080BDFB7648268073FFEFFF80047F006704000235000A82D081100290054297FC550541B300030900001FFE00200144301008013C1200002001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'hA0420650200004643444044BCA4844047FF983815050408040800840208010000000000FC001FF94623F28E03F68F2E7D8B1FB163000741E0800E7090000319204480100128146043FFCC014040A3E717FA118090B408F416A7E00B11000481802A008C087D2300000044119218AB83EDB40780B3447F30587FFB4133F001768181FE0020E9F80030003383C85C6BDC28A82F04B0FFE021FF4C7A5FF8100000000443B0680F83C1F798004600002045040000C03F1000BD27E7A6E07910C2C63F0063C40F803F6600018000007FE03F38000018000001FFC03F9D94772804C24098201981C0000000007FF800061FFEAABC5000A808F0003FFFFDF381FFDFF00;
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 .lut_mask = 16'h3120;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~56_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 .lut_mask = 16'hFFA0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~53 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~53_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~53 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~54 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~54_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[30]~53_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[30]~53_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~54 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \u1|nios|cpu|D_iw[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[30]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_src1[2]~16_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2]~16 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \u1|nios|cpu|E_src1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[2]~16_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal135~0 (
// Equation(s):
// \u1|nios|cpu|Equal135~0_combout  = (!\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal136~0_combout  & (\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|Equal136~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal135~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_wrctl (
// Equation(s):
// \u1|nios|cpu|D_op_wrctl~combout  = (\u1|nios|cpu|Equal62~3_combout  & (\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|Equal62~3_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_wrctl .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \u1|nios|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg_nxt~0_combout  = (\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|E_valid_from_R~q  & \u1|nios|cpu|R_ctrl_wrctl_inst~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal135~0_combout ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N23
dffeas \u1|nios|cpu|W_ienable_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout ) # ((\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~3_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~0_combout  = (\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0] & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  & (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|router|Equal3~0_combout  & \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0]) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF70;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|nios|cpu|d_write~q ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0 .lut_mask = 16'h5000;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout  = (\u1|mm_interconnect_0|router|Equal3~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & !\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1_combout  = (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0] & (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout  & 
// ((\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0D00;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  = \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0] $ (((!\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout  & \u1|mm_interconnect_0|router|Equal3~0_combout ))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hBF40;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout  & ((\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]))) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1] & (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  & 
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2 .lut_mask = 16'h04C0;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|router|Equal3~0_combout  & !\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [1]),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cyclone10lp_lcell_comb \u1|esc_spi_sint|always1~0 (
// Equation(s):
// \u1|esc_spi_sint|always1~0_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout  & (\u1|nios|cpu|W_alu_result [3] & (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  & 
// !\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|always1~0 .lut_mask = 16'h0080;
defparam \u1|esc_spi_sint|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi_sint|irq_mask~0 (
// Equation(s):
// \u1|esc_spi_sint|irq_mask~0_combout  = (\u1|esc_spi_sint|always1~0_combout  & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi_sint|irq_mask~q )) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|d_writedata [0]))))) # (!\u1|esc_spi_sint|always1~0_combout  
// & (((\u1|esc_spi_sint|irq_mask~q ))))

	.dataa(\u1|esc_spi_sint|always1~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi_sint|irq_mask~q ),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|irq_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|irq_mask~0 .lut_mask = 16'hF2D0;
defparam \u1|esc_spi_sint|irq_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \u1|esc_spi_sint|irq_mask (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_sint|irq_mask~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_sint|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_sint|irq_mask .is_wysiwyg = "true";
defparam \u1|esc_spi_sint|irq_mask .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cyclone10lp_io_ibuf \esc_spi_sint_export~input (
	.i(esc_spi_sint_export),
	.ibar(gnd),
	.o(\esc_spi_sint_export~input_o ));
// synopsys translate_off
defparam \esc_spi_sint_export~input .bus_hold = "false";
defparam \esc_spi_sint_export~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \u1|esc_spi_sint|d1_data_in (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\esc_spi_sint_export~input_o ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_sint|d1_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_sint|d1_data_in .is_wysiwyg = "true";
defparam \u1|esc_spi_sint|d1_data_in .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \u1|esc_spi_sint|d2_data_in (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi_sint|d1_data_in~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_sint|d2_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_sint|d2_data_in .is_wysiwyg = "true";
defparam \u1|esc_spi_sint|d2_data_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi_sint|edge_capture~0 (
// Equation(s):
// \u1|esc_spi_sint|edge_capture~0_combout  = (\u1|esc_spi_sint|edge_capture~q ) # ((!\u1|esc_spi_sint|d1_data_in~q  & \u1|esc_spi_sint|d2_data_in~q ))

	.dataa(gnd),
	.datab(\u1|esc_spi_sint|d1_data_in~q ),
	.datac(\u1|esc_spi_sint|d2_data_in~q ),
	.datad(\u1|esc_spi_sint|edge_capture~q ),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|edge_capture~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|edge_capture~0 .lut_mask = 16'hFF30;
defparam \u1|esc_spi_sint|edge_capture~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi_sint|edge_capture~1 (
// Equation(s):
// \u1|esc_spi_sint|edge_capture~1_combout  = (\u1|esc_spi_sint|edge_capture~0_combout  & ((!\u1|nios|cpu|W_alu_result [2]) # (!\u1|esc_spi_sint|always1~0_combout )))

	.dataa(\u1|esc_spi_sint|always1~0_combout ),
	.datab(\u1|esc_spi_sint|edge_capture~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|edge_capture~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|edge_capture~1 .lut_mask = 16'h4C4C;
defparam \u1|esc_spi_sint|edge_capture~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N19
dffeas \u1|esc_spi_sint|edge_capture (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_sint|edge_capture~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_sint|edge_capture~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_sint|edge_capture .is_wysiwyg = "true";
defparam \u1|esc_spi_sint|edge_capture .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[2]~0 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[2]~0_combout  = (\u1|nios|cpu|W_ienable_reg [2] & (\u1|esc_spi_sint|irq_mask~q  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [2] & 
// \u1|esc_spi_sint|edge_capture~q )))

	.dataa(\u1|nios|cpu|W_ienable_reg [2]),
	.datab(\u1|esc_spi_sint|irq_mask~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [2]),
	.datad(\u1|esc_spi_sint|edge_capture~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[2]~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|W_ipending_reg_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \u1|nios|cpu|W_ipending_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[2]~3 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[2]~3_combout  = (\u1|nios|cpu|Equal135~0_combout  & (((\u1|nios|cpu|W_ienable_reg [2])))) # (!\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|W_ipending_reg [2] & (\u1|nios|cpu|Equal136~1_combout )))

	.dataa(\u1|nios|cpu|W_ipending_reg [2]),
	.datab(\u1|nios|cpu|Equal136~1_combout ),
	.datac(\u1|nios|cpu|W_ienable_reg [2]),
	.datad(\u1|nios|cpu|Equal135~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[2]~3 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|E_control_rd_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal132~0 (
// Equation(s):
// \u1|nios|cpu|Equal132~0_combout  = (!\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal136~0_combout  & (!\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|Equal136~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal132~0 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[2]~4 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[2]~4_combout  = (!\u1|nios|cpu|Equal133~0_combout  & (!\u1|nios|cpu|Equal134~0_combout  & (\u1|nios|cpu|E_control_rd_data[2]~3_combout  & !\u1|nios|cpu|Equal132~0_combout )))

	.dataa(\u1|nios|cpu|Equal133~0_combout ),
	.datab(\u1|nios|cpu|Equal134~0_combout ),
	.datac(\u1|nios|cpu|E_control_rd_data[2]~3_combout ),
	.datad(\u1|nios|cpu|Equal132~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[2]~4 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|E_control_rd_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \u1|nios|cpu|W_control_rd_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[2]~4 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[2]~4_combout  = (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_control_rd_data [2]))) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_alu_result [2]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_control_rd_data [2]),
	.datad(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .lut_mask = 16'hF0AA;
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cyclone10lp_lcell_comb \u1|debug|av_readdata[2]~2 (
// Equation(s):
// \u1|debug|av_readdata[2]~2_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2])

	.dataa(\u1|debug|read_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[2]~2 .lut_mask = 16'hAA00;
defparam \u1|debug|av_readdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N11
dffeas \u1|esc_spi|spi_slave_select_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \u1|esc_spi|spi_slave_select_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~4 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~4_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [2])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [2])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .lut_mask = 16'hF5A0;
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[1]~0 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[1]~0_combout  = \u1|nios|cpu|W_alu_result [3] $ (((\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1]~0 .lut_mask = 16'h3FC0;
defparam \u1|esc_spi|data_to_cpu[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~5 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~5_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|p1_data_to_cpu[2]~4_combout  & (\u1|nios|cpu|W_alu_result [4]))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [2]))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datad(\u1|esc_spi|rx_holding_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .lut_mask = 16'h8F80;
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \u1|esc_spi|data_to_cpu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [2] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [2] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h10000000000000000000000000000000000000000000000000000000000000000000102008087E30336484D334D9D37674DBDBEDBEFF5B38DD0E840000001B6DB681399FB76086C50B105C95C3986E43224605A71D87EAEFFFEBE7FFFF7F1FFB26B7BEF5A2B6E43E563F9FCFFB39D8BC106641991FE61D7E91CF43FE7BBFDD6F776FFD7F7F99F374708AF0FC1E67CEDBFF939FB57EFFEC1877059CFBF0B7B0C9FAA92D896BFB10B5FD632D7E9B185AFD57D7059566B3BBCFFFFFEFFBFCFEEF5C2B9875730ED7377CFFFB3BCFFEFBFFBC5E06FDC45187768BC052917BB152DF9E7F73DF3BBDABD8EEAF6B5D0FEDF7FF7F65CEBFECF7BFA47F7EBAFFFD3AFFF334;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h7C7F3DD01387F674BB5B17DFF7FFBBB94F60FA2F8B3BB9AA95D9FDFEFBAFCD7FF7FFFF7DBCD777FFFFD3ADEBDDD7EFFFDFD06FB75DF57DB8EB9945992CB53BFF5FBCFFF5FE67B7BFF3F3FCFFFFAEDFD9AFFFFFFFBF96B79579210D5DD823BD5BAD7EEAEBEEEFAF776FAAF9FF6FA80F3CDDDB5DF76F9BFBBF8781F2F7773FD60FEFFEF0BEBFB7FFEC7B7DBBE5306D777544EF56EB5FBABADDDDBEAAABFFB50C53F6EC5A8C3A0DC17F8B3AFFFDDADEFFEFF1979BC2F7EDDB6DB6DB6B6ED5A35EEAFF39E764DD57E7FBADCFD7DC8FEFE0357EF7FFAB205FFDFE031FEC77B81D69A7EDEFEF64D5462A7FDFA4AA27EE2EB76DF4DF63ADB73DB7F8ED8FF47FFD76678A;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'hF9FEC06EB31F9EF9FFAEAF7FC797EFB4E7A1E3F29E4BBDFA6F6FEBDFFFC9FEFDDA99E6FD8357FCA8F51C7DFCFF9FBDAEF9741E89760E35FEF9FFFFFFC7D3899E695CE573DB875934E95ACFB1CE7FE737FFFFACC9DFBADDDCFE924F55D5F3DADFD5D57AD7DDEAE7D56EACFE2F9BEDF76DAA7F6BEBF9CFAEBCCFADFEA7EEBFF96AA2FB44FF7AAABDD1FEBBEC47FFFDFFBDAD7F5F6841DE6E3FD8FB8FEE32AFBDF38DD5FDE6799CD89FFCFF6F79CF4F7799D755BB3DFB8F5D157AF5DAADAEDEDFFFDFFF9FFFAABD54D87FFFB7BFBF5F9F97FFFFFF59E6FFF8DBFF8CDF63FD7FFDEF84F7FFFBBF67FFAB6A7E3FEBAFDEBFFFEFFFFFD56EF7DFEFFE01BFAD76FFCBBE;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h5F7BF8ADFFEFFB9AA777B329A521BC7C7FF9FFFCFDB9AE772B5E1FBB9B5E1EDDF586EFA7DC05F3E56F77CAEF777B74FDDB3BBB677E3CB77D26A873EFEEDD2DBFECF18BCDECFE77E3DFFCF69FBA73BE7B79FEAF5463C2F6AD8DBEF6C7E629A22F7B5EF2B767FFCCF9FEBBFAE386F53B579BB1BBFF773FFBF9E7EBBA6A9FE61478D9FCE7FFDF4FF30C6317FD5DDDAFDFC7FCFDC85FB7FF555E6EFBFDFF6DFFFFFFFFFFDBF7FC7ABECFFCDFF2D9FFFFE1FFA371B7FDF11373FBBFFBBC1B9E4BAB5FB596D972DACB67DF1D7FF4AE53FFE3FFC7C7D7FF595D8FFFE3FFDC66AED0B5DA16B6439DF730688DF303FFE75DA1FFC000C7CFFF0AE7995BBFFFDFBDDFFDFF03;
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000046044000200E8402040380403006000384040C0700E070100381C0201C0;
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'h00CA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \u1|nios|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[2]~5 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[2]~5_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_rf_wr_data[2]~4_combout  & (!\u1|nios|cpu|R_ctrl_br_cmp~q )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_rf_wr_data[2]~4_combout ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[2]~5 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[29]~5 (
// Equation(s):
// \u1|nios|cpu|d_writedata[29]~5_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \u1|nios|cpu|d_writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004048280000000C000000000000000001000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y12_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000004007FC0CF81F87E10000DDBFBF803BBAE056B77878000000000000C1CDEEFDDE7FF3F7A83F7EB7E7BDFD9DEBA87860040090011F0C1EDF314076F8084004E9300180006E371B84410403041010402001E28000003C09840820A0000000238006088BA7A500C0109800000000000E80000000000002020008000601179C742F1CA9930E8A85C4D054C90B58000000000001300006B9360D621000000000000000002300000404010000000000400000000000000003E140002000800200000000000910C000601204005408084005800013000041004004040000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h80804934410024044926400020000004002BF820100000ADC2FB0105892010800808100000280A108000510000000200280001508842A1001BD014100014D2008042000550601900340052410000829B60000AA0D001607F05EBF02FD070F550FFBF7F3C000141DDD7EE280EC9D0404908880E6C28013099381CC0622204080830015E0040080A1162C7C08C7392C49A2F3DFF0F454A8261551EEB00C080000007F4489BB57382901130000609290010C29712F800120C18C181C0300EDAB415A088200C06F01888023C02083B890025005800401F800210022004014468700401100020040001E0200000090030266017E1032B084048000000000000380000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h4200000000002000000800693068000004001C08200000005000021100120000E00004117000010300000000001529000080000108000200000000002EA87547460004540000010000000000000000000000080000000000000001605004080A005000C220000000800000D02000201100800000000000000000000802800000000000000000005100018000018C008400006000200204300000000000000000018000000080C820000005000501000003810000000000000010000000000000000000000000000342004020000884280000000009000200000000420000000000800000000000000A00003CF07200401000001E381A8003020281001BA59EE0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h5F90302F9FEC011A80009380848280000000000000010001B37E0000D37E0000998004C80C1804000048000048078002000440008020402208018400278AC0001002A910000000102000010800000184860000000000000E00400700000000000000000000008014050200800221000000004000000000000014000020000000000301041010000840000020001020000000101008005000000400000044000000002081008040900161A5A2D060D58840000802002F80204000001C000000004180E00020C08020016006C004007C000C8016001D041000BC0000014162405848001C0694010300401400200086002AAB020000810881804000213148000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 .lut_mask = 16'h0D08;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a93 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~54_combout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 .lut_mask = 16'hFAAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~52 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~52_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[29]~51_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[29]~51_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~52 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \u1|nios|cpu|D_iw[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[29]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[8]~10 (
// Equation(s):
// \u1|nios|cpu|E_src1[8]~10_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8]~10 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_src1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \u1|nios|cpu|E_src1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[8]~10_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \u1|nios|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[8]~12_combout ),
	.asdata(\u1|nios|cpu|E_src1 [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[9]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[9]~11_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [10])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [8])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [10]),
	.datab(\u1|nios|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~11 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \u1|nios|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[9]~11_combout ),
	.asdata(\u1|nios|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[10]~10 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[10]~10_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [11]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [9]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [9]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~10 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \u1|nios|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[10]~10_combout ),
	.asdata(\u1|nios|cpu|E_src1 [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[11]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[11]~9_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [12]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [10]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [10]),
	.datab(\u1|nios|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~9 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \u1|nios|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[11]~9_combout ),
	.asdata(\u1|nios|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[12]~8 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[12]~8_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [13])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [11])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [13]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~8 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \u1|nios|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[12]~8_combout ),
	.asdata(\u1|nios|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[13]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[13]~7_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [12])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [14]),
	.datab(\u1|nios|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~7 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N31
dffeas \u1|nios|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[13]~7_combout ),
	.asdata(\u1|nios|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[14]~6 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[14]~6_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [15]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [13]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [13]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~6 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \u1|nios|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[14]~6_combout ),
	.asdata(\u1|nios|cpu|E_src1 [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[15]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[15]~5_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [16])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [14])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~5 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N7
dffeas \u1|nios|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.asdata(\u1|nios|cpu|E_src1 [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[16]~4 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[16]~4_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [17])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [15])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~4 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N5
dffeas \u1|nios|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[16]~4_combout ),
	.asdata(\u1|nios|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[17]~3 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[17]~3_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N3
dffeas \u1|nios|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[17]~3_combout ),
	.asdata(\u1|nios|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[18]~2 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[18]~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [19])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [17])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N9
dffeas \u1|nios|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[18]~2_combout ),
	.asdata(\u1|nios|cpu|E_src1 [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \u1|nios|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.asdata(\u1|nios|cpu|E_src1 [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [21]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [19]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \u1|nios|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.asdata(\u1|nios|cpu|E_src1 [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [22])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \u1|nios|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\u1|nios|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [23]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [21]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \u1|nios|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.asdata(\u1|nios|cpu|E_src1 [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [24])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [22])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [24]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N13
dffeas \u1|nios|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.asdata(\u1|nios|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [25])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [23])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N27
dffeas \u1|nios|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.asdata(\u1|nios|cpu|E_src1 [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [24]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [24]),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N1
dffeas \u1|nios|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\u1|nios|cpu|E_src1 [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N15
dffeas \u1|nios|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\u1|nios|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [28]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [26]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N21
dffeas \u1|nios|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\u1|nios|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N11
dffeas \u1|nios|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.asdata(\u1|nios|cpu|E_src1 [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [30])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [28])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N17
dffeas \u1|nios|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.asdata(\u1|nios|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [31]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \u1|nios|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.asdata(\u1|nios|cpu|E_src1 [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [30]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \u1|nios|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.asdata(\u1|nios|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~1_combout  = (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~7_combout ) # ((\u1|nios|cpu|Equal62~4_combout )))) # (!\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.datac(\u1|nios|cpu|Equal62~4_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hFACC;
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~2_combout  = (\u1|nios|cpu|D_ctrl_shift_logical~1_combout  & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_iw [15]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \u1|nios|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout  = (\u1|nios|cpu|Equal62~7_combout  & (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal62~7_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N15
dffeas \u1|nios|cpu|R_ctrl_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_fill_bit~0_combout  = (!\u1|nios|cpu|R_ctrl_shift_logical~q  & ((\u1|nios|cpu|R_ctrl_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [0]))) # (!\u1|nios|cpu|R_ctrl_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31]))))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.datac(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.datad(\u1|nios|cpu|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N17
dffeas \u1|nios|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.asdata(\u1|nios|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [0]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [0]),
	.datab(\u1|nios|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \u1|nios|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [3])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [3]),
	.datab(\u1|nios|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \u1|nios|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.asdata(\u1|nios|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \u1|nios|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\u1|nios|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[4]~0_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [3])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \u1|nios|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\u1|nios|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[5]~1 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[5]~1_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [6])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [4])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [6]),
	.datab(\u1|nios|cpu|E_shift_rot_result [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~1 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \u1|nios|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.asdata(\u1|nios|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[6]~14 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[6]~14_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [7]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~14 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \u1|nios|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[6]~14_combout ),
	.asdata(\u1|nios|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[7]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[7]~13_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [8]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [6]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [6]),
	.datab(\u1|nios|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~13 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \u1|nios|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[7]~13_combout ),
	.asdata(\u1|nios|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \u1|nios|cpu|W_alu_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[7]~11_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [5]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [7])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h6008000000000000000000000000000000000000000000000000000000000000000000000F007806BF07FE1B86E1F87FFFFBFB803FFF607BDF78A8000000000001C17FBFF7F3AEEDFFB07D9F5BBBFFFFFF7F4501008CA980208281050040084100850A08308280400180402000820C001880020840581100001400000000000000008600016110301010042201000000200101000000430002A0C002081028400800188488410C0420209112010602250008020080400800D0B1600080802020040400808008010016284000080040300C01214880A011018089014254044C0E0012040408042C1226448018800A08809020801C880680000108028348005001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h41409110291241152056830A098003058000162300C087002D0B6242C000200001804082054000284234801A0024100180000004000001112210448004082200200000051060200000101841111240008A5515510482641128011824C4E120015800900048888A206D6208081005000011100C247A8020910080C0444408050A80009040028084240910122000C493019C4800560024000881B588410082802008001000521380161312000C18000008469302C1008014494482C050841091D20001024090220031058106DA8008C00520A000020000008C000004010141458B0D400130DCA4982000232041049582151080F0150001000004C0096020761781;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h381A04090480010038C42006080006C432C3A205C0212004A024242004680023D885F47D012812180A494AFE83A042280402A4485002004BFC09D8A00110880A288C0CC8000F075244140291C5C1206000A3A4400340A44E640901012408084A012480420000080014040000084851208424A804693010B4B015004009050CA22122D206100009208010A10001A028D6001832E884830392A95581571851685280820B724A310E400142C5E9458589C80281DC0E15C39EC06019A042051E5FEE9FEF3FEE403224D08304885D4430D440C001555000AA80504528009840280B482B10015204140756D0040092489004850001000242221C0C501041100D524224;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h0003000000215088800300048005A06000000C0418889224411A0082211A0C930084980004020035CFC06BAFC00500002000040004490100845008364AF006240080E22280020808000102C84050000000100423A00C210D8C8046C1E0451D0528020800800943A84A102020585004C80411812000000C28080041450012209240601020600009142900C04000000201004400203040A4C0100800021432D45551128010060080800000009000000002802011540445202001000138207040840780C10002C0000006038C0F2800800C03526038685E2001C0062238870190E0320000651500A0355008000F3C80000000181001083002480000204240020000;
// synopsys translate_on

// Location: M9K_X40_Y5_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E101000000000602080280E0300A030388041C030100741901014000080;
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 .lut_mask = 16'h3210;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~41 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~41_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[6]~40_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ))))

	.dataa(\u1|nios|cpu|F_iw[6]~40_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~41 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \u1|nios|cpu|D_iw[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal136~1 (
// Equation(s):
// \u1|nios|cpu|Equal136~1_combout  = (\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal136~0_combout  & (!\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|Equal136~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal136~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal136~1 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \u1|nios|cpu|W_ienable_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~5 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~5_combout  = (\u1|nios|cpu|Equal135~0_combout  & (((\u1|nios|cpu|W_ienable_reg [1])))) # (!\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|W_ipending_reg [1] & (\u1|nios|cpu|Equal136~1_combout )))

	.dataa(\u1|nios|cpu|W_ipending_reg [1]),
	.datab(\u1|nios|cpu|Equal136~1_combout ),
	.datac(\u1|nios|cpu|W_ienable_reg [1]),
	.datad(\u1|nios|cpu|Equal135~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~6 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~6_combout  = (!\u1|nios|cpu|Equal133~0_combout  & (\u1|nios|cpu|E_control_rd_data[1]~5_combout  & (!\u1|nios|cpu|Equal134~0_combout  & !\u1|nios|cpu|Equal132~0_combout )))

	.dataa(\u1|nios|cpu|Equal133~0_combout ),
	.datab(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.datac(\u1|nios|cpu|Equal134~0_combout ),
	.datad(\u1|nios|cpu|Equal132~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~6 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|E_control_rd_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \u1|nios|cpu|W_control_rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~8 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~8_combout  = (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_control_rd_data [1])) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_alu_result [1])))

	.dataa(\u1|nios|cpu|W_control_rd_data [1]),
	.datab(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~8 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_rf_wr_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [1] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~15_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [15]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~15 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout  = \u1|nios|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \u1|esc_spi|spi_slave_select_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~16 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~16_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [1]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [1]))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~16 .lut_mask = 16'hE2E2;
defparam \u1|esc_spi|p1_data_to_cpu[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~17 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~17_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|p1_data_to_cpu[1]~16_combout )))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|rx_holding_reg [1]))

	.dataa(\u1|esc_spi|rx_holding_reg [1]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[1]~16_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~17 .lut_mask = 16'hCA0A;
defparam \u1|esc_spi|p1_data_to_cpu[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \u1|esc_spi|data_to_cpu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[1]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cyclone10lp_lcell_comb \u1|debug|av_readdata[1]~5 (
// Equation(s):
// \u1|debug|av_readdata[1]~5_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\u1|debug|read_0~q  & ((\u1|debug|ien_AE~q )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\u1|debug|ien_AE~q ),
	.datac(\u1|debug|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[1]~5 .lut_mask = 16'hACAC;
defparam \u1|debug|av_readdata[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~16_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~16 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~15_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~16_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~15_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout  = (\u1|nios|cpu|av_ld_rshift8~0_combout  & ((\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data [1]))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout )))) # (!\u1|nios|cpu|av_ld_rshift8~0_combout  & (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ))

	.dataa(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~17_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [1]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 .lut_mask = 16'hE4CC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \u1|nios|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~9 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~9_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_rf_wr_data[1]~8_combout  & (!\u1|nios|cpu|R_ctrl_br_cmp~q )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_rf_wr_data[1]~8_combout ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~9 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[17]~15 (
// Equation(s):
// \u1|nios|cpu|E_st_data[17]~15_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[17]~15 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_st_data[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N23
dffeas \u1|nios|cpu|d_writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\u1|nios|cpu|d_writedata [17] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [17]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [6])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0011;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .lut_mask = 16'h0202;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .lut_mask = 16'hE5E0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .lut_mask = 16'hC1C1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~12_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~13_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hAAFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .lut_mask = 16'hFC0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hBBC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20 .lut_mask = 16'h0C08;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .lut_mask = 16'hEC64;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~22_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 .lut_mask = 16'hEE30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hEA4A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hCCE2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hCFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hFA0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hBC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hF0CA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .lut_mask = 16'hF588;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .lut_mask = 16'hF3E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\u1|nios|cpu|d_writedata [4] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [4]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hBA98;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hEA4A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .lut_mask = 16'h0A0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 .lut_mask = 16'hAAFA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hF0B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [11])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~21 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~21_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~21 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~22 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~22_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[26]~21_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ))))

	.dataa(\u1|nios|cpu|F_iw[26]~21_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~22 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \u1|nios|cpu|D_iw[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[26]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[10]~0 (
// Equation(s):
// \u1|nios|cpu|E_st_data[10]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[10]~0 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \u1|nios|cpu|d_writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [10])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .lut_mask = 16'hF0FC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~49 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~49_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~49 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~50 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~50_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[28]~49_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[28]~49_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~50 .lut_mask = 16'hE0C0;
defparam \u1|nios|cpu|F_iw[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \u1|nios|cpu|D_iw[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[28]~50_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[1]~32 (
// Equation(s):
// \u1|nios|cpu|R_src1[1]~32_combout  = (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & (!\u1|nios|cpu|R_src1~31_combout  & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[1]~32 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|R_src1[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \u1|nios|cpu|E_src1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[1]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[1]~3_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((\u1|nios|cpu|Add1~7_combout  & !\u1|nios|cpu|Add1~9_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|nios|cpu|Add1~9_combout )) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~7_combout ),
	.datad(\u1|nios|cpu|Add1~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .lut_mask = 16'h99FD;
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \u1|nios|cpu|d_byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|d_byteenable [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hECEC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .lut_mask = 16'hCCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~17 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~17_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~18 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~18_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[24]~17_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ))))

	.dataa(\u1|nios|cpu|F_iw[24]~17_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~18 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \u1|nios|cpu|D_iw[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[24]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[16]~5 (
// Equation(s):
// \u1|nios|cpu|E_st_data[16]~5_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[16]~5 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \u1|nios|cpu|d_writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\u1|nios|cpu|d_writedata [16] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [16]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y11_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h04010000000000000000000000000000000000000000000000000000000000000000183FE0717FE95CC5570C4306DC89122F2F1B2AB026409679F200000024C30941854A5C89799A64282A7E67449998C5D8502783D77C10CEB0F08C4088C111C154884E34C8560FB94620190B8632C80BE76F95C09DE501FEB43C1044512694C8910AA6027664E3CA6C0D03E09B73B6C578E242012092E38CDB6200FBA06B963331C32A3C06515E03D547816EA8AF02A028F86A190C643017C30100431000A3D4678A8CF128CC83149C88360205AAC98D7441A2260C4031AE245BF71BF3656B00CCA2022A208349204040C00473FF2A3758801B975CFB0015447F008D380CF8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h888F40824724021862316FF5775FFFE23BC1802EFE44852443C3ECE376FFD3000D57E56862685C677508D296224181FB43A82EA8421F4192329CE475630080042C40228018082030004C080800E1110081AAAAAAA8422495540140829018B2A08C40008A4C88840006260050C014E0DFDD55FBCC82DE1EC53B5E410644960D36A0010E0140105102840D0F50020A0A4242AD54A31000221000189E3E0080A38C112C430687CA54C6624A000A15A20014848F42380800EE9EE9F5FEBD6C041EEA466CB4361814002205A0C401456D83853F8000C29F800558380013004A808A147AC011A8A21D4100401845187B43000A790000021501500F01700B880F7D802E;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h3C1033904840C00E0079308020903C529C473C1443FECA5FC29A1DCABB9401D5F4E00D7F6CA0064414F3FD007C0A94D9DB0D51B6DF5C4C7E01F4265A9120824AB121F3282056A0C211C900481100D8F7FFFF53DD0486789BDA9A409987B82501B987B52A5315B03F0150152B5592BAC6D55B680ACDF02F66E02DFDE00C2AA0F991B43202E5566188876DF23000E1576BAC6414568175914D1DA9AAA6B29A379AD25351DB6E711640067456CD78B0F67DF800E42221A880091008500908200000000000000C1802978103807A0480F0D1FFFFAAA636556506AAD339461FD5B58F508882A95283F8570014AB6BAF19EBEAC000503493C7701048EE3C5384427339;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'hA7560750002284E40000DDD27BDB4484E00030DDF1F36EC4419829E221983055D90AAE80207A18421810841811281814000480009AA20C8CA0007030279046437B8396990052210680022AA20101018C886BB95DC8698B6F6B00A7B513024C1A2AADCC489076FE0CA724C13FAB9F842AC14607E98041F0A04F289493C008176D0184284286E0040B54140FC2A053C5FA9BC66BCB90FE0203F6C0E0FF85CD28AAA28D0094AD04C6812EC001CB04060255184C26A80BA8803A0E7066D85184842089DAC64B44ED1255E0E083CC8000FC00FD2C0E0187944001FC0045D2090A0350406DF60271495DC29490001AB69E0055542378886DC0C4348000213028020100;
// synopsys translate_on

// Location: M9K_X58_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004DB1C000800004000000000000008022000001004010040000401004010;
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 .lut_mask = 16'h5410;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[16]~27 (
// Equation(s):
// \u1|nios|cpu|F_iw[16]~27_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[16]~26_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[16]~27 .lut_mask = 16'hFFD5;
defparam \u1|nios|cpu|F_iw[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \u1|nios|cpu|D_iw[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[16]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~12 (
// Equation(s):
// \u1|nios|cpu|Equal62~12_combout  = (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~12 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~13 (
// Equation(s):
// \u1|nios|cpu|Equal62~13_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~13 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~3_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~13_combout ) # ((\u1|nios|cpu|Equal62~12_combout  & !\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|Equal62~12_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .lut_mask = 16'h3302;
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~4_combout  = (\u1|nios|cpu|D_ctrl_retaddr~3_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\u1|nios|cpu|Equal62~8_combout ) # (\u1|nios|cpu|Equal62~14_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hBBBA;
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~5_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  & ((!\u1|nios|cpu|Equal0~7_combout ) # (!\u1|nios|cpu|D_ctrl_retaddr~4_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h4C4C;
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~6_combout  = (\u1|nios|cpu|Equal0~12_combout  & (!\u1|nios|cpu|D_iw [4])) # (!\u1|nios|cpu|Equal0~12_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|Equal0~9_combout ))))

	.dataa(\u1|nios|cpu|Equal0~12_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~9_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .lut_mask = 16'h7632;
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~7_combout  = (\u1|nios|cpu|Equal0~16_combout  & (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_ctrl_retaddr~6_combout ) # (!\u1|nios|cpu|D_iw [4])))) # (!\u1|nios|cpu|Equal0~16_combout  & (\u1|nios|cpu|D_ctrl_retaddr~6_combout  & 
// ((\u1|nios|cpu|D_iw [5]) # (\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|Equal0~16_combout ),
	.datab(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .lut_mask = 16'hC4E0;
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~8_combout  = ((\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_ctrl_retaddr~7_combout )) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_retaddr~7_combout ) # (\u1|nios|cpu|Equal0~2_combout )))) # 
// (!\u1|nios|cpu|D_ctrl_retaddr~5_combout )

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .lut_mask = 16'h7F7B;
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N25
dffeas \u1|nios|cpu|R_ctrl_retaddr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \u1|nios|cpu|R_ctrl_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~31 (
// Equation(s):
// \u1|nios|cpu|R_src1~31_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|R_ctrl_br~q ) # ((\u1|nios|cpu|R_ctrl_retaddr~q  & \u1|nios|cpu|R_valid~q )))) # (!\u1|nios|cpu|E_valid_from_R~q  & (\u1|nios|cpu|R_ctrl_retaddr~q  & 
// (\u1|nios|cpu|R_valid~q )))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.datac(\u1|nios|cpu|R_valid~q ),
	.datad(\u1|nios|cpu|R_ctrl_br~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~31 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|R_src1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[0]~33 (
// Equation(s):
// \u1|nios|cpu|R_src1[0]~33_combout  = (!\u1|nios|cpu|R_src1~31_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_src1~31_combout ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[0]~33 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|R_src1[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N19
dffeas \u1|nios|cpu|E_src1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[0]~0_combout  = (\u1|nios|cpu|D_ctrl_mem8~1_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((!\u1|nios|cpu|Add1~7_combout  & !\u1|nios|cpu|Add1~9_combout )))) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|nios|cpu|Add1~9_combout )) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~7_combout ),
	.datad(\u1|nios|cpu|Add1~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'h99DF;
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \u1|nios|cpu|d_byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|d_byteenable [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hECEC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~15 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~15_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~15 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~16 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~16_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[23]~15_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ))))

	.dataa(\u1|nios|cpu|F_iw[23]~15_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~16 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \u1|nios|cpu|D_iw[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[23]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[27]~3 (
// Equation(s):
// \u1|nios|cpu|d_writedata[27]~3_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27]~3 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \u1|nios|cpu|d_writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [27])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y7_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000007C000006000010600080201A03245A020000024E0201D10100000000000008009C0DD9034B020882E25644634099C25A8183C44688680078BE16C0676EE9E3870C00D7009B0560402014C78043B051094423DA34EFE24302BF9A400C398080E113FF68CCA3C1701F04458F6010000401810FE2400C8000811FF420F9285E006A05CF618BC3B0C0B9E84805E1D094FC70194663311EF2A3B07F46B09DF1C238874710E87123EE9532F0107C30021A8684802068003150503016782C9DB06FF02208C18842A002420010FEF80000068847FE160C1E273EC01006C3FC0000B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h03001119895041082C428B00000000004403B6640000016082B1E00BC10009FFF008181108DE021088C3BC0BC9926C042B000058E840A058F9416C00000111FB5800100851001844178026F80031629B48004000111B0106034272202114055005152A084442C855409925EDAE2A4F48088A080F0D8120B42015489DDDC316175FFE35FFFF38041900927009015004C0A1C0A9C000000038000043C512450E59415184BB4921500B9B8EFFF91409FFE4000290F6F77F80000000000002DAB3D7BC96581B7EE1AF40D5B20007F108C104005FFF6E055FFE1C103FE07E3DEFC1362A3FF4408400233FFE084133C11C0604273D080BF178BFF0110FE08FD8381610;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'hA3E78800009EBEF00908AF0407AFE98144085BF03C0000B01C0140006013FF00E38582000107ED01E00000A28200000680F00001C0003780C40E36002B10954576628007C220040800202881107E87000000000018B80E8003006E00284792E000280003E0000600E002E4D020300410208403E0000F80000F80203FC1404800000200F80003182E7C000007FF1201080010E080200002304000000000000000018000000080303FF80002000202000005D400000000000AE02780000540000000000000057007073CF97620226D8BAE000000006900021000000E02000A403860833404015404000F4310B4D07001401FFE04043C1A4203924B00041AE54012;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h06103809A8140B10B444FB29252100001FF983800988801E0076018F00760008198040CFCC01F794623F28E03E4EE2E7D8B1FB163020701A08A887491880399214C81A00128146043FFCC094440A3FF57F8202000300660E007E070608080080D40800C007C800380F000020007439961B047826F446031580F730003F480000181FC4D18C1FA7800003383D05C638140018D000FF00041E0007050080400000024D3B2288F83C1E5B26052A1188240064D26803F0A3EBD0710A4C17800C2C63F106B800F883E4602038421517FE4BF39160038884A01FFC8BF9D8074400D0801A09919D014103451017FFD01005FFEAABC50082801F2103FFFFFF385FFDFF06;
// synopsys translate_on

// Location: M9K_X58_Y10_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040480100000006000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 .lut_mask = 16'h0C0A;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a91 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~50_combout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a91 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 .lut_mask = 16'hFAAA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~47 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~47_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~47 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~48 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~48_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[27]~47_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ))))

	.dataa(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.datad(\u1|nios|cpu|F_iw[27]~47_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~48 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \u1|nios|cpu|D_iw[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[27]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[7]~11 (
// Equation(s):
// \u1|nios|cpu|E_src1[7]~11_combout  = (\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|D_iw [11])))

	.dataa(\u1|nios|cpu|R_src1~30_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7]~11 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \u1|nios|cpu|E_src1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[7]~11_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[5]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[5]~18_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~35_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~18 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \u1|nios|cpu|F_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[6]~17 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[6]~17_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~37_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[6]~12_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|Add1~37_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~17 .lut_mask = 16'h00E2;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \u1|nios|cpu|F_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [44] = (\u1|nios|cpu|F_pc [6] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [6] & 
// (((\u1|nios|cpu|W_alu_result [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u1|nios|cpu|F_pc [6]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hF0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hCE0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hE2E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h54F4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .lut_mask = 16'h0011;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hF2C2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hA8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [5])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|F_pc [5])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~13 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~13_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~13 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~14 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~14_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[22]~13_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ))))

	.dataa(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[22]~13_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~14 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|F_iw[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \u1|nios|cpu|D_iw[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[22]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[7]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[7]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \u1|nios|cpu|d_writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h701C0000000000000000000000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000000000000000000000000000000000000000000000000000412140A6284100808004000200010044080170828440011188C432020C800882420100501100090400080000000000008600014100200002041205000000200101000000430402A0C0020C102C6008C8000008000004000001000000020000000000000000008481400000040000000000000000000002880028800440026D88935D10F2204DB149014B9C6AC62F001A95928E8144C660640A00804A28801000801C840088000101060348080000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h5054904081004156A802032809006A15A00160300002D102100922924011410005006088054000205234805A0021101022808244A808915122104600440022002026852450712401801B1941143A64A68A55555508822E110A010E74E16526614A08040148888A4207324C005094000011100C247A8020910080C04444084D0A80001060028222A5699612A80071D381AD49985282010009081CCA4080D080000504C800020AA2171392000C18000001549302C180801459458AD1528D50B08280010248B8A200610180164A8B18800520A00006400000080000048100114142884001328C0498200144B001000582949602E015000300044490082022748031;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'hB812DD2986034100A8A5300C0000008422802200C00802002130A02084000081D1A5867D898012980A082CEA83204200240228405268802CD40999AA0106C93A22181C4824862341556528C408A0000DAAD71760C440E143080811138428291B1384A14A0815482A1442A80101099A44C114B8048BB01485A01745401C1428B26136530660142B808054A82801E080C60232B840A0AB43193925809610126A96A882131AEA310E4000CCC58B5595C1EB12A1DE0F6583DC0660598050541E7FEE9FEE3FEE03302C90830086DD2E30F6516596555504AAA519102A80614A285399045005574696B4164C2517165B3910952000280A434E4404490017800D424771;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h20808212802400AD500400428241E86C24004C0416D4D284C118D2926198C89120308900118200144EC028ACC12502B819920332451901C0C111403D52D0172C0088820412E377904000138904C38002000050A8A018281D5A004E9F38D344D128A20008080062A94A94252038128460C401812008800060380045D200001E800060002040800015A008C040020000011244202060482CC09080200A1732D4555132845846008180000000800000000002A1510400012020000002780C0040040391C45201C81A880003C00F2000C00C01120039705E0001C006008833C4907C92000244110200A41020000E3C80000000009055080002080000004200000001;
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000002000000000806010000041C0300C06419040080701C0;
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 .lut_mask = 16'h00CA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a71 ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~36_combout ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a71 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37 .lut_mask = 16'hEECC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~38 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~38_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~38 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~39 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~39_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[7]~38_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[7]~38_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~39 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N31
dffeas \u1|nios|cpu|D_iw[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[7]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_src1[3]~15_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [7]))

	.dataa(\u1|nios|cpu|D_iw [7]),
	.datab(\u1|nios|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3]~15 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \u1|nios|cpu|E_src1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[3]~15_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[1]~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[1]~1_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~13_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|F_pc_plus_one[1]~2_combout 
// ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~1 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N11
dffeas \u1|nios|cpu|F_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[2]~4_combout  = (\u1|nios|cpu|F_pc [2] & (\u1|nios|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u1|nios|cpu|F_pc [2] & (!\u1|nios|cpu|F_pc_plus_one[1]~3  & VCC))
// \u1|nios|cpu|F_pc_plus_one[2]~5  = CARRY((\u1|nios|cpu|F_pc [2] & !\u1|nios|cpu|F_pc_plus_one[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[2]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[2]~0_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~15_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|F_pc_plus_one[2]~4_combout 
// ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.datad(\u1|nios|cpu|Add1~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~0 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \u1|nios|cpu|F_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[4]~19 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[4]~19_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~33_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[4]~8_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.datad(\u1|nios|cpu|Add1~33_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~19 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N7
dffeas \u1|nios|cpu|F_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [42] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [6]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [4])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|F_pc [4])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [4]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a85  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a85 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~40_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41 .lut_mask = 16'hECEC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[21]~42 (
// Equation(s):
// \u1|nios|cpu|F_iw[21]~42_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[21]~42 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \u1|nios|cpu|D_iw[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[21]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[4]~3_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [26]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|D_dst_regnum[4]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [26]),
	.datad(\u1|nios|cpu|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[4]~3 .lut_mask = 16'hE2FF;
defparam \u1|nios|cpu|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N19
dffeas \u1|nios|cpu|R_dst_regnum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[4]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[4]~2_combout  = (\u1|nios|cpu|R_src2_lo[3]~0_combout  & ((\u1|nios|cpu|R_src2_lo~1_combout  & ((\u1|nios|cpu|D_iw [10]))) # (!\u1|nios|cpu|R_src2_lo~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.datad(\u1|nios|cpu|R_src2_lo~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[4]~2 .lut_mask = 16'hC0A0;
defparam \u1|nios|cpu|R_src2_lo[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \u1|nios|cpu|E_src2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[4]~0 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[4]~0_combout  = (\u1|nios|cpu|E_src2 [4] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [4]))))) # (!\u1|nios|cpu|E_src2 [4] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [4]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [4]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [4]),
	.datad(\u1|nios|cpu|E_src1 [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[4]~0 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[4]~14 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[4]~14_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[4]~0_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~15_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[4]~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4]~14 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \u1|nios|cpu|W_alu_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[4]~14_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [40] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [4]) # ((\u1|nios|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\u1|nios|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|F_pc [2]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .lut_mask = 16'hAAFA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~19 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~19_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~20 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~20_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[25]~19_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[25]~19_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~20 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \u1|nios|cpu|D_iw[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[25]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[3]~6_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [25])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [20])))) # (!\u1|nios|cpu|D_dst_regnum[4]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[4]~2_combout ),
	.datab(\u1|nios|cpu|D_iw [25]),
	.datac(\u1|nios|cpu|D_iw [20]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[3]~6 .lut_mask = 16'hDDF5;
defparam \u1|nios|cpu|D_dst_regnum[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \u1|nios|cpu|R_dst_regnum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[19]~13 (
// Equation(s):
// \u1|nios|cpu|E_st_data[19]~13_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[19]~13 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|E_st_data[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \u1|nios|cpu|d_writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042938000000000000080200000000000800001004000040100001004010;
// synopsys translate_on

// Location: M9K_X58_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000003F00007E188A20025194608DE40020A4809B820153042A4800000000000B008660080E51D2B420027037640D2C0801002701876C00CEB0F08C4000C1118014094620884400306620198B000088001A40610011C500962400104451269440000026004460614A0C0782E81352928518A002002002A180982000FBA02B102331910C2C021916035185812A8C8B02A000F068180C000003C3010042000003C063880C7100C000001088140201AA898C744182260C40318E2413F35341650A00044202282082012040400004000000275880038040F100049280100D02AAA0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h08084084033402206204CB15620000000049802CC001012440C7E0034028830000000140406850000100D0860209000002800000001001123234C441220000040C826288180022304004800EAA80110085008000A24226FFD0CFD002905AB2A28C41008A4CCC848896220050905060DCDDD95B4C829E1B87797E40066614043280000E0100155100000D2B40048A02424AAD54A31000221022188C6A0080230C112C4306826A46C6620A000A34000004008B42100800CA0CA0D16A2C44001EEA4628A4241814002201A0C500056D83053A8000021C0005583000000048000A146AC00128821C4000400841106A020008710000001501100B012000A00C38000C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h300002904000800E0810208400902800880400100010001B000000002B940000E0800C594000040014A2800000000001D001010258000C00000002000100800AB120E3200000008000C000001000C0800000400000860890929240A185000000018500025100A0140000040000023000804B600A08402A04402C28A00C2A806880A0000200020180842BE00000835729AC040402015400440888882222883510805181820840300000405608480032182800A000008000110000400808200000000000000810001700018032000080800000004020000002AA8008545155250E02180000100000026004006BAC10ABEAC000501492824000406C000184425338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h07000100003280800000000000830000000000DCA1A12E4E011801A70118007DD103EE800022104218108418100C0004000080001A82000820001020279044437892F293241200048000028040000080884AA0544000022E0100A700000000002800C0400064CC0C2700002282150002010003E0004000200020100080080001000408000440040004000D400043000030444B8090000022020000008400000000040091AD0086800C40008904040005080402A80280003800004418000484208192C00240C900550080834C00008000C52008000694400140004402090001500024C4027108490290000002148A0040000348082D40E0848000013028020100;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44 .lut_mask = 16'h00AC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~44_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45 .lut_mask = 16'hFFC0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[19]~44 (
// Equation(s):
// \u1|nios|cpu|F_iw[19]~44_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[19]~44 .lut_mask = 16'hECFF;
defparam \u1|nios|cpu|F_iw[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \u1|nios|cpu|D_iw[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[19]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~4 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~4_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [24]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [19]))) # (!\u1|nios|cpu|D_dst_regnum[4]~2_combout )

	.dataa(\u1|nios|cpu|D_iw [19]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [24]),
	.datad(\u1|nios|cpu|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~4 .lut_mask = 16'hE2FF;
defparam \u1|nios|cpu|D_dst_regnum[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \u1|nios|cpu|R_dst_regnum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[6]~17 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[6]~17_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [12]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[6]~17 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|R_src2_lo[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \u1|nios|cpu|E_src2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[6]~14 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[6]~14_combout  = (\u1|nios|cpu|E_src2 [6] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [6]))))) # (!\u1|nios|cpu|E_src2 [6] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [6]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [6]))))

	.dataa(\u1|nios|cpu|E_src2 [6]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[6]~14 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[6]~12 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[6]~12_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[6]~14_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~33_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[6]~14_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~33_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6]~12 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \u1|nios|cpu|W_alu_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[6]~12_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|nios|cpu|d_read~q  & !\u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~0 .lut_mask = 16'h0044;
defparam \u1|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~1_combout  = (!\u1|nios|cpu|W_alu_result [5] & (\u1|nios|cpu|W_alu_result [6] & (\u1|mm_interconnect_0|router|always1~0_combout  & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~1 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|src_channel[3]~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|src_channel[3]~0_combout  = (!\u1|mm_interconnect_0|router|always1~1_combout  & (!\u1|mm_interconnect_0|router|Equal4~0_combout  & (!\u1|mm_interconnect_0|router|Equal3~0_combout  & 
// !\u1|mm_interconnect_0|router|Equal2~3_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|src_channel[3]~0 .lut_mask = 16'h0001;
defparam \u1|mm_interconnect_0|router|src_channel[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal6~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal6~1_combout  = (\u1|nios|cpu|W_alu_result [6] & \u1|mm_interconnect_0|router|Equal2~2_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal6~1 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|router|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~2_combout  = (\u1|nios|cpu|W_alu_result [5] & !\u1|nios|cpu|W_alu_result [3])

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~2 .lut_mask = 16'h0A0A;
defparam \u1|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~3_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (\u1|nios|cpu|W_alu_result [6] & (\u1|mm_interconnect_0|router|always1~0_combout  & \u1|mm_interconnect_0|router|always1~2_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~3 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal6~0_combout  = (\u1|nios|cpu|W_alu_result [4] & !\u1|nios|cpu|W_alu_result [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal6~0 .lut_mask = 16'h00F0;
defparam \u1|mm_interconnect_0|router|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|src_channel[3]~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|src_channel[3]~1_combout  = (!\u1|mm_interconnect_0|router|always1~3_combout  & (((!\u1|mm_interconnect_0|router|Equal8~0_combout  & !\u1|mm_interconnect_0|router|Equal6~0_combout )) # 
// (!\u1|mm_interconnect_0|router|Equal6~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal6~1_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal8~0_combout ),
	.datac(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|src_channel[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|src_channel[3]~1 .lut_mask = 16'h0507;
defparam \u1|mm_interconnect_0|router|src_channel[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~2_combout  = ((\u1|nios|cpu|W_alu_result [12]) # ((!\u1|mm_interconnect_0|router|Equal1~0_combout ) # (!\u1|nios|cpu|W_alu_result [11]))) # (!\u1|mm_interconnect_0|router|Equal1~1_combout )

	.dataa(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\u1|nios|cpu|W_alu_result [12]),
	.datac(\u1|nios|cpu|W_alu_result [11]),
	.datad(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~2 .lut_mask = 16'hDFFF;
defparam \u1|mm_interconnect_0|router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & !\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h00C0;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\u1|mm_interconnect_0|router|src_channel[3]~0_combout  & (\u1|mm_interconnect_0|router|src_channel[3]~1_combout  & (\u1|mm_interconnect_0|router|Equal1~2_combout  & 
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.datab(\u1|mm_interconnect_0|router|src_channel[3]~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) # ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] & 
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0F00;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout  = \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ (((\u1|mm_interconnect_0|router|always1~1_combout  & 
// (\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout  & !\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hAA6A;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'hA200;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter 
// [1] $ (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0])))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0AA0;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~1_combout  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h50F8;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~1_combout  & !\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h0088;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout  & 
// !\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 16'h0808;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|router|Equal8~0_combout  & (\u1|debug|av_waitrequest~q  & 
// \u1|mm_interconnect_0|router|Equal6~1_combout )))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router|Equal8~0_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) # ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hFFF4;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & (\u1|nios|cpu|d_read~q  & 
// !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h00C0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hC0CC;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ) # ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u1|nios|cpu|d_read~q  & !\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 16'hAAEA;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~2 (
// Equation(s):
// \u1|esc_spi_cs|always0~2_combout  = (\u1|mm_interconnect_0|router|Equal2~2_combout  & (\u1|nios|cpu|W_alu_result [6] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal6~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~2 .lut_mask = 16'h8000;
defparam \u1|esc_spi_cs|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout  = (\u1|esc_spi_cs|always0~4_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter 
// [0] & !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|esc_spi_cs|always0~4_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] $ (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  & (\u1|esc_spi_cs|always0~4_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.datab(\u1|esc_spi_cs|always0~4_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ 
// (((\u1|esc_spi_cs|always0~4_combout  & \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout )))))

	.dataa(\u1|esc_spi_cs|always0~4_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h0708;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|esc_spi_cs|always0~2_combout  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|nios|cpu|d_read~q  & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|esc_spi_cs|always0~2_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]) # (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout )))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h7470;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~4 (
// Equation(s):
// \u1|esc_spi_cs|always0~4_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|router|Equal6~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|router|Equal6~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|router|Equal6~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~4 .lut_mask = 16'h4000;
defparam \u1|esc_spi_cs|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  = (\u1|esc_spi_cs|always0~4_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  $ (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]))))

	.dataa(\u1|esc_spi_cs|always0~4_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0208;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cyclone10lp_lcell_comb \u1|led|always0~0 (
// Equation(s):
// \u1|led|always0~0_combout  = (\u1|mm_interconnect_0|router|Equal4~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~0 .lut_mask = 16'h00C0;
defparam \u1|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|nios|cpu|d_read~q  & (\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|led|always0~0_combout )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  = (\u1|led|always0~0_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & 
// \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u1|led|always0~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hEAFA;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N9
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F8;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|router|Equal4~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'h0040;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\u1|mm_interconnect_0|router|Equal1~2_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'h0002;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # 
// ((\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & (\u1|mm_interconnect_0|router|always1~3_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8080;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ) # ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hEAFA;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F8;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = (\u1|mm_interconnect_0|router|always1~3_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 16'h00C0;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  & ((\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ) # 
// ((\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout )))) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout  & 
// (\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ((\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 16'hFFFE;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|cmd_demux|WideOr0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ) # ((\u1|nios|cpu|d_read~q  & 
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .lut_mask = 16'hA8A0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N31
dffeas \u1|mm_interconnect_0|nios_data_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .lut_mask = 16'h0F00;
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|debug|av_waitrequest~q  & (\u1|mm_interconnect_0|router|Equal8~1_combout  & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|debug|av_waitrequest~q ),
	.datac(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & (\u1|debug|av_waitrequest~q  & \u1|mm_interconnect_0|router|Equal8~1_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) # ((!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF3D0;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h7470;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h5050;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~0 (
// Equation(s):
// \u1|debug|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u1|mm_interconnect_0|router|Equal8~1_combout  & (!\u1|debug|av_waitrequest~q  & 
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout )))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~0 .lut_mask = 16'h0800;
defparam \u1|debug|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \u1|debug|av_waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_waitrequest~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|av_waitrequest .is_wysiwyg = "true";
defparam \u1|debug|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \u1|debug|fifo_rd~1 (
// Equation(s):
// \u1|debug|fifo_rd~1_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~1 .lut_mask = 16'h000C;
defparam \u1|debug|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \u1|debug|fifo_rd~2 (
// Equation(s):
// \u1|debug|fifo_rd~2_combout  = (!\u1|debug|av_waitrequest~q  & (\u1|debug|fifo_rd~1_combout  & (\u1|mm_interconnect_0|router|Equal8~1_combout  & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )))

	.dataa(\u1|debug|av_waitrequest~q ),
	.datab(\u1|debug|fifo_rd~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal8~1_combout ),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~2 .lut_mask = 16'h4000;
defparam \u1|debug|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFEFF;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\u1|debug|wr_rfifo~combout )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\u1|debug|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hF3F0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\u1|debug|fifo_rd~2_combout ))))

	.dataa(\u1|debug|fifo_rd~2_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFD0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N1
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|fifo_rd~0_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\u1|debug|fifo_rd~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cyclone10lp_lcell_comb \u1|debug|Add0~0 (
// Equation(s):
// \u1|debug|Add0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)))
// \u1|debug|Add0~1  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|Add0~0_combout ),
	.cout(\u1|debug|Add0~1 ));
// synopsys translate_off
defparam \u1|debug|Add0~0 .lut_mask = 16'h6611;
defparam \u1|debug|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cyclone10lp_lcell_comb \u1|debug|Add0~2 (
// Equation(s):
// \u1|debug|Add0~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\u1|debug|Add0~1 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\u1|debug|Add0~1 ))
// \u1|debug|Add0~3  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\u1|debug|Add0~1 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~1 ),
	.combout(\u1|debug|Add0~2_combout ),
	.cout(\u1|debug|Add0~3 ));
// synopsys translate_off
defparam \u1|debug|Add0~2 .lut_mask = 16'hC3CF;
defparam \u1|debug|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cyclone10lp_lcell_comb \u1|debug|Add0~4 (
// Equation(s):
// \u1|debug|Add0~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\u1|debug|Add0~3  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|Add0~3  $ (GND)))
// \u1|debug|Add0~5  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\u1|debug|Add0~3 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~3 ),
	.combout(\u1|debug|Add0~4_combout ),
	.cout(\u1|debug|Add0~5 ));
// synopsys translate_off
defparam \u1|debug|Add0~4 .lut_mask = 16'h3C03;
defparam \u1|debug|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cyclone10lp_lcell_comb \u1|debug|Add0~6 (
// Equation(s):
// \u1|debug|Add0~6_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\u1|debug|Add0~5 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\u1|debug|Add0~5 ))
// \u1|debug|Add0~7  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\u1|debug|Add0~5 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~5 ),
	.combout(\u1|debug|Add0~6_combout ),
	.cout(\u1|debug|Add0~7 ));
// synopsys translate_off
defparam \u1|debug|Add0~6 .lut_mask = 16'hC3CF;
defparam \u1|debug|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cyclone10lp_lcell_comb \u1|debug|Add0~8 (
// Equation(s):
// \u1|debug|Add0~8_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\u1|debug|Add0~7  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u1|debug|Add0~7  $ (GND)))
// \u1|debug|Add0~9  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u1|debug|Add0~7 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~7 ),
	.combout(\u1|debug|Add0~8_combout ),
	.cout(\u1|debug|Add0~9 ));
// synopsys translate_off
defparam \u1|debug|Add0~8 .lut_mask = 16'h5A05;
defparam \u1|debug|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cyclone10lp_lcell_comb \u1|debug|Add0~10 (
// Equation(s):
// \u1|debug|Add0~10_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u1|debug|Add0~9 )) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\u1|debug|Add0~9  & VCC))
// \u1|debug|Add0~11  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u1|debug|Add0~9 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~9 ),
	.combout(\u1|debug|Add0~10_combout ),
	.cout(\u1|debug|Add0~11 ));
// synopsys translate_off
defparam \u1|debug|Add0~10 .lut_mask = 16'h5A0A;
defparam \u1|debug|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cyclone10lp_lcell_comb \u1|debug|Add0~12 (
// Equation(s):
// \u1|debug|Add0~12_combout  = \u1|debug|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|Add0~11 ),
	.combout(\u1|debug|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|Add0~12 .lut_mask = 16'hF0F0;
defparam \u1|debug|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cyclone10lp_lcell_comb \u1|debug|LessThan1~1 (
// Equation(s):
// \u1|debug|LessThan1~1_combout  = (\u1|debug|Add0~8_combout ) # (\u1|debug|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|Add0~8_combout ),
	.datad(\u1|debug|Add0~6_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \u1|debug|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cyclone10lp_lcell_comb \u1|debug|LessThan1~0 (
// Equation(s):
// \u1|debug|LessThan1~0_combout  = (\u1|debug|Add0~4_combout  & ((\u1|debug|Add0~2_combout ) # ((\u1|debug|Add0~0_combout ) # (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\u1|debug|Add0~2_combout ),
	.datab(\u1|debug|Add0~0_combout ),
	.datac(\u1|debug|Add0~4_combout ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \u1|debug|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cyclone10lp_lcell_comb \u1|debug|LessThan1~2 (
// Equation(s):
// \u1|debug|LessThan1~2_combout  = (!\u1|debug|Add0~10_combout  & (!\u1|debug|Add0~12_combout  & (!\u1|debug|LessThan1~1_combout  & !\u1|debug|LessThan1~0_combout )))

	.dataa(\u1|debug|Add0~10_combout ),
	.datab(\u1|debug|Add0~12_combout ),
	.datac(\u1|debug|LessThan1~1_combout ),
	.datad(\u1|debug|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~2 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \u1|debug|fifo_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AF .is_wysiwyg = "true";
defparam \u1|debug|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \u1|debug|ien_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AF .is_wysiwyg = "true";
defparam \u1|debug|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cyclone10lp_lcell_comb \u1|debug|pause_irq~0 (
// Equation(s):
// \u1|debug|pause_irq~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # ((\u1|debug|pause_irq~q  & 
// !\u1|debug|read_0~q )))) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q  & (((\u1|debug|pause_irq~q  & !\u1|debug|read_0~q ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|pause_irq~q ),
	.datad(\u1|debug|read_0~q ),
	.cin(gnd),
	.combout(\u1|debug|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|pause_irq~0 .lut_mask = 16'h88F8;
defparam \u1|debug|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \u1|debug|pause_irq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|pause_irq .is_wysiwyg = "true";
defparam \u1|debug|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cyclone10lp_lcell_comb \u1|debug|av_readdata[8]~0 (
// Equation(s):
// \u1|debug|av_readdata[8]~0_combout  = (\u1|debug|ien_AF~q  & ((\u1|debug|fifo_AF~q ) # (\u1|debug|pause_irq~q )))

	.dataa(\u1|debug|fifo_AF~q ),
	.datab(\u1|debug|ien_AF~q ),
	.datac(\u1|debug|pause_irq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[8]~0 .lut_mask = 16'hC8C8;
defparam \u1|debug|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[1]~1 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[1]~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1] & (\u1|nios|cpu|W_ienable_reg [1] & ((\u1|debug|av_readdata[8]~0_combout ) # 
// (\u1|debug|av_readdata [9]))))

	.dataa(\u1|debug|av_readdata[8]~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datac(\u1|debug|av_readdata [9]),
	.datad(\u1|nios|cpu|W_ienable_reg [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~1 .lut_mask = 16'h3200;
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \u1|nios|cpu|W_ipending_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N3
dffeas \u1|nios|cpu|W_ienable_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~1 (
// Equation(s):
// \u1|esc_spi|irq_reg~1_combout  = (\u1|esc_spi|EOP~q  & ((\u1|esc_spi|iEOP_reg~q ) # ((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q )))) # (!\u1|esc_spi|EOP~q  & (((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|EOP~q ),
	.datab(\u1|esc_spi|iEOP_reg~q ),
	.datac(\u1|esc_spi|iRRDY_reg~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~1 .lut_mask = 16'hF888;
defparam \u1|esc_spi|irq_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~2 (
// Equation(s):
// \u1|esc_spi|irq_reg~2_combout  = (\u1|esc_spi|TRDY~0_combout  & (\u1|esc_spi|iROE_reg~q  & ((\u1|esc_spi|ROE~q )))) # (!\u1|esc_spi|TRDY~0_combout  & ((\u1|esc_spi|iTRDY_reg~q ) # ((\u1|esc_spi|iROE_reg~q  & \u1|esc_spi|ROE~q ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|iROE_reg~q ),
	.datac(\u1|esc_spi|iTRDY_reg~q ),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~2 .lut_mask = 16'hDC50;
defparam \u1|esc_spi|irq_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~0 (
// Equation(s):
// \u1|esc_spi|irq_reg~0_combout  = (\u1|esc_spi|iE_reg~q  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|ROE~q )))) # (!\u1|esc_spi|iE_reg~q  & (\u1|esc_spi|TOE~q  & (\u1|esc_spi|iTOE_reg~q )))

	.dataa(\u1|esc_spi|iE_reg~q ),
	.datab(\u1|esc_spi|TOE~q ),
	.datac(\u1|esc_spi|iTOE_reg~q ),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~0 .lut_mask = 16'hEAC8;
defparam \u1|esc_spi|irq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~3 (
// Equation(s):
// \u1|esc_spi|irq_reg~3_combout  = (\u1|esc_spi|irq_reg~1_combout ) # ((\u1|esc_spi|irq_reg~2_combout ) # (\u1|esc_spi|irq_reg~0_combout ))

	.dataa(\u1|esc_spi|irq_reg~1_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|irq_reg~2_combout ),
	.datad(\u1|esc_spi|irq_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~3 .lut_mask = 16'hFFFA;
defparam \u1|esc_spi|irq_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \u1|esc_spi|irq_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|irq_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|irq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|irq_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|irq_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[0]~2 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[0]~2_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0] & (\u1|nios|cpu|W_ienable_reg [0] & \u1|esc_spi|irq_reg~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datac(\u1|nios|cpu|W_ienable_reg [0]),
	.datad(\u1|esc_spi|irq_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~2 .lut_mask = 16'h3000;
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \u1|nios|cpu|W_ipending_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & ((\u1|nios|cpu|Equal133~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|Equal133~0_combout  & ((\u1|nios|cpu|W_estatus_reg~q ))))) # 
// (!\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (((\u1|nios|cpu|W_estatus_reg~q ))))

	.dataa(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(\u1|nios|cpu|Equal133~0_combout ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'hF780;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|R_ctrl_exception~q  & (\u1|nios|cpu|W_status_reg_pie~q )) # (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout )))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N7
dffeas \u1|nios|cpu|W_estatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & ((\u1|nios|cpu|Equal134~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|Equal134~0_combout  & ((\u1|nios|cpu|W_bstatus_reg~q ))))) # 
// (!\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (((\u1|nios|cpu|W_bstatus_reg~q ))))

	.dataa(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(\u1|nios|cpu|Equal134~0_combout ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'hF780;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|R_ctrl_break~q  & (\u1|nios|cpu|W_status_reg_pie~q )) # (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout )))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N21
dffeas \u1|nios|cpu|W_bstatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u1|nios|cpu|Equal132~0_combout  & ((\u1|nios|cpu|R_ctrl_wrctl_inst~q  & ((\u1|nios|cpu|E_src1 [0]))) # (!\u1|nios|cpu|R_ctrl_wrctl_inst~q  & (\u1|nios|cpu|W_status_reg_pie~q )))) # 
// (!\u1|nios|cpu|Equal132~0_combout  & (\u1|nios|cpu|W_status_reg_pie~q ))

	.dataa(\u1|nios|cpu|W_status_reg_pie~q ),
	.datab(\u1|nios|cpu|Equal132~0_combout ),
	.datac(\u1|nios|cpu|E_src1 [0]),
	.datad(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hE2AA;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u1|nios|cpu|Equal62~9_combout  & ((\u1|nios|cpu|D_op_cmpge~0_combout  & (\u1|nios|cpu|W_bstatus_reg~q )) # (!\u1|nios|cpu|D_op_cmpge~0_combout  & ((\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout 
// ))))) # (!\u1|nios|cpu|Equal62~9_combout  & (((\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~9_combout ),
	.datab(\u1|nios|cpu|W_bstatus_reg~q ),
	.datac(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hD8F0;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_eret (
// Equation(s):
// \u1|nios|cpu|D_op_eret~combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~9_combout  & (\u1|nios|cpu|Equal0~7_combout  & !\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_eret .lut_mask = 16'h0040;
defparam \u1|nios|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|D_op_eret~combout  & (\u1|nios|cpu|W_estatus_reg~q )) # (!\u1|nios|cpu|D_op_eret~combout  & ((\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout 
// )))))

	.dataa(\u1|nios|cpu|W_estatus_reg~q ),
	.datab(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|D_op_eret~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N11
dffeas \u1|nios|cpu|W_status_reg_pie (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[11]~0 (
// Equation(s):
// \u1|nios|cpu|D_iw[11]~0_combout  = ((!\u1|nios|cpu|W_ipending_reg [1] & (!\u1|nios|cpu|W_ipending_reg [2] & !\u1|nios|cpu|W_ipending_reg [0]))) # (!\u1|nios|cpu|W_status_reg_pie~q )

	.dataa(\u1|nios|cpu|W_ipending_reg [1]),
	.datab(\u1|nios|cpu|W_ipending_reg [2]),
	.datac(\u1|nios|cpu|W_ipending_reg [0]),
	.datad(\u1|nios|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11]~0 .lut_mask = 16'h01FF;
defparam \u1|nios|cpu|D_iw[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~45 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~45_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~45 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|F_iw[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~58 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~58_combout  = (\u1|nios|cpu|hbreak_req~0_combout  & (((\u1|nios|cpu|D_iw[11]~0_combout  & \u1|nios|cpu|F_iw[18]~45_combout )) # (!\u1|nios|cpu|hbreak_enabled~q ))) # (!\u1|nios|cpu|hbreak_req~0_combout  & 
// (((\u1|nios|cpu|D_iw[11]~0_combout  & \u1|nios|cpu|F_iw[18]~45_combout ))))

	.dataa(\u1|nios|cpu|hbreak_req~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[11]~0_combout ),
	.datad(\u1|nios|cpu|F_iw[18]~45_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~58 .lut_mask = 16'hF222;
defparam \u1|nios|cpu|F_iw[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \u1|nios|cpu|D_iw[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[18]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [23]))) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [18]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [18]),
	.datac(\u1|nios|cpu|D_iw [23]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & (((!\u1|nios|cpu|Equal62~10_combout  & !\u1|nios|cpu|Equal62~9_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h1F00;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'h1F00;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~3_combout  = (\u1|nios|cpu|D_ctrl_exception~2_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~3 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|D_iw [13] & ((\u1|nios|cpu|D_iw [11]) # (!\u1|nios|cpu|D_iw [12]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h5100;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~8_combout )) # (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~13_combout ))) # (!\u1|nios|cpu|D_iw [14] & 
// (\u1|nios|cpu|Equal62~8_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~8_combout ),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'hD8CC;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'hE0C0;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~1_combout  = (\u1|nios|cpu|Equal0~14_combout ) # ((\u1|nios|cpu|D_dst_regnum[1]~0_combout  & (\u1|nios|cpu|D_ctrl_exception~3_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout )))

	.dataa(\u1|nios|cpu|Equal0~14_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hAAEA;
defparam \u1|nios|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \u1|nios|cpu|R_dst_regnum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~3_combout  = (\u1|nios|cpu|R_src2_lo[3]~0_combout  & ((\u1|nios|cpu|R_src2_lo~1_combout  & ((\u1|nios|cpu|D_iw [9]))) # (!\u1|nios|cpu|R_src2_lo~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u1|nios|cpu|D_iw [9]),
	.datac(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.datad(\u1|nios|cpu|R_src2_lo~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~3 .lut_mask = 16'hC0A0;
defparam \u1|nios|cpu|R_src2_lo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \u1|nios|cpu|E_src2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[3]~15 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[3]~15_combout  = (\u1|nios|cpu|E_src2 [3] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [3] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [3] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 [3])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [3] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [3]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [3]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[3]~15 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[3]~15 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[3]~15_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[3]~15_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~13_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3]~15 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \u1|nios|cpu|W_alu_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[3]~15_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [39] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [3]) # ((\u1|nios|cpu|F_pc [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\u1|nios|cpu|F_pc [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|F_pc [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hF444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hCACA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hACCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] $ (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .lut_mask = 16'hFF5A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 .lut_mask = 16'hBB11;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hCE0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .lut_mask = 16'h8F88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h4700;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hD8D8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hCE0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h00F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hE4CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hF0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[13]~26 (
// Equation(s):
// \u1|nios|cpu|F_iw[13]~26_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[13]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[13]~26 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \u1|nios|cpu|D_iw[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[13]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~11 (
// Equation(s):
// \u1|nios|cpu|Equal62~11_combout  = (\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~11 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\u1|nios|cpu|Equal62~11_combout  & !\u1|nios|cpu|Equal62~5_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(\u1|nios|cpu|Equal62~5_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h03FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~5_combout ),
	.datad(\u1|nios|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h222A;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = (((!\u1|nios|cpu|Equal62~1_combout  & !\u1|nios|cpu|Equal62~9_combout )) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|Equal62~1_combout ),
	.datad(\u1|nios|cpu|Equal62~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'h777F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~15 (
// Equation(s):
// \u1|nios|cpu|Equal0~15_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~15 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (((!\u1|nios|cpu|Equal62~3_combout  & !\u1|nios|cpu|Equal62~13_combout )) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )

	.dataa(\u1|nios|cpu|Equal62~3_combout ),
	.datab(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h37FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = (!\u1|nios|cpu|Equal0~15_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & ((!\u1|nios|cpu|D_op_opx_rsv17~0_combout ) # (!\u1|nios|cpu|Equal62~6_combout ))))

	.dataa(\u1|nios|cpu|Equal62~6_combout ),
	.datab(\u1|nios|cpu|Equal0~15_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h1300;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (((!\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|Equal62~12_combout )

	.dataa(\u1|nios|cpu|Equal62~12_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h57FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[4]~2_combout  = (\u1|nios|cpu|D_ctrl_exception~2_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & (!\u1|nios|cpu|Equal0~14_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datac(\u1|nios|cpu|Equal0~14_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[4]~2 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~5 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~5_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [22])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [17])))) # (!\u1|nios|cpu|D_dst_regnum[4]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[4]~2_combout ),
	.datab(\u1|nios|cpu|D_iw [22]),
	.datac(\u1|nios|cpu|D_iw [17]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~5 .lut_mask = 16'hDDF5;
defparam \u1|nios|cpu|D_dst_regnum[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N27
dffeas \u1|nios|cpu|R_dst_regnum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[8]~9 (
// Equation(s):
// \u1|nios|cpu|E_st_data[8]~9_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[8]~9 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|E_st_data[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \u1|nios|cpu|d_writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [8])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .lut_mask = 16'hCCEE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~23 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~23_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[10]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~23 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~24 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~24_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[10]~23_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[10]~23_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~24 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \u1|nios|cpu|D_iw[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[10]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal136~0 (
// Equation(s):
// \u1|nios|cpu|Equal136~0_combout  = (!\u1|nios|cpu|D_iw [10] & !\u1|nios|cpu|D_iw [9])

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal136~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal136~0 .lut_mask = 16'h0055;
defparam \u1|nios|cpu|Equal136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal133~0 (
// Equation(s):
// \u1|nios|cpu|Equal133~0_combout  = (!\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|Equal136~0_combout  & (!\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|D_iw [6])))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|Equal136~0_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal133~0 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~0_combout  = (\u1|nios|cpu|Equal133~0_combout  & ((\u1|nios|cpu|W_estatus_reg~q ) # ((\u1|nios|cpu|Equal135~0_combout  & \u1|nios|cpu|W_ienable_reg [0])))) # (!\u1|nios|cpu|Equal133~0_combout  & 
// (\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|W_ienable_reg [0])))

	.dataa(\u1|nios|cpu|Equal133~0_combout ),
	.datab(\u1|nios|cpu|Equal135~0_combout ),
	.datac(\u1|nios|cpu|W_ienable_reg [0]),
	.datad(\u1|nios|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~1_combout  = (\u1|nios|cpu|W_ipending_reg [0] & ((\u1|nios|cpu|Equal136~1_combout ) # ((\u1|nios|cpu|Equal134~0_combout  & \u1|nios|cpu|W_bstatus_reg~q )))) # (!\u1|nios|cpu|W_ipending_reg [0] & 
// (((\u1|nios|cpu|Equal134~0_combout  & \u1|nios|cpu|W_bstatus_reg~q ))))

	.dataa(\u1|nios|cpu|W_ipending_reg [0]),
	.datab(\u1|nios|cpu|Equal136~1_combout ),
	.datac(\u1|nios|cpu|Equal134~0_combout ),
	.datad(\u1|nios|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~2_combout  = (\u1|nios|cpu|E_control_rd_data[0]~0_combout ) # ((\u1|nios|cpu|E_control_rd_data[0]~1_combout ) # ((\u1|nios|cpu|Equal132~0_combout  & \u1|nios|cpu|W_status_reg_pie~q )))

	.dataa(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.datab(\u1|nios|cpu|Equal132~0_combout ),
	.datac(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.datad(\u1|nios|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .lut_mask = 16'hFEFA;
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \u1|nios|cpu|W_control_rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~1_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_control_rd_data [0])) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_alu_result [0])))))

	.dataa(\u1|nios|cpu|W_control_rd_data [0]),
	.datab(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h0B08;
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~98 (
// Equation(s):
// \u1|nios|cpu|Add1~98_combout  = \u1|nios|cpu|Add1~97  $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(\u1|nios|cpu|Add1~97 ),
	.combout(\u1|nios|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \u1|nios|cpu|R_compare_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[0]~1_combout  = (\u1|nios|cpu|Equal0~2_combout  & ((\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|D_iw [3])))) # (!\u1|nios|cpu|Equal0~2_combout  & 
// (\u1|nios|cpu|D_iw [3]))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \u1|nios|cpu|R_compare_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~8 (
// Equation(s):
// \u1|nios|cpu|Equal127~8_combout  = (!\u1|nios|cpu|E_logic_result[19]~30_combout  & (!\u1|nios|cpu|E_logic_result[1]~31_combout  & (!\u1|nios|cpu|E_logic_result[21]~28_combout  & !\u1|nios|cpu|E_logic_result[20]~29_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[19]~30_combout ),
	.datab(\u1|nios|cpu|E_logic_result[1]~31_combout ),
	.datac(\u1|nios|cpu|E_logic_result[21]~28_combout ),
	.datad(\u1|nios|cpu|E_logic_result[20]~29_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~7 (
// Equation(s):
// \u1|nios|cpu|Equal127~7_combout  = (!\u1|nios|cpu|E_logic_result[24]~25_combout  & (!\u1|nios|cpu|E_logic_result[22]~27_combout  & (!\u1|nios|cpu|E_logic_result[25]~24_combout  & !\u1|nios|cpu|E_logic_result[23]~26_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[24]~25_combout ),
	.datab(\u1|nios|cpu|E_logic_result[22]~27_combout ),
	.datac(\u1|nios|cpu|E_logic_result[25]~24_combout ),
	.datad(\u1|nios|cpu|E_logic_result[23]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[2]~16 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[2]~16_combout  = (\u1|nios|cpu|E_src1 [2] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [2] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 [2])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [2] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [2]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [2]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[2]~16 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~5 (
// Equation(s):
// \u1|nios|cpu|Equal127~5_combout  = (!\u1|nios|cpu|E_logic_result[2]~16_combout  & (!\u1|nios|cpu|E_logic_result[30]~19_combout  & (!\u1|nios|cpu|E_logic_result[31]~18_combout  & !\u1|nios|cpu|E_logic_result[0]~17_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.datab(\u1|nios|cpu|E_logic_result[30]~19_combout ),
	.datac(\u1|nios|cpu|E_logic_result[31]~18_combout ),
	.datad(\u1|nios|cpu|E_logic_result[0]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~6 (
// Equation(s):
// \u1|nios|cpu|Equal127~6_combout  = (!\u1|nios|cpu|E_logic_result[26]~23_combout  & (!\u1|nios|cpu|E_logic_result[27]~22_combout  & (!\u1|nios|cpu|E_logic_result[28]~21_combout  & !\u1|nios|cpu|E_logic_result[29]~20_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[26]~23_combout ),
	.datab(\u1|nios|cpu|E_logic_result[27]~22_combout ),
	.datac(\u1|nios|cpu|E_logic_result[28]~21_combout ),
	.datad(\u1|nios|cpu|E_logic_result[29]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~9 (
// Equation(s):
// \u1|nios|cpu|Equal127~9_combout  = (\u1|nios|cpu|Equal127~8_combout  & (\u1|nios|cpu|Equal127~7_combout  & (\u1|nios|cpu|Equal127~5_combout  & \u1|nios|cpu|Equal127~6_combout )))

	.dataa(\u1|nios|cpu|Equal127~8_combout ),
	.datab(\u1|nios|cpu|Equal127~7_combout ),
	.datac(\u1|nios|cpu|Equal127~5_combout ),
	.datad(\u1|nios|cpu|Equal127~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~2 (
// Equation(s):
// \u1|nios|cpu|Equal127~2_combout  = (!\u1|nios|cpu|E_logic_result[8]~12_combout  & (!\u1|nios|cpu|E_logic_result[10]~10_combout  & (!\u1|nios|cpu|E_logic_result[9]~11_combout  & !\u1|nios|cpu|E_logic_result[7]~13_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[8]~12_combout ),
	.datab(\u1|nios|cpu|E_logic_result[10]~10_combout ),
	.datac(\u1|nios|cpu|E_logic_result[9]~11_combout ),
	.datad(\u1|nios|cpu|E_logic_result[7]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[15]~5 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[15]~5_combout  = (\u1|nios|cpu|E_src1 [15] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [15] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [15] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [15])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [15] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [15]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [15]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[15]~5 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~0 (
// Equation(s):
// \u1|nios|cpu|Equal127~0_combout  = (!\u1|nios|cpu|E_logic_result[16]~4_combout  & (!\u1|nios|cpu|E_logic_result[17]~3_combout  & (!\u1|nios|cpu|E_logic_result[18]~2_combout  & !\u1|nios|cpu|E_logic_result[15]~5_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[16]~4_combout ),
	.datab(\u1|nios|cpu|E_logic_result[17]~3_combout ),
	.datac(\u1|nios|cpu|E_logic_result[18]~2_combout ),
	.datad(\u1|nios|cpu|E_logic_result[15]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[5]~1 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[5]~1_combout  = (\u1|nios|cpu|E_src2 [5] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [5] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [5] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 [5])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [5] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [5]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [5]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[5]~1 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~3 (
// Equation(s):
// \u1|nios|cpu|Equal127~3_combout  = (!\u1|nios|cpu|E_logic_result[3]~15_combout  & (!\u1|nios|cpu|E_logic_result[4]~0_combout  & (!\u1|nios|cpu|E_logic_result[6]~14_combout  & !\u1|nios|cpu|E_logic_result[5]~1_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[3]~15_combout ),
	.datab(\u1|nios|cpu|E_logic_result[4]~0_combout ),
	.datac(\u1|nios|cpu|E_logic_result[6]~14_combout ),
	.datad(\u1|nios|cpu|E_logic_result[5]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~1 (
// Equation(s):
// \u1|nios|cpu|Equal127~1_combout  = (!\u1|nios|cpu|E_logic_result[13]~7_combout  & (!\u1|nios|cpu|E_logic_result[14]~6_combout  & (!\u1|nios|cpu|E_logic_result[12]~8_combout  & !\u1|nios|cpu|E_logic_result[11]~9_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[13]~7_combout ),
	.datab(\u1|nios|cpu|E_logic_result[14]~6_combout ),
	.datac(\u1|nios|cpu|E_logic_result[12]~8_combout ),
	.datad(\u1|nios|cpu|E_logic_result[11]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~4 (
// Equation(s):
// \u1|nios|cpu|Equal127~4_combout  = (\u1|nios|cpu|Equal127~2_combout  & (\u1|nios|cpu|Equal127~0_combout  & (\u1|nios|cpu|Equal127~3_combout  & \u1|nios|cpu|Equal127~1_combout )))

	.dataa(\u1|nios|cpu|Equal127~2_combout ),
	.datab(\u1|nios|cpu|Equal127~0_combout ),
	.datac(\u1|nios|cpu|Equal127~3_combout ),
	.datad(\u1|nios|cpu|Equal127~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~0 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~0_combout  = (\u1|nios|cpu|R_compare_op [0] & (\u1|nios|cpu|R_compare_op [1] & ((!\u1|nios|cpu|Equal127~4_combout ) # (!\u1|nios|cpu|Equal127~9_combout )))) # (!\u1|nios|cpu|R_compare_op [0] & (!\u1|nios|cpu|R_compare_op [1] & 
// (\u1|nios|cpu|Equal127~9_combout  & \u1|nios|cpu|Equal127~4_combout )))

	.dataa(\u1|nios|cpu|R_compare_op [0]),
	.datab(\u1|nios|cpu|R_compare_op [1]),
	.datac(\u1|nios|cpu|Equal127~9_combout ),
	.datad(\u1|nios|cpu|Equal127~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~0 .lut_mask = 16'h1888;
defparam \u1|nios|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~1 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~1_combout  = (\u1|nios|cpu|E_cmp_result~0_combout ) # ((\u1|nios|cpu|Add1~98_combout  & (\u1|nios|cpu|R_compare_op [1] & !\u1|nios|cpu|R_compare_op [0])) # (!\u1|nios|cpu|Add1~98_combout  & (!\u1|nios|cpu|R_compare_op [1] & 
// \u1|nios|cpu|R_compare_op [0])))

	.dataa(\u1|nios|cpu|Add1~98_combout ),
	.datab(\u1|nios|cpu|R_compare_op [1]),
	.datac(\u1|nios|cpu|R_compare_op [0]),
	.datad(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~1 .lut_mask = 16'hFF18;
defparam \u1|nios|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \u1|nios|cpu|W_cmp_result (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~0_combout  = (\u1|nios|cpu|R_ctrl_br_cmp~q  & \u1|nios|cpu|W_cmp_result~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .lut_mask = 16'hAE0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cyclone10lp_io_ibuf \esc_eepdone_input_export_pin_n1~input (
	.i(esc_eepdone_input_export_pin_n1),
	.ibar(gnd),
	.o(\esc_eepdone_input_export_pin_n1~input_o ));
// synopsys translate_off
defparam \esc_eepdone_input_export_pin_n1~input .bus_hold = "false";
defparam \esc_eepdone_input_export_pin_n1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cyclone10lp_lcell_comb \u1|esc_eepdone_input|read_mux_out (
// Equation(s):
// \u1|esc_eepdone_input|read_mux_out~combout  = (!\u1|nios|cpu|W_alu_result [2] & (\esc_eepdone_input_export_pin_n1~input_o  & !\u1|nios|cpu|W_alu_result [3]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\esc_eepdone_input_export_pin_n1~input_o ),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_eepdone_input|read_mux_out~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_eepdone_input|read_mux_out .lut_mask = 16'h0404;
defparam \u1|esc_eepdone_input|read_mux_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \u1|esc_eepdone_input|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_eepdone_input|read_mux_out~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_eepdone_input|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_eepdone_input|readdata[0] .is_wysiwyg = "true";
defparam \u1|esc_eepdone_input|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_eepdone_input|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cyclone10lp_lcell_comb \u1|led|readdata[0] (
// Equation(s):
// \u1|led|readdata [0] = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|nios|cpu|W_alu_result [3] & \u1|led|data_out~q ))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|led|data_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|led|readdata[0] .lut_mask = 16'h1010;
defparam \u1|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~3 (
// Equation(s):
// \u1|esc_spi_cs|always0~3_combout  = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~3 .lut_mask = 16'h0001;
defparam \u1|esc_spi_cs|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~5 (
// Equation(s):
// \u1|esc_spi_cs|always0~5_combout  = (\u1|esc_spi_cs|always0~2_combout  & (\u1|nios|cpu|d_write~q  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(\u1|esc_spi_cs|always0~2_combout ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~5 .lut_mask = 16'h0008;
defparam \u1|esc_spi_cs|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u1|esc_spi_cs|data_out~0 (
// Equation(s):
// \u1|esc_spi_cs|data_out~0_combout  = (\u1|esc_spi_cs|always0~3_combout  & ((\u1|esc_spi_cs|always0~5_combout  & (!\u1|nios|cpu|d_writedata [0])) # (!\u1|esc_spi_cs|always0~5_combout  & ((\u1|esc_spi_cs|data_out~q ))))) # (!\u1|esc_spi_cs|always0~3_combout 
//  & (((\u1|esc_spi_cs|data_out~q ))))

	.dataa(\u1|nios|cpu|d_writedata [0]),
	.datab(\u1|esc_spi_cs|always0~3_combout ),
	.datac(\u1|esc_spi_cs|data_out~q ),
	.datad(\u1|esc_spi_cs|always0~5_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out~0 .lut_mask = 16'h74F0;
defparam \u1|esc_spi_cs|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \u1|esc_spi_cs|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_cs|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out .is_wysiwyg = "true";
defparam \u1|esc_spi_cs|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u1|esc_spi_cs|readdata[0] (
// Equation(s):
// \u1|esc_spi_cs|readdata [0] = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|esc_spi_cs|data_out~q  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|esc_spi_cs|data_out~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|readdata[0] .lut_mask = 16'h0011;
defparam \u1|esc_spi_cs|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cyclone10lp_lcell_comb \u1|debug|av_readdata[0]~1 (
// Equation(s):
// \u1|debug|av_readdata[0]~1_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\u1|debug|read_0~q  & ((\u1|debug|ien_AF~q )))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|ien_AF~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[0]~1 .lut_mask = 16'hCFC0;
defparam \u1|debug|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi_sint|read_mux_out~0 (
// Equation(s):
// \u1|esc_spi_sint|read_mux_out~0_combout  = (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi_sint|irq_mask~q ))) # (!\u1|nios|cpu|W_alu_result [3] & (\esc_spi_sint_export~input_o ))))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\esc_spi_sint_export~input_o ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi_sint|irq_mask~q ),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|read_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|read_mux_out~0 .lut_mask = 16'h0E04;
defparam \u1|esc_spi_sint|read_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi_sint|read_mux_out~1 (
// Equation(s):
// \u1|esc_spi_sint|read_mux_out~1_combout  = (\u1|esc_spi_sint|read_mux_out~0_combout ) # ((\u1|esc_spi_sint|edge_capture~q  & (\u1|nios|cpu|W_alu_result [2] & \u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|esc_spi_sint|read_mux_out~0_combout ),
	.datab(\u1|esc_spi_sint|edge_capture~q ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi_sint|read_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_sint|read_mux_out~1 .lut_mask = 16'hEAAA;
defparam \u1|esc_spi_sint|read_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N31
dffeas \u1|esc_spi_sint|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_sint|read_mux_out~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_sint|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_sint|readdata[0] .is_wysiwyg = "true";
defparam \u1|esc_spi_sint|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi_sint|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[0]~0 (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout  = !\u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \u1|esc_spi|spi_slave_select_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \u1|esc_spi|spi_slave_select_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~0 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~0_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|esc_spi|spi_slave_select_reg [0]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [0]))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .lut_mask = 16'h44EE;
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~1 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~1_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|p1_data_to_cpu[0]~0_combout )))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|rx_holding_reg [0]))

	.dataa(\u1|esc_spi|rx_holding_reg [0]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .lut_mask = 16'hCA0A;
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \u1|esc_spi|data_to_cpu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # 
// (\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 16'hFFFE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [0]),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \u1|nios|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~2_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[0]~1_combout ) # ((\u1|nios|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.datab(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data [0]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[1]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N13
dffeas \u1|nios|cpu|d_writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y36_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h000400000000000000000000000000000000000000000000000000000000000000002E38CE407F200746308EA3B8C23E9961616D02161A1A5A540C0000001B6DB501250060C2086014B0380908021084B866FA9EEF7154304A757ABAF2A4F73EFB0851328D693B9E22482412055D2745EFDDBF76ADA1E2BFF768FC0DC7F33EFFCFE638C3B6862FCFCFED7B4CE29953FE9D7C24D7BF379CFBFD5F360433CBD31E1337F77FF79EFFFBCFDFFEE5FEFFFDCAFBC0F068180C003001461FCD5B49D703C063880C7100C003000185900160AAC9B17C0C33275C8B362F26DA944BA92071BFA460CC525C8321991B55E01284027F1F5A5FE300415F0093D6807C8546AEEB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h8B884AAFEE7D2C8A45A5F8F56635444A3BDF85DCF74C4C55EAD6912D3DF892BFF80889507A2B5D0089C857A46F88E20C556FE1A8D72F44AA14ECBB776BB4CC00A4C3228A299891503DA46526AAD5B32F75008000A34D91EED6FEF3AB3F5E8AA6A5556AAAA2237599909997F7BF7EE0FFC447F3DA807FDE6CFF7E3FB111F6BBB437FF6F81404D515B96AA6D5BDF9AACEEABA2A9A9555AAAB6664265FE3F6FE3CFB11BA773EDF677E860E97FE3E7FF7FF6AF4CF93E08126AA6AA753EAD72AF4E2962EEB9BF45D95B8CFA78082574673BF29F1BFF59BFC00373BF6FFB0847ECBA1072B7F6CD235B67C02E1A45983BFB75EA6B6D8FAA4FDC4BFB1327FE800509D03C;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h46E53A9059406E7E0113C780706BF06B491E5C0E6D909F4B14C352DF1A96FF0C267409827EF0032775A68002001FBD8152B9C323A9E18A80040000003A6D7665D722F32DD360F4EEB2A3A1681300438000004A34001E2A91929246AC534DF7A46C53CFBC373FB27EA3FA03D5E7362C9B7FCB41EA1467AB4A67A83FEBE2AA91D993CD26788FFED45B03EF4673FE0B576BAD05450241753964448A2828A2B897294757048D1565B4EFFA013A94AAEAB2346D5461108A24003B0AAC4AACAAA00000000000001D85532F8000506280CD686A0000000C99000FA6AAC66E1493D52426F22B580460D000FC070B8069A443EB6AD7FED435B590A212A6EF807FD28DB88B;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'hF75C6FFD755AAF777000FFFA7FFA53130006005BA3656DD166C5C568B6C5C2445B72229BEBBC0DD2108BA4108A04AA02C48458908A865A262AAB9D40252AD8417B6A7D935A110024AFFE0C205728018486CBB25D5DC2D9E2635EA1301D2AEAB095F1DA45D024BC16254F13DEA72F9B2948EE5ED5F040001400150EB9EF6DC305A6034B8D13F7B6E316E007AFFC51293ACE233B9F8B015321FE051400880000000000292029BF4276A762FF6F1C9C3E3D5D8ECEAAFABAD80850B87205C384A42058682E0D2C34B035E0800351D5FF1C007C38080086A2D7FE1C000D0159376B26ED6DFDC2EAFBDF6AAFBDFF98E35E003FFF604900F7DBFFA45FFFFC95A0020004;
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044048002800026020000800802000002180401004040100200001010040;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'h3210;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],
\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],
\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & \u1|ram|the_altsyncram|auto_generated|ram_block1a65 
// ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a65 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hFCCC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~8 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~8_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout )

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~8 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \u1|nios|cpu|D_iw[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~12 (
// Equation(s):
// \u1|nios|cpu|Equal0~12_combout  = (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~12 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~11_combout ) # ((\u1|nios|cpu|Equal0~12_combout  & !\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|Equal0~12_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~0 .lut_mask = 16'h3302;
defparam \u1|nios|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~18 (
// Equation(s):
// \u1|nios|cpu|Equal0~18_combout  = (!\u1|nios|cpu|D_dst_regnum[2]~4_combout  & (!\u1|nios|cpu|D_dst_regnum[4]~3_combout  & (!\u1|nios|cpu|D_dst_regnum[0]~5_combout  & !\u1|nios|cpu|D_dst_regnum[1]~1_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[2]~4_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[4]~3_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[0]~5_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~1_combout  = (\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|R_ctrl_br_nxt~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [1]),
	.datac(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(\u1|nios|cpu|Equal0~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFF08;
defparam \u1|nios|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~2_combout  = (!\u1|nios|cpu|D_wr_dst_reg~0_combout  & (!\u1|nios|cpu|D_wr_dst_reg~1_combout  & ((\u1|nios|cpu|D_dst_regnum[3]~6_combout ) # (!\u1|nios|cpu|Equal0~18_combout ))))

	.dataa(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.datab(\u1|nios|cpu|Equal0~18_combout ),
	.datac(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~2 .lut_mask = 16'h0501;
defparam \u1|nios|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \u1|nios|cpu|R_wr_dst_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wren (
// Equation(s):
// \u1|nios|cpu|W_rf_wren~combout  = (\u1|rst_controller|r_sync_rst~q ) # ((\u1|nios|cpu|W_valid~q  & \u1|nios|cpu|R_wr_dst_reg~q ))

	.dataa(\u1|rst_controller|r_sync_rst~q ),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_wr_dst_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wren .lut_mask = 16'hEEAA;
defparam \u1|nios|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[0]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[0]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \u1|nios|cpu|d_writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [0])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y5_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000564E97E0000042020100401804010042180401000000000100000004000;
// synopsys translate_on

// Location: M9K_X24_Y7_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h040000000000000000000000000000000000000000000000000000000000000000000D158D2C7F3A1363EEDBB7F03BF7B71292EDAD95337BD916AE000000134D36C037BFD7F32628D1803C0AD8BBFCB7E73E00000C000006110C0420823116A8222214981204205E4A0000004018C030006401904E86083E010283E93B28D9493657591A3A18812024187048126488494A801E213E8AA810440100F100038081D660000000000000000000000000000003C70180603011CF280C900A1062C71C038070700E07023CE9452181647200202108001500512D0421000000883A12613F41C965071610401430002F78F3FF2A50001FE8771C0873F9007F6C32F80014;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h24272441808090C2109904E0157FFFE07FA308120A66649901000CE036D7483FF57FEC39289600E7FCC32C01C9D2EDFF00098E0000081808C0410206400141FBF39188708402048A89C105B0000020B650AA2AA2191901000310A200210407F40000000000025000001126A0262E0F200000008305208000020116000060138147FE01BEBD28081120C7400C651000982101FD0000000060000041805045CC516594C4990000610188807FF1408A7FE004403006F76F20820824148120000001380000080080030000000000208208420443FFB0005FFA20844FE076300030000007E001000000DF8F2208A2802060C0024C0F00AA98A3F0EA17E807D1419432;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h8CF0B864005C4F71C42117691743C452002301EC4ECA8AE0068A19CAD000FED5042501041CA7EA4260007C82FC0A948E093410A007EDB0FE85FE245A84C8618106421009C064A44A11292040017E0B37FFFF028C185870094800161802B9A501B802B52982151A2B2152C12B55928AC655100DE0C1378460B781D543C000209111142378655420007B44022BFE60004200601040002111091021028410120282020250484031044FFC1400C100A0C420100040202108001010081001000000000000000008080080BDFA144806807353FFFFAA0456556504000235000A82D081100292AD4297F8550501A3000309000007FE03E0014431F008013E9200002001;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'hA0020650600004657000044B4A4847077FFF8301505440804481C8402481D00002700013C381E990602320C0224032C0D0A11A1420001414C00161080000918004480000120104000FFC801004083E7070A1180909408D40621E00361802489AC6A00880879230461144C119218AD83CEA46180B3007F20507C9A4930FA0C3681E1864930A87D0630063300C85848DC28A82A04B03FE021DF481A5FF01CD2B2AAC490D060039386770BD5844EB73D9D02C964400F0000BC01E7A2BE18108284310050C00880234001018248001FE03F300910185190007FC03F9A94433A408748100099888A202080A21FFE00041FF8000440200008318031FFFDE1817FDFE00;
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h0D08;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hFCCC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~6 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~6 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~7 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~7_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[0]~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[0]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~7 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \u1|nios|cpu|D_iw[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~5 (
// Equation(s):
// \u1|nios|cpu|Equal0~5_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~5 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~20 (
// Equation(s):
// \u1|nios|cpu|Equal0~20_combout  = (!\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~20 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N7
dffeas \u1|nios|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|Equal0~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|Equal62~11_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hC400;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFCFF;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \u1|nios|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_br_uncond~q ) # ((\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u1|nios|cpu|W_cmp_result~q  & \u1|nios|cpu|R_ctrl_br~q )))

	.dataa(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.datab(\u1|nios|cpu|W_cmp_result~q ),
	.datac(\u1|nios|cpu|R_ctrl_br~q ),
	.datad(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~0_combout  = (\u1|nios|cpu|F_pc_sel_nxt~0_combout  & (!\u1|nios|cpu|R_ctrl_exception~q  & !\u1|nios|cpu|R_ctrl_break~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[3]~3 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[3]~3_combout  = (\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ) # ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~18_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|F_pc_plus_one[3]~6_combout 
// )))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.datad(\u1|nios|cpu|Add1~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~3 .lut_mask = 16'hFEDC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \u1|nios|cpu|F_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [41] = (\u1|nios|cpu|F_pc [3] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|W_alu_result [5])))) # (!\u1|nios|cpu|F_pc [3] & 
// (((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|W_alu_result [5]))))

	.dataa(\u1|nios|cpu|F_pc [3]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h00EA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFDFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hC400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19 .lut_mask = 16'hFFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0105;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h33F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'h0A02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h00F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h00F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h40C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h737E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCCEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hBA98;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'hF225;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .lut_mask = 16'h0A1A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h41B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h170A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h88EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h3F03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h18FE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h6262;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0802;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hE4A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFCA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hBBBA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclone10lp_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0050;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hCAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h5530;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h40C8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q )))) 
// # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .lut_mask = 16'hF0FC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~28 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~28_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~28 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~29 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~29_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[12]~28_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[12]~28_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[12]~28_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~29 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \u1|nios|cpu|D_iw[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[12]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~0 (
// Equation(s):
// \u1|nios|cpu|Equal62~0_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~5_combout ) # ((\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~4_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|Equal0~5_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h0E0C;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout  = (\u1|nios|cpu|Equal0~3_combout  & (((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )))) # (!\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ) # 
// ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout ))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\u1|nios|cpu|Equal62~0_combout ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'hF444;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  & \u1|nios|cpu|Equal0~7_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[0]~1_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFCA;
defparam \u1|nios|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \u1|nios|cpu|R_logic_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[9]~11 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[9]~11_combout  = (\u1|nios|cpu|E_src1 [9] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [9]))))) # (!\u1|nios|cpu|E_src1 [9] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [9]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [9]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [9]),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[9]~11 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[9]~9 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[9]~9_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[9]~11_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~39_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[9]~11_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~39_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \u1|nios|cpu|W_alu_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[9]~9_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [9]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [7])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [9]),
	.datad(\u1|nios|cpu|F_pc [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h4400;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~11 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~11_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~11 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \u1|nios|cpu|D_iw[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|Equal0~4_combout  = (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~0_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~11_combout ) # (\u1|nios|cpu|Equal62~10_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~11_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hF0C0;
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~1_combout  = (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # (\u1|nios|cpu|Equal62~13_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~14_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h0F0C;
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~2_combout  = (\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_retaddr~0_combout ) # (\u1|nios|cpu|D_ctrl_retaddr~1_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hC800;
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  = (!\u1|nios|cpu|D_ctrl_retaddr~2_combout  & (((!\u1|nios|cpu|Equal0~4_combout  & !\u1|nios|cpu|Equal0~16_combout )) # (!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.datad(\u1|nios|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'h0307;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~19 (
// Equation(s):
// \u1|nios|cpu|Equal0~19_combout  = (\u1|nios|cpu|Equal0~2_combout  & !\u1|nios|cpu|D_iw [5])

	.dataa(\u1|nios|cpu|Equal0~2_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~19 .lut_mask = 16'h0A0A;
defparam \u1|nios|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  & (!\u1|nios|cpu|Equal0~19_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datab(\u1|nios|cpu|Equal0~19_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout  = (\u1|nios|cpu|D_iw [4] & (((!\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~16_combout )))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~2_combout ) # ((\u1|nios|cpu|D_iw [5] & 
// \u1|nios|cpu|Equal0~16_combout ))))

	.dataa(\u1|nios|cpu|Equal0~2_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'h3E22;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # ((\u1|nios|cpu|Equal62~13_combout  & !\u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|Equal62~13_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'hF020;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~11_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'h8C88;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ) # ((!\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  & \u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hEFEE;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout  = (((\u1|nios|cpu|Equal0~12_combout ) # (\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout )) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout )) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout )

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datac(\u1|nios|cpu|Equal0~12_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'hFFF7;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \u1|nios|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[14]~15 (
// Equation(s):
// \u1|nios|cpu|E_src2[14]~15_combout  = (\u1|nios|cpu|R_ctrl_force_src2_zero~q ) # ((\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u1|nios|cpu|R_ctrl_hi_imm16~q ))

	.dataa(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[14]~15 .lut_mask = 16'hFFFA;
defparam \u1|nios|cpu|E_src2[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[15]~8 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[15]~8_combout  = (!\u1|nios|cpu|E_src2[14]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|E_src2[14]~15_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[15]~8 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|R_src2_lo[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \u1|nios|cpu|E_src2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~23 (
// Equation(s):
// \u1|nios|cpu|Add1~23_combout  = \u1|nios|cpu|E_src2 [15] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [15]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~23 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[15]~3 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[15]~3_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[15]~5_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~51_combout ))

	.dataa(\u1|nios|cpu|Add1~51_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[15]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15]~3 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \u1|nios|cpu|W_alu_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[15]~3_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[51] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [51] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [15]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [13])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [13]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [15]),
	.datad(\u1|nios|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2] = (!\u1|ram|wren~0_combout  & (\u1|mm_interconnect_0|cmd_mux_003|src_data [51] & !\u1|mm_interconnect_0|cmd_mux_003|src_data [52]))

	.dataa(\u1|ram|wren~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] .lut_mask = 16'h0404;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060480000000E00020F03C0F83E0F83C008040300C1F0B01E0781C0701C0;
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h301C0000000000000000000000000000000000000000000000000000000000000000000000006002C41116288A20D848120400004100C0C300881800000000000040660E448130E9D0C0219802039474AD3CBB3BA3DF7D3080B0F8C64080E115D85CC97E3B8C65C1B9E063398FC0208B260A58212011E781662C3C10845022B488A108A780466CEBCB6D0F87E09B5136C468A246811097E3BCFF3600EB286B963737C27A3D24F17E939D4F8D6CE8BF1ABFD0F46D188C20BF0081490463011F03E063880C7100C413E000DC926331AA439DF10582A78C0071BEA4DFE71BE1652EC0D6600808088331204B54C08608FC812B38E0778A69FF3800563F538D228CC8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h8088C8024524241D61226FA0A83BA22703018020F51C8B0442C1620F6744338FFA077586566808137438D21E2221918202E868A8071A05923214E464B360A27F50C010843048B01414547A4B006100098822800888C2B43504234082989A32A20C894292E89D890137A29855CC20E5D7D53FEFECAADEA7FF7AFED1745E97043A97E15E0D7C900000840D07510A0A0A26528D54822640869444DC8E1628A0238C19244302AFC854DE63531FEE3DB31FF4219F43F8396D4E1CC1C0CA184E6E5CC606E4543257155822A3F0C6491168A395F38C034AFFCC01083B201F89CEA04E185AF873AEA63F612C2099675D534C060E792050031143580305A00EA00C39C02D;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h3E1236915C00E10628F1208460B814F639873C14229C071B12AD7020ABB70182E6F01DDB6DA005410EA6FE1040604209868B2377DF4C0E7F2100021AF921964EB0A09B640048B28774C044C81300C0F0DE06445000C65A42D09C019DFE3C3F21B9BFB57A724AB89490A804FB77B298D2FA9DE80E8F30556FE03DD4682FC128B911BE3A06CE2A6DEC85CAA01403C140019C752003C05882DB3F25AA9EB21A711BD4C2F393DF4013700B54D45FE40A659C7985983CAFAF3FE87A059A21E83FFFFFFFFFFFFFFCFF86170500C912514C84B92FD922402991632702F111CE914C358BD989C088040378EAF00E2B020C5071AA18FF9570B28252B26CFE1D7EA4CF7332;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h275E0530002A259C0220CCD43ADF001000F9800CC1A1AA04035C0982037810955802A808283A144298588518580980062004C40090C34D2EA8A8B4B063904E475BA297B10802082CB03F0AE8016007B4864AC074A4F5731E11414F0E09502442EC011C4DD0406ACE374292E7BF99C663810247E988C9C420173CD62AE008080D8007280217300418D6000AE3B2526028534477A3387E47E3F084603F9509000A820460959584C5912F8025EB040206544D86CC020EE9A430400047FC711404A0C393E46261C99B75E0C08BCC8607FD803D280C01A794581FFD80855B4902D3505A7DF606115975C614960793979E70BFFF396820DD082520CFF0013209FD0104;
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 .lut_mask = 16'h00B8;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a75 ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a75 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22 .lut_mask = 16'hFCCC;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[11]~25 (
// Equation(s):
// \u1|nios|cpu|F_iw[11]~25_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[11]~22_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[11]~25 .lut_mask = 16'hEFCF;
defparam \u1|nios|cpu|F_iw[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \u1|nios|cpu|D_iw[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[11]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~9 (
// Equation(s):
// \u1|nios|cpu|Equal62~9_combout  = (\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~9 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_enabled~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_enabled~0_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|hbreak_enabled~q  & ((!\u1|nios|cpu|D_op_cmpge~0_combout ) # (!\u1|nios|cpu|Equal62~9_combout ))))

	.dataa(\u1|nios|cpu|Equal62~9_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled~0 .lut_mask = 16'hF4FC;
defparam \u1|nios|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \u1|nios|cpu|hbreak_enabled (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_pending_nxt~0_combout  = (!\u1|nios|cpu|hbreak_enabled~q  & ((\u1|nios|cpu|hbreak_pending~q ) # (\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_pending~q ),
	.datad(\u1|nios|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h3330;
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \u1|nios|cpu|hbreak_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hD8F8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hF0FC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u1|nios|cpu|hbreak_enabled~q ) # 
// ((!\u1|nios|cpu|F_valid~0_combout  & \u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(\u1|nios|cpu|F_valid~0_combout ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hAA20;
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \u1|nios|cpu|wait_for_one_post_bret_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_req~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_req~0_combout  = (\u1|nios|cpu|hbreak_pending~q  & (((\u1|nios|cpu|W_valid~q ) # (!\u1|nios|cpu|wait_for_one_post_bret_inst~q )))) # (!\u1|nios|cpu|hbreak_pending~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & ((\u1|nios|cpu|W_valid~q ) # (!\u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|hbreak_pending~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|W_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_req~0 .lut_mask = 16'hEE0E;
defparam \u1|nios|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~31 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~31_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~31 .lut_mask = 16'hE0C0;
defparam \u1|nios|cpu|F_iw[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~32 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~32_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[14]~31_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|F_iw[14]~31_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~32 .lut_mask = 16'hEC00;
defparam \u1|nios|cpu|F_iw[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~57 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~57_combout  = (\u1|nios|cpu|F_iw[14]~32_combout ) # ((!\u1|nios|cpu|D_iw[11]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|hbreak_req~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|D_iw[11]~0_combout ),
	.datad(\u1|nios|cpu|F_iw[14]~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~57 .lut_mask = 16'hFF0D;
defparam \u1|nios|cpu|F_iw[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \u1|nios|cpu|D_iw[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[10]~8 (
// Equation(s):
// \u1|nios|cpu|E_src1[10]~8_combout  = (\u1|nios|cpu|R_src1~30_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|R_src1~30_combout  & (\u1|nios|cpu|D_iw [14]))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10]~8 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \u1|nios|cpu|E_src1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[10]~8_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[10]~10 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[10]~10_combout  = (\u1|nios|cpu|E_src1 [10] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [10] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [10])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [10] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [10]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [10]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[10]~10 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[10]~8 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[10]~8_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[10]~10_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~41_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[10]~10_combout ),
	.datab(\u1|nios|cpu|Add1~41_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10]~8 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \u1|nios|cpu|W_alu_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[10]~8_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [46] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [10]) # ((\u1|nios|cpu|F_pc [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\u1|nios|cpu|F_pc [8] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [10]),
	.datac(\u1|nios|cpu|F_pc [8]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .lut_mask = 16'hFF44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~34 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~34_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ) # ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~34 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~35 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~35_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[8]~34_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[8]~34_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~35 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \u1|nios|cpu|D_iw[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[8]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[2]~4 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[2]~4_combout  = (\u1|nios|cpu|R_src2_lo[3]~0_combout  & ((\u1|nios|cpu|R_src2_lo~1_combout  & (\u1|nios|cpu|D_iw [8])) # (!\u1|nios|cpu|R_src2_lo~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|R_src2_lo[3]~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u1|nios|cpu|R_src2_lo~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[2]~4 .lut_mask = 16'h88C0;
defparam \u1|nios|cpu|R_src2_lo[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \u1|nios|cpu|E_src2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~2 (
// Equation(s):
// \u1|nios|cpu|Add1~2_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [2])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~2 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[2]~16 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[2]~16_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[2]~16_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~11_combout ))

	.dataa(\u1|nios|cpu|Add1~11_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[2]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2]~16 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N17
dffeas \u1|nios|cpu|W_alu_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[2]~16_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [38] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [2]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8])

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .lut_mask = 16'hC0C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .lut_mask = 16'hAFAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~30 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~30_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~30 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \u1|nios|cpu|D_iw[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[5]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~7 (
// Equation(s):
// \u1|nios|cpu|Equal0~7_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~2_combout ))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~7 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~4_combout  = (\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|Equal62~2_combout )))) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~1_combout ) # ((\u1|nios|cpu|Equal62~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~1_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal62~0_combout ),
	.datad(\u1|nios|cpu|Equal62~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~5_combout  = (\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|D_ctrl_alu_subtract~4_combout )))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~1_combout  & (\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal62~1_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~5 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~3_combout  = ((\u1|nios|cpu|D_op_cmpge~0_combout  & \u1|nios|cpu|Equal62~0_combout )) # (!\u1|nios|cpu|D_ctrl_alu_subtract~2_combout )

	.dataa(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hD5D5;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_sub~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_sub~0_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_alu_subtract~5_combout ))))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(\u1|nios|cpu|D_ctrl_alu_subtract~5_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub~0 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \u1|nios|cpu|E_alu_sub (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~22 (
// Equation(s):
// \u1|nios|cpu|Add1~22_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~22 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~8_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~53_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[14]~28_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~53_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~8 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \u1|nios|cpu|F_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[52] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [52] = (\u1|nios|cpu|F_pc [14] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|nios|cpu|W_alu_result [16] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u1|nios|cpu|F_pc [14] & 
// (((\u1|nios|cpu|W_alu_result [16] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|nios|cpu|F_pc [14]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [16]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[52] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout  = (!\u1|ram|wren~0_combout  & (\u1|mm_interconnect_0|cmd_mux_003|src_data [52] & !\u1|mm_interconnect_0|cmd_mux_003|src_data [51]))

	.dataa(\u1|ram|wren~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .lut_mask = 16'h0050;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h400000000000000000000000000000000000000000000000000000000000000000000000000000000010002008000000000000004000008000800000000000000000000000000000004000000000000000001327C3FF7D10CAB0F08C4080E111C01409462088440030E060398B003488A20248610011E501F6243C1044512694C88000A6004664E3CA7C0F82E19B53B68578A042012013E788FA2200FFA06F362771D32EBC065F5E03D5D7816EAFAF02A010F66998CC223003C3010043010043C863890C7110C4430410D81402010AC98C7541A2A60CC0318EA45FF753C1650A008C628228208319A84A40C004080080277880038840F30004468000CD02AECB;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h8B80C2AE6F7C0A196624EB1568000002805D85EC750083646AC3E2034908B3000800014243685800010CD2862221100043A620A8C217419236BCFC712B2080040CC2228A19982030000C080E00F10100818A80AA826226F50483D0A296DAA2A28C4500285FCD801036269050D110E0DFFFDDFB4C82DE1EC5797E490EE6960C36A0010E0140551002840D2F520E8A8A42DA2954231040020000D89E7E00A2238C192F6366C7DA56C6624A000A35200014028B42380810CA8CA8D16A2D44041EEA466CB4361214102203A0CC21456D8385BB800042DF800558380013884BC08E1C7AC011B8AA3DC500405955587BD3000A790090025503500F017003800E38000D;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h300107914C00810E0010708020903809885C3C100034401F801004202B940100E0C00C5B600004441EE3800000204251D60BA156D8104C00000002001124826AB121E3202010008100C000081000D8C00000517000860A92929A40A185000020018500025100A0140000040000123000804B20080C502B06402C28A00C2A806880A110028002418A84ABB0100082000108000016814080440D88A822A2883518D05181930F40B20003607E0C7A10325C2954A50280A0800B008440080A200000000000000D111317000180320000808010000AE2204500200A7108DE1115250C6B8802A0100000029004006BAC1041E8C00050149282400043FE804184425338;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h0724610000228A800000D994319700808000109EA3A32F44011821A201182055D90AAE80207E104218908418900C0004060C80419AE308882002182027B244437B82F6D30012000480020AA041000184884AE0745015022E0101A700014000402809C0401064CC0CA700002692154002050A07E08048002010205000C019008720841800A4600C901C840FC22053403C30444BA090000022020040009680002AA28D0419AF04C7800E40018B04040205180C22A80EE8803800004518400686308192C02240C90155E2808B5D80009C00FD282800A6B640015C004402090B0351606DF6427149DDE29498001AB69E0055542948A86D50A6308000013008000100;
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file = "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_mhs1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 20480;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000020000000000000000080410040000400000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout  = (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 .lut_mask = 16'h0E02;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ) # ((\u1|ram|the_altsyncram|auto_generated|ram_block1a79  & 
// \u1|ram|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a79 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 .lut_mask = 16'hFF88;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[15]~33 (
// Equation(s):
// \u1|nios|cpu|F_iw[15]~33_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ) # (((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.datad(\u1|nios|cpu|D_iw[11]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[15]~33 .lut_mask = 16'hF8FF;
defparam \u1|nios|cpu|F_iw[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \u1|nios|cpu|D_iw[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[15]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv17~0_combout  = (\u1|nios|cpu|D_iw [15] & (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|Equal0~2_combout  & \u1|nios|cpu|Equal0~3_combout )))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_break~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_break~0_combout  = (\u1|nios|cpu|D_op_opx_rsv17~0_combout  & (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_break~0 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N5
dffeas \u1|nios|cpu|R_ctrl_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~1_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|R_ctrl_exception~q )

	.dataa(\u1|nios|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[10]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[10]~12_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~45_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[10]~20_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|Add1~45_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~12 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \u1|nios|cpu|F_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~1_combout  = (!\u1|nios|cpu|F_pc [10] & (!\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc [12] & \u1|nios|cpu|F_pc [9])))

	.dataa(\u1|nios|cpu|F_pc [10]),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(\u1|nios|cpu|F_pc [12]),
	.datad(\u1|nios|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  = (!\u1|nios|cpu|F_pc [13] & (\u1|nios|cpu|F_pc [16] & (!\u1|nios|cpu|F_pc [14] & \u1|nios|cpu|F_pc [15])))

	.dataa(\u1|nios|cpu|F_pc [13]),
	.datab(\u1|nios|cpu|F_pc [16]),
	.datac(\u1|nios|cpu|F_pc [14]),
	.datad(\u1|nios|cpu|F_pc [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & 
// \u1|mm_interconnect_0|router_001|Equal1~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))) # (!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .lut_mask = 16'hA0AC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h5100;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout  = ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h7333;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF15;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  = (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0303;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF030;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFF80;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hCFCF;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h3F00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hCDCC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hE4E4;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~12 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~12_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout )) # 
// (!\u1|nios|cpu|D_iw[11]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.datac(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~12 .lut_mask = 16'hEFCF;
defparam \u1|nios|cpu|F_iw[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \u1|nios|cpu|D_iw[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~2_combout  = (!\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [1]))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~2 .lut_mask = 16'h1100;
defparam \u1|nios|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~3_combout  = (\u1|nios|cpu|D_ctrl_ld~2_combout  & ((\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )))) # (!\u1|nios|cpu|D_ctrl_ld~2_combout  & (\u1|nios|cpu|D_iw [2] & 
// ((\u1|nios|cpu|D_ctrl_ld_signed~0_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~3 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \u1|nios|cpu|R_ctrl_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & \u1|nios|cpu|E_new_inst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \u1|nios|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_waiting_for_data~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ) # (!\u1|nios|cpu|d_read~q )))) # (!\u1|nios|cpu|av_ld_waiting_for_data~q  & 
// (\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hFA3A;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~3 (
// Equation(s):
// \u1|nios|cpu|E_stall~3_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u1|nios|cpu|D_ctrl_mem32~0_combout  & \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.datac(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~3 .lut_mask = 16'h8A88;
defparam \u1|nios|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_st~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_st~0_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & ((!\u1|nios|cpu|D_iw [3]) # (!\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_st~0 .lut_mask = 16'h0070;
defparam \u1|nios|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N1
dffeas \u1|nios|cpu|R_ctrl_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|nios|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~4 (
// Equation(s):
// \u1|nios|cpu|E_stall~4_combout  = (\u1|nios|cpu|E_new_inst~q  & (((\u1|nios|cpu|R_ctrl_ld~q ) # (\u1|nios|cpu|R_ctrl_st~q )))) # (!\u1|nios|cpu|E_new_inst~q  & (\u1|nios|cpu|E_stall~3_combout  & (\u1|nios|cpu|R_ctrl_ld~q )))

	.dataa(\u1|nios|cpu|E_stall~3_combout ),
	.datab(\u1|nios|cpu|E_new_inst~q ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~4 .lut_mask = 16'hECE0;
defparam \u1|nios|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout  = \u1|nios|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u1|nios|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u1|nios|cpu|E_shift_rot_cnt [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \u1|nios|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u1|nios|cpu|E_src2 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1] & (\u1|nios|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [1] & (!\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))
// \u1|nios|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [1] & !\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \u1|nios|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u1|nios|cpu|E_src2 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout  = (\u1|nios|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u1|nios|cpu|E_shift_rot_cnt [2] & (\u1|nios|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u1|nios|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u1|nios|cpu|E_shift_rot_cnt [2]) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \u1|nios|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u1|nios|cpu|E_src2 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3] & (\u1|nios|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [3] & (!\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))
// \u1|nios|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [3] & !\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \u1|nios|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u1|nios|cpu|E_src2 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout  = \u1|nios|cpu|E_shift_rot_cnt[3]~12  $ (\u1|nios|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \u1|nios|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_src2 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~1 (
// Equation(s):
// \u1|nios|cpu|E_stall~1_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3]) # (\u1|nios|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~0 (
// Equation(s):
// \u1|nios|cpu|E_stall~0_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1]) # ((\u1|nios|cpu|E_shift_rot_cnt [2]) # ((\u1|nios|cpu|E_new_inst~q ) # (\u1|nios|cpu|E_shift_rot_cnt [0])))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~2 (
// Equation(s):
// \u1|nios|cpu|E_stall~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot~q  & (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|E_stall~1_combout ) # (\u1|nios|cpu|E_stall~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|E_stall~1_combout ),
	.datad(\u1|nios|cpu|E_stall~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~2 .lut_mask = 16'h8880;
defparam \u1|nios|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~5 (
// Equation(s):
// \u1|nios|cpu|E_stall~5_combout  = (\u1|nios|cpu|E_stall~4_combout ) # ((\u1|nios|cpu|E_stall~2_combout ) # ((\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & \u1|nios|cpu|d_write~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u1|nios|cpu|E_stall~4_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|E_stall~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~5 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_valid~0 (
// Equation(s):
// \u1|nios|cpu|W_valid~0_combout  = (!\u1|nios|cpu|E_stall~5_combout  & \u1|nios|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_stall~5_combout ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_valid~0 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \u1|nios|cpu|W_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|i_read_nxt~0 (
// Equation(s):
// \u1|nios|cpu|i_read_nxt~0_combout  = (!\u1|nios|cpu|W_valid~q  & ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # (\u1|nios|cpu|i_read~q ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|i_read~q ),
	.datad(\u1|nios|cpu|W_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|i_read_nxt~0 .lut_mask = 16'h00FE;
defparam \u1|nios|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \u1|nios|cpu|i_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|i_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_valid~0 (
// Equation(s):
// \u1|nios|cpu|F_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_valid~0 .lut_mask = 16'h00FC;
defparam \u1|nios|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \u1|nios|cpu|D_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N5
dffeas \u1|nios|cpu|R_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|D_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \u1|nios|cpu|E_new_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|R_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_stall (
// Equation(s):
// \u1|nios|cpu|E_st_stall~combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & ((\u1|nios|cpu|d_write~q ) # ((\u1|nios|cpu|E_new_inst~q  & \u1|nios|cpu|R_ctrl_st~q )))) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & (\u1|nios|cpu|E_new_inst~q  & ((\u1|nios|cpu|R_ctrl_st~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u1|nios|cpu|E_new_inst~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N9
dffeas \u1|nios|cpu|d_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_write .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|nios|cpu|d_write~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .lut_mask = 16'h0040;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout  = (!\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|mm_interconnect_0|router|always1~3_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout  = (!\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .lut_mask = 16'h1400;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & \u1|mm_interconnect_0|router|always1~3_combout )))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 16'h0708;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & (\u1|mm_interconnect_0|router|always1~3_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~3_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 16'h0080;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q 
// )) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h008F;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (!\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_sint_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0001;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h00D5;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & 
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~3 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|cmd_demux|WideOr0~combout  & 
// ((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ) # (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout )))) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ) # (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .lut_mask = 16'h7770;
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # ((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFF80;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  = (\u1|nios|cpu|d_read~q  & (\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout )) # (!\u1|nios|cpu|d_read~q  & 
// (((!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ) # (!\u1|nios|cpu|d_write~q ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .lut_mask = 16'hAA3F;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # ((\u1|nios|cpu|d_write~q  
// & \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .lut_mask = 16'hA8A0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \u1|mm_interconnect_0|nios_data_master_translator|write_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q )

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0 .lut_mask = 16'h5500;
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ) # 
// ((!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_write~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'hB0A0;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout  = (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & !\u1|mm_interconnect_0|router|Equal1~2_combout )

	.dataa(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~1 .lut_mask = 16'h00AA;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout  = (\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// !\u1|mm_interconnect_0|router|Equal1~2_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 .lut_mask = 16'hC0E0;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hCD00;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout  = !\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h7500;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] 
// & \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// ((\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # 
// (!\u1|mm_interconnect_0|router_001|Equal1~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .lut_mask = 16'h002A;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  = (!\u1|nios|cpu|i_read~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// ((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ) # (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ))))

	.dataa(\u1|nios|cpu|i_read~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .lut_mask = 16'h4440;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout  = (!\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ) # (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .lut_mask = 16'h1110;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  = (!\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & !\u1|nios|cpu|i_read~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .lut_mask = 16'h000F;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = (\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & ((!\u1|mm_interconnect_0|router_001|Equal1~0_combout 
// ) # (!\u1|mm_interconnect_0|router_001|Equal1~1_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 16'h0888;
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  = (\u1|mm_interconnect_0|router|src_channel[3]~0_combout  & (\u1|mm_interconnect_0|router|src_channel[3]~1_combout  & (\u1|mm_interconnect_0|router|Equal1~2_combout  & 
// \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.datab(\u1|mm_interconnect_0|router|src_channel[3]~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hAA88;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h40CC;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hAB00;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  
// & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFABA;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ))

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used 
// [1]) # (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7270;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q )) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF5A0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder_combout  = \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~9 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~9_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~10 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~10_combout  = (\u1|nios|cpu|D_iw[11]~1_combout  & ((\u1|nios|cpu|F_iw[2]~9_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[11]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[2]~9_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~10 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \u1|nios|cpu|D_iw[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~9 (
// Equation(s):
// \u1|nios|cpu|Equal0~9_combout  = (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~9 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~10 (
// Equation(s):
// \u1|nios|cpu|Equal0~10_combout  = (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [0] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [2]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~10 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~0_combout  = (!\u1|nios|cpu|Equal0~10_combout  & ((!\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|Equal0~9_combout )))

	.dataa(\u1|nios|cpu|Equal0~9_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic~0 .lut_mask = 16'h005F;
defparam \u1|nios|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~8 (
// Equation(s):
// \u1|nios|cpu|Equal0~8_combout  = (!\u1|nios|cpu|D_iw [11] & (\u1|nios|cpu|D_iw [13] & !\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~8 .lut_mask = 16'h0050;
defparam \u1|nios|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~combout  = ((\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|Equal0~8_combout ))) # (!\u1|nios|cpu|D_ctrl_logic~0_combout )

	.dataa(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic .lut_mask = 16'hD555;
defparam \u1|nios|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \u1|nios|cpu|R_ctrl_logic (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[5]~13 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[5]~13_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[5]~1_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~18_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[5]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5]~13 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \u1|nios|cpu|W_alu_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[5]~13_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal4~0_combout  = (\u1|nios|cpu|W_alu_result [5] & (!\u1|nios|cpu|W_alu_result [6] & (\u1|nios|cpu|W_alu_result [4] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  = \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ (((\u1|mm_interconnect_0|router|Equal4~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout  & !\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_sint_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hAA6A;
defparam \u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & 
// (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout  & ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & 
// (!\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & !\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])) # (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & 
// ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h5200;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N11
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout  & 
// ((\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0B00;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N23
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cyclone10lp_lcell_comb \u1|led|always0~1 (
// Equation(s):
// \u1|led|always0~1_combout  = (\u1|nios|cpu|d_write~q  & (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & !\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(\u1|nios|cpu|d_write~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u1|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~1 .lut_mask = 16'h0002;
defparam \u1|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cyclone10lp_lcell_comb \u1|led|always0~2 (
// Equation(s):
// \u1|led|always0~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (\u1|led|always0~1_combout  & \u1|led|always0~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|led|always0~1_combout ),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|led|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~2 .lut_mask = 16'h1000;
defparam \u1|led|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cyclone10lp_lcell_comb \u1|led|data_out~0 (
// Equation(s):
// \u1|led|data_out~0_combout  = (\u1|led|always0~2_combout  & (\u1|nios|cpu|d_writedata [0])) # (!\u1|led|always0~2_combout  & ((\u1|led|data_out~q )))

	.dataa(\u1|led|always0~2_combout ),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|led|data_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|led|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|data_out~0 .lut_mask = 16'hD8D8;
defparam \u1|led|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N17
dffeas \u1|led|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|led|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|led|data_out .is_wysiwyg = "true";
defparam \u1|led|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~1 (
// Equation(s):
// \u1|esc_spi|Equal9~1_combout  = ((!\u1|esc_spi|state [4]) # (!\u1|esc_spi|Equal9~0_combout )) # (!\u1|esc_spi|state [0])

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(\u1|esc_spi|Equal9~0_combout ),
	.datad(\u1|esc_spi|state [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~1 .lut_mask = 16'h3FFF;
defparam \u1|esc_spi|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \u1|esc_spi|stateZero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|stateZero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|stateZero .is_wysiwyg = "true";
defparam \u1|esc_spi|stateZero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|SS_n~0 (
// Equation(s):
// \u1|esc_spi|SS_n~0_combout  = (\u1|esc_spi|spi_slave_select_reg [0]) # ((!\u1|esc_spi|SSO_reg~q  & ((!\u1|esc_spi|transmitting~q ) # (!\u1|esc_spi|stateZero~q ))))

	.dataa(\u1|esc_spi|SSO_reg~q ),
	.datab(\u1|esc_spi|stateZero~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [0]),
	.datad(\u1|esc_spi|transmitting~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|SS_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SS_n~0 .lut_mask = 16'hF1F5;
defparam \u1|esc_spi|SS_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cyclone10lp_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cyclone10lp_io_ibuf \reserved_reset_n~input (
	.i(reserved_reset_n),
	.ibar(gnd),
	.o(\reserved_reset_n~input_o ));
// synopsys translate_off
defparam \reserved_reset_n~input .bus_hold = "false";
defparam \reserved_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
