
<!-- Generated by PeakRDL-html <https://github.com/SystemRDL/PeakRDL-html> -->
<div>
<h1 id="_Content.name">dmem</h1>


<dl class="node-info">
    <dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd>
    <div id="_AbsAddrDetails"></div>
    <dt>Base Offset:</dt><dd class="address">0x10000000</dd>
    <dt>Size:</dt><dd class="address">0x8000</dd>
    
    <dt>Source:</dt><dd><a href="https://github.com/chili-chips-ba/wireguard-fpga/blob/main/3.build/csr_build/csr.rdl#L478" target="_blank">csr.rdl</a></dd>
    
</dl>
<h2>Description</h2>
<div id="_Content.desc">
<p>CPU Data Memory</p>
</div>

<h2>Contents</h2>

<table border="1">
    <tr>
        <th>Offset</th>
        <th>Identifier</th>
        <th>Name</th>
        <th></th>
    </tr>
</table>
</div>