# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_10.srcs/sources_1/new/program_Counter.vhd" \
"../../../../Lab_10.srcs/sim_1/new/program_Counter_TB.vhd" \

# Do not sort compile order
nosort
