
BRICK5_H743_176.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000144d0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08014768  08014768  00015768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080147b8  080147b8  000157b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080147c0  080147c0  000157c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080147c4  080147c4  000157c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  080147c8  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000e80  24000010  080147d8  00016010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000e90  080147d8  00016e90  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000305a0  00000000  00000000  0001603e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004d88  00000000  00000000  000465de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000026e0  00000000  00000000  0004b368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001e7e  00000000  00000000  0004da48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f571  00000000  00000000  0004f8c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000351f5  00000000  00000000  0008ee37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00191e75  00000000  00000000  000c402c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00255ea1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000ab8c  00000000  00000000  00255ee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000076  00000000  00000000  00260a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08014750 	.word	0x08014750

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08014750 	.word	0x08014750

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 ffd6 	bl	80015b8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 ff6a 	bl	80024e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f820 	bl	8000654 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000614:	f000 f89e 	bl	8000754 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 fde8 	bl	80011ec <MX_GPIO_Init>
  MX_DMA_Init();
 800061c:	f000 fd66 	bl	80010ec <MX_DMA_Init>
  MX_FMC_Init();
 8000620:	f000 fd94 	bl	800114c <MX_FMC_Init>
  MX_SAI1_Init();
 8000624:	f000 fb10 	bl	8000c48 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8000628:	f000 fb48 	bl	8000cbc <MX_SDMMC1_SD_Init>
  MX_UART5_Init();
 800062c:	f000 fc6c 	bl	8000f08 <MX_UART5_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000630:	f000 fd02 	bl	8001038 <MX_USB_OTG_FS_PCD_Init>
  MX_USB_OTG_HS_HCD_Init();
 8000634:	f000 fd32 	bl	800109c <MX_USB_OTG_HS_HCD_Init>
  MX_I2C3_Init();
 8000638:	f000 fac6 	bl	8000bc8 <MX_I2C3_Init>
  MX_SPI5_Init();
 800063c:	f000 fb62 	bl	8000d04 <MX_SPI5_Init>
  MX_ADC1_Init();
 8000640:	f000 f8c0 	bl	80007c4 <MX_ADC1_Init>
  MX_ADC3_Init();
 8000644:	f000 f9fe 	bl	8000a44 <MX_ADC3_Init>
  MX_TIM8_Init();
 8000648:	f000 fbb2 	bl	8000db0 <MX_TIM8_Init>
  MX_USART1_Init();
 800064c:	f000 fca8 	bl	8000fa0 <MX_USART1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <main+0x4c>

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b09c      	sub	sp, #112	@ 0x70
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800065e:	224c      	movs	r2, #76	@ 0x4c
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f014 f848 	bl	80146f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2220      	movs	r2, #32
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f014 f842 	bl	80146f8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000674:	2002      	movs	r0, #2
 8000676:	f009 fcd1 	bl	800a01c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800067a:	2300      	movs	r3, #0
 800067c:	603b      	str	r3, [r7, #0]
 800067e:	4b33      	ldr	r3, [pc, #204]	@ (800074c <SystemClock_Config+0xf8>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	4a32      	ldr	r2, [pc, #200]	@ (800074c <SystemClock_Config+0xf8>)
 8000684:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000688:	6193      	str	r3, [r2, #24]
 800068a:	4b30      	ldr	r3, [pc, #192]	@ (800074c <SystemClock_Config+0xf8>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000692:	603b      	str	r3, [r7, #0]
 8000694:	4b2e      	ldr	r3, [pc, #184]	@ (8000750 <SystemClock_Config+0xfc>)
 8000696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000698:	4a2d      	ldr	r2, [pc, #180]	@ (8000750 <SystemClock_Config+0xfc>)
 800069a:	f043 0301 	orr.w	r3, r3, #1
 800069e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000750 <SystemClock_Config+0xfc>)
 80006a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006a4:	f003 0301 	and.w	r3, r3, #1
 80006a8:	603b      	str	r3, [r7, #0]
 80006aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006ac:	bf00      	nop
 80006ae:	4b27      	ldr	r3, [pc, #156]	@ (800074c <SystemClock_Config+0xf8>)
 80006b0:	699b      	ldr	r3, [r3, #24]
 80006b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006ba:	d1f8      	bne.n	80006ae <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80006bc:	2323      	movs	r3, #35	@ 0x23
 80006be:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006c6:	2301      	movs	r3, #1
 80006c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ca:	2340      	movs	r3, #64	@ 0x40
 80006cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006ce:	2301      	movs	r3, #1
 80006d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80006da:	2305      	movs	r3, #5
 80006dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 80006de:	23c0      	movs	r3, #192	@ 0xc0
 80006e0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006e6:	2304      	movs	r3, #4
 80006e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80006ee:	2308      	movs	r3, #8
 80006f0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006fe:	4618      	mov	r0, r3
 8000700:	f009 fcd6 	bl	800a0b0 <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800070a:	f000 ff81 	bl	8001610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	233f      	movs	r3, #63	@ 0x3f
 8000710:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2303      	movs	r3, #3
 8000714:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800071a:	2308      	movs	r3, #8
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800071e:	2340      	movs	r3, #64	@ 0x40
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000722:	2340      	movs	r3, #64	@ 0x40
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000726:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800072a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800072c:	2340      	movs	r3, #64	@ 0x40
 800072e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2104      	movs	r1, #4
 8000734:	4618      	mov	r0, r3
 8000736:	f00a f915 	bl	800a964 <HAL_RCC_ClockConfig>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000740:	f000 ff66 	bl	8001610 <Error_Handler>
  }
}
 8000744:	bf00      	nop
 8000746:	3770      	adds	r7, #112	@ 0x70
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	58024800 	.word	0x58024800
 8000750:	58000400 	.word	0x58000400

08000754 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b0b0      	sub	sp, #192	@ 0xc0
 8000758:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800075a:	463b      	mov	r3, r7
 800075c:	22c0      	movs	r2, #192	@ 0xc0
 800075e:	2100      	movs	r1, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f013 ffc9 	bl	80146f8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC|RCC_PERIPHCLK_SDMMC
 8000766:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <PeriphCommonClock_Config+0x6c>)
 8000768:	f04f 0300 	mov.w	r3, #0
 800076c:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI5|RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 8000770:	2305      	movs	r3, #5
 8000772:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 80;
 8000774:	2350      	movs	r3, #80	@ 0x50
 8000776:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000778:	2302      	movs	r3, #2
 800077a:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 800077c:	2304      	movs	r3, #4
 800077e:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 4;
 8000780:	2304      	movs	r3, #4
 8000782:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000788:	2300      	movs	r3, #0
 800078a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000790:	2302      	movs	r3, #2
 8000792:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8000794:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000798:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800079a:	2300      	movs	r3, #0
 800079c:	657b      	str	r3, [r7, #84]	@ 0x54
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 800079e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007a2:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007a4:	463b      	mov	r3, r7
 80007a6:	4618      	mov	r0, r3
 80007a8:	f00a fc68 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <PeriphCommonClock_Config+0x62>
  {
    Error_Handler();
 80007b2:	f000 ff2d 	bl	8001610 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	37c0      	adds	r7, #192	@ 0xc0
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	81012000 	.word	0x81012000

080007c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	@ 0x28
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007ca:	f107 031c 	add.w	r3, r7, #28
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007d6:	463b      	mov	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]
 80007e4:	615a      	str	r2, [r3, #20]
 80007e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007e8:	4b92      	ldr	r3, [pc, #584]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80007ea:	4a93      	ldr	r2, [pc, #588]	@ (8000a38 <MX_ADC1_Init+0x274>)
 80007ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80007ee:	4b91      	ldr	r3, [pc, #580]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80007f0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007f6:	4b8f      	ldr	r3, [pc, #572]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007fc:	4b8d      	ldr	r3, [pc, #564]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80007fe:	2201      	movs	r2, #1
 8000800:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000802:	4b8c      	ldr	r3, [pc, #560]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000804:	2208      	movs	r2, #8
 8000806:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000808:	4b8a      	ldr	r3, [pc, #552]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800080a:	2200      	movs	r2, #0
 800080c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800080e:	4b89      	ldr	r3, [pc, #548]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000810:	2200      	movs	r2, #0
 8000812:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 16;
 8000814:	4b87      	ldr	r3, [pc, #540]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000816:	2210      	movs	r2, #16
 8000818:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800081a:	4b86      	ldr	r3, [pc, #536]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800081c:	2200      	movs	r2, #0
 800081e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000820:	4b84      	ldr	r3, [pc, #528]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000822:	2200      	movs	r2, #0
 8000824:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000826:	4b83      	ldr	r3, [pc, #524]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000828:	2200      	movs	r2, #0
 800082a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800082c:	4b81      	ldr	r3, [pc, #516]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800082e:	2203      	movs	r2, #3
 8000830:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000832:	4b80      	ldr	r3, [pc, #512]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000834:	2200      	movs	r2, #0
 8000836:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000838:	4b7e      	ldr	r3, [pc, #504]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800083a:	2200      	movs	r2, #0
 800083c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800083e:	4b7d      	ldr	r3, [pc, #500]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000840:	2200      	movs	r2, #0
 8000842:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000846:	4b7b      	ldr	r3, [pc, #492]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000848:	2201      	movs	r2, #1
 800084a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800084c:	4879      	ldr	r0, [pc, #484]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800084e:	f002 f8c9 	bl	80029e4 <HAL_ADC_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000858:	f000 feda 	bl	8001610 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	4873      	ldr	r0, [pc, #460]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000868:	f002 fe80 	bl	800356c <HAL_ADCEx_MultiModeConfigChannel>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000872:	f000 fecd 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000876:	4b71      	ldr	r3, [pc, #452]	@ (8000a3c <MX_ADC1_Init+0x278>)
 8000878:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800087a:	2306      	movs	r3, #6
 800087c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 800087e:	2305      	movs	r3, #5
 8000880:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000882:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000886:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000888:	2304      	movs	r3, #4
 800088a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000890:	2300      	movs	r3, #0
 8000892:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000894:	463b      	mov	r3, r7
 8000896:	4619      	mov	r1, r3
 8000898:	4866      	ldr	r0, [pc, #408]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800089a:	f002 fa45 	bl	8002d28 <HAL_ADC_ConfigChannel>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80008a4:	f000 feb4 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008a8:	230c      	movs	r3, #12
 80008aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008ac:	463b      	mov	r3, r7
 80008ae:	4619      	mov	r1, r3
 80008b0:	4860      	ldr	r0, [pc, #384]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80008b2:	f002 fa39 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80008bc:	f000 fea8 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008c0:	2312      	movs	r3, #18
 80008c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c4:	463b      	mov	r3, r7
 80008c6:	4619      	mov	r1, r3
 80008c8:	485a      	ldr	r0, [pc, #360]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80008ca:	f002 fa2d 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80008d4:	f000 fe9c 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80008d8:	2318      	movs	r3, #24
 80008da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008dc:	463b      	mov	r3, r7
 80008de:	4619      	mov	r1, r3
 80008e0:	4854      	ldr	r0, [pc, #336]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80008e2:	f002 fa21 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 80008ec:	f000 fe90 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80008f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f6:	463b      	mov	r3, r7
 80008f8:	4619      	mov	r1, r3
 80008fa:	484e      	ldr	r0, [pc, #312]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80008fc:	f002 fa14 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ADC1_Init+0x146>
  {
    Error_Handler();
 8000906:	f000 fe83 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800090a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800090e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000910:	463b      	mov	r3, r7
 8000912:	4619      	mov	r1, r3
 8000914:	4847      	ldr	r0, [pc, #284]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000916:	f002 fa07 	bl	8002d28 <HAL_ADC_ConfigChannel>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8000920:	f000 fe76 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000924:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000928:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092a:	463b      	mov	r3, r7
 800092c:	4619      	mov	r1, r3
 800092e:	4841      	ldr	r0, [pc, #260]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000930:	f002 f9fa 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 800093a:	f000 fe69 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800093e:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000942:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000944:	463b      	mov	r3, r7
 8000946:	4619      	mov	r1, r3
 8000948:	483a      	ldr	r0, [pc, #232]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800094a:	f002 f9ed 	bl	8002d28 <HAL_ADC_ConfigChannel>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 8000954:	f000 fe5c 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000958:	4b39      	ldr	r3, [pc, #228]	@ (8000a40 <MX_ADC1_Init+0x27c>)
 800095a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800095c:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000960:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000962:	463b      	mov	r3, r7
 8000964:	4619      	mov	r1, r3
 8000966:	4833      	ldr	r0, [pc, #204]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000968:	f002 f9de 	bl	8002d28 <HAL_ADC_ConfigChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 8000972:	f000 fe4d 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000976:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800097a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800097c:	463b      	mov	r3, r7
 800097e:	4619      	mov	r1, r3
 8000980:	482c      	ldr	r0, [pc, #176]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000982:	f002 f9d1 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_ADC1_Init+0x1cc>
  {
    Error_Handler();
 800098c:	f000 fe40 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000990:	f240 2306 	movw	r3, #518	@ 0x206
 8000994:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000996:	463b      	mov	r3, r7
 8000998:	4619      	mov	r1, r3
 800099a:	4826      	ldr	r0, [pc, #152]	@ (8000a34 <MX_ADC1_Init+0x270>)
 800099c:	f002 f9c4 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_ADC1_Init+0x1e6>
  {
    Error_Handler();
 80009a6:	f000 fe33 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80009aa:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 80009ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b0:	463b      	mov	r3, r7
 80009b2:	4619      	mov	r1, r3
 80009b4:	481f      	ldr	r0, [pc, #124]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80009b6:	f002 f9b7 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_ADC1_Init+0x200>
  {
    Error_Handler();
 80009c0:	f000 fe26 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 80009c4:	f240 2312 	movw	r3, #530	@ 0x212
 80009c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ca:	463b      	mov	r3, r7
 80009cc:	4619      	mov	r1, r3
 80009ce:	4819      	ldr	r0, [pc, #100]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80009d0:	f002 f9aa 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_ADC1_Init+0x21a>
  {
    Error_Handler();
 80009da:	f000 fe19 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 80009de:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80009e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e4:	463b      	mov	r3, r7
 80009e6:	4619      	mov	r1, r3
 80009e8:	4812      	ldr	r0, [pc, #72]	@ (8000a34 <MX_ADC1_Init+0x270>)
 80009ea:	f002 f99d 	bl	8002d28 <HAL_ADC_ConfigChannel>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 80009f4:	f000 fe0c 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 80009f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fe:	463b      	mov	r3, r7
 8000a00:	4619      	mov	r1, r3
 8000a02:	480c      	ldr	r0, [pc, #48]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000a04:	f002 f990 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_ADC1_Init+0x24e>
  {
    Error_Handler();
 8000a0e:	f000 fdff 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 8000a12:	f240 3306 	movw	r3, #774	@ 0x306
 8000a16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_ADC1_Init+0x270>)
 8000a1e:	f002 f983 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_ADC1_Init+0x268>
  {
    Error_Handler();
 8000a28:	f000 fdf2 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	3728      	adds	r7, #40	@ 0x28
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	2400002c 	.word	0x2400002c
 8000a38:	40022000 	.word	0x40022000
 8000a3c:	1d500080 	.word	0x1d500080
 8000a40:	10c00010 	.word	0x10c00010

08000a44 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b088      	sub	sp, #32
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
 8000a58:	615a      	str	r2, [r3, #20]
 8000a5a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000a5c:	4b57      	ldr	r3, [pc, #348]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a5e:	4a58      	ldr	r2, [pc, #352]	@ (8000bc0 <MX_ADC3_Init+0x17c>)
 8000a60:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000a62:	4b56      	ldr	r3, [pc, #344]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a64:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a68:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000a6a:	4b54      	ldr	r3, [pc, #336]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a70:	4b52      	ldr	r3, [pc, #328]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a76:	4b51      	ldr	r3, [pc, #324]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a78:	2204      	movs	r2, #4
 8000a7a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000a7c:	4b4f      	ldr	r3, [pc, #316]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a82:	4b4e      	ldr	r3, [pc, #312]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 8;
 8000a88:	4b4c      	ldr	r3, [pc, #304]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a8a:	2208      	movs	r2, #8
 8000a8c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a94:	4b49      	ldr	r3, [pc, #292]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a9a:	4b48      	ldr	r3, [pc, #288]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000aa0:	4b46      	ldr	r3, [pc, #280]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000aa6:	4b45      	ldr	r3, [pc, #276]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000aac:	4b43      	ldr	r3, [pc, #268]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000ab2:	4b42      	ldr	r3, [pc, #264]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 8000aba:	4b40      	ldr	r3, [pc, #256]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ac0:	483e      	ldr	r0, [pc, #248]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000ac2:	f001 ff8f 	bl	80029e4 <HAL_ADC_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 8000acc:	f000 fda0 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc4 <MX_ADC3_Init+0x180>)
 8000ad2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ad4:	2306      	movs	r3, #6
 8000ad6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000ad8:	2306      	movs	r3, #6
 8000ada:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000adc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ae0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ae2:	2304      	movs	r3, #4
 8000ae4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	4619      	mov	r1, r3
 8000af2:	4832      	ldr	r0, [pc, #200]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000af4:	f002 f918 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 8000afe:	f000 fd87 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b02:	230c      	movs	r3, #12
 8000b04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b06:	1d3b      	adds	r3, r7, #4
 8000b08:	4619      	mov	r1, r3
 8000b0a:	482c      	ldr	r0, [pc, #176]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b0c:	f002 f90c 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8000b16:	f000 fd7b 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b1a:	2312      	movs	r3, #18
 8000b1c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	4619      	mov	r1, r3
 8000b22:	4826      	ldr	r0, [pc, #152]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b24:	f002 f900 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_ADC3_Init+0xee>
  {
    Error_Handler();
 8000b2e:	f000 fd6f 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000b32:	2318      	movs	r3, #24
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4820      	ldr	r0, [pc, #128]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b3c:	f002 f8f4 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 8000b46:	f000 fd63 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000b4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	4619      	mov	r1, r3
 8000b54:	4819      	ldr	r0, [pc, #100]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b56:	f002 f8e7 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_ADC3_Init+0x120>
  {
    Error_Handler();
 8000b60:	f000 fd56 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000b64:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000b68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4813      	ldr	r0, [pc, #76]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b70:	f002 f8da 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_ADC3_Init+0x13a>
  {
    Error_Handler();
 8000b7a:	f000 fd49 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000b7e:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000b82:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	4619      	mov	r1, r3
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000b8a:	f002 f8cd 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_ADC3_Init+0x154>
  {
    Error_Handler();
 8000b94:	f000 fd3c 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b98:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000b9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4806      	ldr	r0, [pc, #24]	@ (8000bbc <MX_ADC3_Init+0x178>)
 8000ba4:	f002 f8c0 	bl	8002d28 <HAL_ADC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_ADC3_Init+0x16e>
  {
    Error_Handler();
 8000bae:	f000 fd2f 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000bb2:	bf00      	nop
 8000bb4:	3720      	adds	r7, #32
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	24000090 	.word	0x24000090
 8000bc0:	58026000 	.word	0x58026000
 8000bc4:	43210000 	.word	0x43210000

08000bc8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bce:	4a1c      	ldr	r2, [pc, #112]	@ (8000c40 <MX_I2C3_Init+0x78>)
 8000bd0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x307075B1;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c44 <MX_I2C3_Init+0x7c>)
 8000bd6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000bd8:	4b18      	ldr	r3, [pc, #96]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bde:	4b17      	ldr	r3, [pc, #92]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000be4:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000bea:	4b14      	ldr	r3, [pc, #80]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c02:	480e      	ldr	r0, [pc, #56]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c04:	f007 f962 	bl	8007ecc <HAL_I2C_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000c0e:	f000 fcff 	bl	8001610 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c12:	2100      	movs	r1, #0
 8000c14:	4809      	ldr	r0, [pc, #36]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c16:	f008 f8fe 	bl	8008e16 <HAL_I2CEx_ConfigAnalogFilter>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000c20:	f000 fcf6 	bl	8001610 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000c24:	2100      	movs	r1, #0
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_I2C3_Init+0x74>)
 8000c28:	f008 f940 	bl	8008eac <HAL_I2CEx_ConfigDigitalFilter>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000c32:	f000 fced 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2400016c 	.word	0x2400016c
 8000c40:	40005c00 	.word	0x40005c00
 8000c44:	307075b1 	.word	0x307075b1

08000c48 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000c4c:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000cb8 <MX_SAI1_Init+0x70>)
 8000c50:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000c52:	4b18      	ldr	r3, [pc, #96]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_ENABLE;
 8000c64:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c66:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000c6a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000c78:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c7a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000c7e:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000c98:	2302      	movs	r3, #2
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <MX_SAI1_Init+0x6c>)
 8000ca0:	f00c feea 	bl	800da78 <HAL_SAI_InitProtocol>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_SAI1_Init+0x66>
  {
    Error_Handler();
 8000caa:	f000 fcb1 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	240001c0 	.word	0x240001c0
 8000cb8:	40015804 	.word	0x40015804

08000cbc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8000d00 <MX_SDMMC1_SD_Init+0x44>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000cd4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000cd8:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_SDMMC1_SD_Init+0x40>)
 8000ce8:	f00d fd99 	bl	800e81e <HAL_SD_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8000cf2:	f000 fc8d 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	240002d0 	.word	0x240002d0
 8000d00:	52007000 	.word	0x52007000

08000d04 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000d08:	4b27      	ldr	r3, [pc, #156]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d0a:	4a28      	ldr	r2, [pc, #160]	@ (8000dac <MX_SPI5_Init+0xa8>)
 8000d0c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000d0e:	4b26      	ldr	r3, [pc, #152]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d10:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d14:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000d16:	4b24      	ldr	r3, [pc, #144]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d1c:	4b22      	ldr	r3, [pc, #136]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d1e:	2207      	movs	r2, #7
 8000d20:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d22:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d28:	4b1f      	ldr	r3, [pc, #124]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d30:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d34:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d36:	4b1c      	ldr	r3, [pc, #112]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d38:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000d3c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8000d50:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d56:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d5c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d64:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d70:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d88:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000d94:	4804      	ldr	r0, [pc, #16]	@ (8000da8 <MX_SPI5_Init+0xa4>)
 8000d96:	f00e fdeb 	bl	800f970 <HAL_SPI_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8000da0:	f000 fc36 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	2400034c 	.word	0x2400034c
 8000dac:	40015000 	.word	0x40015000

08000db0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b09a      	sub	sp, #104	@ 0x68
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000db6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]
 8000de0:	615a      	str	r2, [r3, #20]
 8000de2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	222c      	movs	r2, #44	@ 0x2c
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f013 fc84 	bl	80146f8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000df0:	4b43      	ldr	r3, [pc, #268]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000df2:	4a44      	ldr	r2, [pc, #272]	@ (8000f04 <MX_TIM8_Init+0x154>)
 8000df4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000df6:	4b42      	ldr	r3, [pc, #264]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfc:	4b40      	ldr	r3, [pc, #256]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 249;
 8000e02:	4b3f      	ldr	r3, [pc, #252]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e04:	22f9      	movs	r2, #249	@ 0xf9
 8000e06:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e08:	4b3d      	ldr	r3, [pc, #244]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e14:	4b3a      	ldr	r3, [pc, #232]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e16:	2280      	movs	r2, #128	@ 0x80
 8000e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000e1a:	4839      	ldr	r0, [pc, #228]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e1c:	f00e fee7 	bl	800fbee <HAL_TIM_Base_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8000e26:	f000 fbf3 	bl	8001610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e2e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000e30:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e34:	4619      	mov	r1, r3
 8000e36:	4832      	ldr	r0, [pc, #200]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e38:	f00f f8a6 	bl	800ff88 <HAL_TIM_ConfigClockSource>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8000e42:	f000 fbe5 	bl	8001610 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e46:	482e      	ldr	r0, [pc, #184]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e48:	f00e ff28 	bl	800fc9c <HAL_TIM_PWM_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8000e52:	f000 fbdd 	bl	8001610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e56:	2300      	movs	r3, #0
 8000e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e62:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e66:	4619      	mov	r1, r3
 8000e68:	4825      	ldr	r0, [pc, #148]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e6a:	f00f fd99 	bl	80109a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8000e74:	f000 fbcc 	bl	8001610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e78:	2360      	movs	r3, #96	@ 0x60
 8000e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e80:	2300      	movs	r3, #0
 8000e82:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e84:	2300      	movs	r3, #0
 8000e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e90:	2300      	movs	r3, #0
 8000e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e94:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e98:	2204      	movs	r2, #4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4818      	ldr	r0, [pc, #96]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000e9e:	f00e ff5f 	bl	800fd60 <HAL_TIM_PWM_ConfigChannel>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8000ea8:	f000 fbb2 	bl	8001610 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ec0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ece:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4807      	ldr	r0, [pc, #28]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000ee2:	f00f fdeb 	bl	8010abc <HAL_TIMEx_ConfigBreakDeadTime>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8000eec:	f000 fb90 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000ef0:	4803      	ldr	r0, [pc, #12]	@ (8000f00 <MX_TIM8_Init+0x150>)
 8000ef2:	f000 fe47 	bl	8001b84 <HAL_TIM_MspPostInit>

}
 8000ef6:	bf00      	nop
 8000ef8:	3768      	adds	r7, #104	@ 0x68
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	240003d4 	.word	0x240003d4
 8000f04:	40010400 	.word	0x40010400

08000f08 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000f0c:	4b22      	ldr	r3, [pc, #136]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f0e:	4a23      	ldr	r2, [pc, #140]	@ (8000f9c <MX_UART5_Init+0x94>)
 8000f10:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000f12:	4b21      	ldr	r3, [pc, #132]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f18:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000f20:	4b1d      	ldr	r3, [pc, #116]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000f26:	4b1c      	ldr	r3, [pc, #112]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f2e:	220c      	movs	r2, #12
 8000f30:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f32:	4b19      	ldr	r3, [pc, #100]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f38:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f3e:	4b16      	ldr	r3, [pc, #88]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f44:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f4a:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000f50:	4811      	ldr	r0, [pc, #68]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f52:	f00f fe31 	bl	8010bb8 <HAL_UART_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000f5c:	f000 fb58 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f60:	2100      	movs	r1, #0
 8000f62:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f64:	f010 fe39 	bl	8011bda <HAL_UARTEx_SetTxFifoThreshold>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000f6e:	f000 fb4f 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f72:	2100      	movs	r1, #0
 8000f74:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f76:	f010 fe6e 	bl	8011c56 <HAL_UARTEx_SetRxFifoThreshold>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000f80:	f000 fb46 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000f84:	4804      	ldr	r0, [pc, #16]	@ (8000f98 <MX_UART5_Init+0x90>)
 8000f86:	f010 fdef 	bl	8011b68 <HAL_UARTEx_DisableFifoMode>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000f90:	f000 fb3e 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	24000498 	.word	0x24000498
 8000f9c:	40005000 	.word	0x40005000

08000fa0 <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8000fa4:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fa6:	4a23      	ldr	r2, [pc, #140]	@ (8001034 <MX_USART1_Init+0x94>)
 8000fa8:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8000faa:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fb0:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8000fd0:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8000fd6:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	621a      	str	r2, [r3, #32]
  husart1.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	625a      	str	r2, [r3, #36]	@ 0x24
  husart1.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8000fe8:	4811      	ldr	r0, [pc, #68]	@ (8001030 <MX_USART1_Init+0x90>)
 8000fea:	f010 fec1 	bl	8011d70 <HAL_USART_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_USART1_Init+0x58>
  {
    Error_Handler();
 8000ff4:	f000 fb0c 	bl	8001610 <Error_Handler>
  }
  if (HAL_USARTEx_SetTxFifoThreshold(&husart1, USART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	480d      	ldr	r0, [pc, #52]	@ (8001030 <MX_USART1_Init+0x90>)
 8000ffc:	f011 fca4 	bl	8012948 <HAL_USARTEx_SetTxFifoThreshold>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_USART1_Init+0x6a>
  {
    Error_Handler();
 8001006:	f000 fb03 	bl	8001610 <Error_Handler>
  }
  if (HAL_USARTEx_SetRxFifoThreshold(&husart1, USART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800100a:	2100      	movs	r1, #0
 800100c:	4808      	ldr	r0, [pc, #32]	@ (8001030 <MX_USART1_Init+0x90>)
 800100e:	f011 fcd9 	bl	80129c4 <HAL_USARTEx_SetRxFifoThreshold>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_USART1_Init+0x7c>
  {
    Error_Handler();
 8001018:	f000 fafa 	bl	8001610 <Error_Handler>
  }
  if (HAL_USARTEx_DisableFifoMode(&husart1) != HAL_OK)
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <MX_USART1_Init+0x90>)
 800101e:	f011 fc5a 	bl	80128d6 <HAL_USARTEx_DisableFifoMode>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_USART1_Init+0x8c>
  {
    Error_Handler();
 8001028:	f000 faf2 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400052c 	.word	0x2400052c
 8001034:	40011000 	.word	0x40011000

08001038 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800103c:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800103e:	4a16      	ldr	r2, [pc, #88]	@ (8001098 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001040:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001042:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001044:	2209      	movs	r2, #9
 8001046:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001048:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800104a:	2202      	movs	r2, #2
 800104c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800104e:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001050:	2200      	movs	r2, #0
 8001052:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001054:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001056:	2202      	movs	r2, #2
 8001058:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800105c:	2200      	movs	r2, #0
 800105e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001062:	2200      	movs	r2, #0
 8001064:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001066:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001068:	2200      	movs	r2, #0
 800106a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800106e:	2200      	movs	r2, #0
 8001070:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001072:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001074:	2200      	movs	r2, #0
 8001076:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800107a:	2200      	movs	r2, #0
 800107c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001080:	f007 ff60 	bl	8008f44 <HAL_PCD_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800108a:	f000 fac1 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2400058c 	.word	0x2400058c
 8001098:	40080000 	.word	0x40080000

0800109c <MX_USB_OTG_HS_HCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_HCD_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80010a0:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010a2:	4a11      	ldr	r2, [pc, #68]	@ (80010e8 <MX_USB_OTG_HS_HCD_Init+0x4c>)
 80010a4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010a8:	2210      	movs	r2, #16
 80010aa:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80010ac:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010ba:	2202      	movs	r2, #2
 80010bc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80010c4:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80010ca:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 80010d2:	f005 f8d3 	bl	800627c <HAL_HCD_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_USB_OTG_HS_HCD_Init+0x44>
  {
    Error_Handler();
 80010dc:	f000 fa98 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	24000a70 	.word	0x24000a70
 80010e8:	40040000 	.word	0x40040000

080010ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <MX_DMA_Init+0x5c>)
 80010f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010f8:	4a13      	ldr	r2, [pc, #76]	@ (8001148 <MX_DMA_Init+0x5c>)
 80010fa:	f043 0301 	orr.w	r3, r3, #1
 80010fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_DMA_Init+0x5c>)
 8001104:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2100      	movs	r1, #0
 8001114:	200b      	movs	r0, #11
 8001116:	f002 fbe2 	bl	80038de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800111a:	200b      	movs	r0, #11
 800111c:	f002 fbf9 	bl	8003912 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2100      	movs	r1, #0
 8001124:	200d      	movs	r0, #13
 8001126:	f002 fbda 	bl	80038de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800112a:	200d      	movs	r0, #13
 800112c:	f002 fbf1 	bl	8003912 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	200e      	movs	r0, #14
 8001136:	f002 fbd2 	bl	80038de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800113a:	200e      	movs	r0, #14
 800113c:	f002 fbe9 	bl	8003912 <HAL_NVIC_EnableIRQ>

}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	58024400 	.word	0x58024400

0800114c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
 8001160:	615a      	str	r2, [r3, #20]
 8001162:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001166:	4a20      	ldr	r2, [pc, #128]	@ (80011e8 <MX_FMC_Init+0x9c>)
 8001168:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <MX_FMC_Init+0x98>)
 800116c:	2200      	movs	r2, #0
 800116e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8001170:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001172:	2201      	movs	r2, #1
 8001174:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8001176:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001178:	2208      	movs	r2, #8
 800117a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <MX_FMC_Init+0x98>)
 800117e:	2210      	movs	r2, #16
 8001180:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001184:	2240      	movs	r2, #64	@ 0x40
 8001186:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <MX_FMC_Init+0x98>)
 800118a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800118e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <MX_FMC_Init+0x98>)
 8001198:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800119c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <MX_FMC_Init+0x98>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <MX_FMC_Init+0x98>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80011aa:	2302      	movs	r3, #2
 80011ac:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 8;
 80011ae:	2308      	movs	r3, #8
 80011b0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 5;
 80011b2:	2305      	movs	r3, #5
 80011b4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 80011b6:	2306      	movs	r3, #6
 80011b8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80011ba:	2303      	movs	r3, #3
 80011bc:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	4619      	mov	r1, r3
 80011ca:	4806      	ldr	r0, [pc, #24]	@ (80011e4 <MX_FMC_Init+0x98>)
 80011cc:	f00e fb94 	bl	800f8f8 <HAL_SDRAM_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_FMC_Init+0x8e>
  {
    Error_Handler( );
 80011d6:	f000 fa1b 	bl	8001610 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80011da:	bf00      	nop
 80011dc:	3720      	adds	r7, #32
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	24000e50 	.word	0x24000e50
 80011e8:	52004140 	.word	0x52004140

080011ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08e      	sub	sp, #56	@ 0x38
 80011f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001202:	4bc1      	ldr	r3, [pc, #772]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001208:	4abf      	ldr	r2, [pc, #764]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001212:	4bbd      	ldr	r3, [pc, #756]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001218:	f003 0310 	and.w	r3, r3, #16
 800121c:	623b      	str	r3, [r7, #32]
 800121e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001220:	4bb9      	ldr	r3, [pc, #740]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001226:	4ab8      	ldr	r2, [pc, #736]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001228:	f043 0320 	orr.w	r3, r3, #32
 800122c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001230:	4bb5      	ldr	r3, [pc, #724]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001236:	f003 0320 	and.w	r3, r3, #32
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123e:	4bb2      	ldr	r3, [pc, #712]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001244:	4ab0      	ldr	r2, [pc, #704]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800124a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800124e:	4bae      	ldr	r3, [pc, #696]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001254:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001258:	61bb      	str	r3, [r7, #24]
 800125a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800125c:	4baa      	ldr	r3, [pc, #680]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800125e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001262:	4aa9      	ldr	r2, [pc, #676]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001264:	f043 0304 	orr.w	r3, r3, #4
 8001268:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800126c:	4ba6      	ldr	r3, [pc, #664]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001272:	f003 0304 	and.w	r3, r3, #4
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	4ba3      	ldr	r3, [pc, #652]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800127c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001280:	4aa1      	ldr	r2, [pc, #644]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800128a:	4b9f      	ldr	r3, [pc, #636]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800128c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001298:	4b9b      	ldr	r3, [pc, #620]	@ (8001508 <MX_GPIO_Init+0x31c>)
 800129a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800129e:	4a9a      	ldr	r2, [pc, #616]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012a8:	4b97      	ldr	r3, [pc, #604]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012b6:	4b94      	ldr	r3, [pc, #592]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012bc:	4a92      	ldr	r2, [pc, #584]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c6:	4b90      	ldr	r3, [pc, #576]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d4:	4b8c      	ldr	r3, [pc, #560]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012da:	4a8b      	ldr	r2, [pc, #556]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012dc:	f043 0308 	orr.w	r3, r3, #8
 80012e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e4:	4b88      	ldr	r3, [pc, #544]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80012f2:	4b85      	ldr	r3, [pc, #532]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f8:	4a83      	ldr	r2, [pc, #524]	@ (8001508 <MX_GPIO_Init+0x31c>)
 80012fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001302:	4b81      	ldr	r3, [pc, #516]	@ (8001508 <MX_GPIO_Init+0x31c>)
 8001304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	211c      	movs	r1, #28
 8001314:	487d      	ldr	r0, [pc, #500]	@ (800150c <MX_GPIO_Init+0x320>)
 8001316:	f004 ff73 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI5_CS_SR_GPIO_Port, SPI5_CS_SR_Pin, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	2108      	movs	r1, #8
 800131e:	487c      	ldr	r0, [pc, #496]	@ (8001510 <MX_GPIO_Init+0x324>)
 8001320:	f004 ff6e 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2170      	movs	r1, #112	@ 0x70
 8001328:	4879      	ldr	r0, [pc, #484]	@ (8001510 <MX_GPIO_Init+0x324>)
 800132a:	f004 ff69 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	2101      	movs	r1, #1
 8001332:	4878      	ldr	r0, [pc, #480]	@ (8001514 <MX_GPIO_Init+0x328>)
 8001334:	f004 ff64 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI6_CS_GPIO_Port, SPI6_CS_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2140      	movs	r1, #64	@ 0x40
 800133c:	4876      	ldr	r0, [pc, #472]	@ (8001518 <MX_GPIO_Init+0x32c>)
 800133e:	f004 ff5f 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001348:	4874      	ldr	r0, [pc, #464]	@ (800151c <MX_GPIO_Init+0x330>)
 800134a:	f004 ff59 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin, GPIO_PIN_SET);
 800134e:	2201      	movs	r2, #1
 8001350:	2170      	movs	r1, #112	@ 0x70
 8001352:	4870      	ldr	r0, [pc, #448]	@ (8001514 <MX_GPIO_Init+0x328>)
 8001354:	f004 ff54 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MUX_POT_S0_Pin MUX_POT_S1_Pin MUX_POT_S2_Pin */
  GPIO_InitStruct.Pin = MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin;
 8001358:	231c      	movs	r3, #28
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	4867      	ldr	r0, [pc, #412]	@ (800150c <MX_GPIO_Init+0x320>)
 8001370:	f004 fd96 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_CS_SR_Pin MUX_HAL_S1_Pin MUX_HAL_S0_Pin MUX_HAL_S2_Pin */
  GPIO_InitStruct.Pin = SPI5_CS_SR_Pin|MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin;
 8001374:	2378      	movs	r3, #120	@ 0x78
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001378:	2301      	movs	r3, #1
 800137a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001384:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001388:	4619      	mov	r1, r3
 800138a:	4861      	ldr	r0, [pc, #388]	@ (8001510 <MX_GPIO_Init+0x324>)
 800138c:	f004 fd88 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC1_A_Pin */
  GPIO_InitStruct.Pin = ENC1_A_Pin;
 8001390:	2301      	movs	r3, #1
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001394:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001398:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800139a:	2301      	movs	r3, #1
 800139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC1_A_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a2:	4619      	mov	r1, r3
 80013a4:	485e      	ldr	r0, [pc, #376]	@ (8001520 <MX_GPIO_Init+0x334>)
 80013a6:	f004 fd7b 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_B_Pin ENC2_B_Pin */
  GPIO_InitStruct.Pin = ENC1_B_Pin|ENC2_B_Pin;
 80013aa:	f640 0302 	movw	r3, #2050	@ 0x802
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013b4:	2301      	movs	r3, #1
 80013b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013bc:	4619      	mov	r1, r3
 80013be:	4858      	ldr	r0, [pc, #352]	@ (8001520 <MX_GPIO_Init+0x334>)
 80013c0:	f004 fd6e 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC2_A_Pin */
  GPIO_InitStruct.Pin = ENC2_A_Pin;
 80013c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC2_A_GPIO_Port, &GPIO_InitStruct);
 80013d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d8:	4619      	mov	r1, r3
 80013da:	4851      	ldr	r0, [pc, #324]	@ (8001520 <MX_GPIO_Init+0x334>)
 80013dc:	f004 fd60 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_A_Pin */
  GPIO_InitStruct.Pin = ENC3_A_Pin;
 80013e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_A_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	4845      	ldr	r0, [pc, #276]	@ (800150c <MX_GPIO_Init+0x320>)
 80013f6:	f004 fd53 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_B_Pin */
  GPIO_InitStruct.Pin = ENC3_B_Pin;
 80013fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001400:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001404:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001406:	2301      	movs	r3, #1
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_B_GPIO_Port, &GPIO_InitStruct);
 800140a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140e:	4619      	mov	r1, r3
 8001410:	483e      	ldr	r0, [pc, #248]	@ (800150c <MX_GPIO_Init+0x320>)
 8001412:	f004 fd45 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC4_A_Pin */
  GPIO_InitStruct.Pin = ENC4_A_Pin;
 8001416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800141c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001420:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001422:	2301      	movs	r3, #1
 8001424:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_A_GPIO_Port, &GPIO_InitStruct);
 8001426:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142a:	4619      	mov	r1, r3
 800142c:	483a      	ldr	r0, [pc, #232]	@ (8001518 <MX_GPIO_Init+0x32c>)
 800142e:	f004 fd37 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC4_B_Pin */
  GPIO_InitStruct.Pin = ENC4_B_Pin;
 8001432:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001438:	2300      	movs	r3, #0
 800143a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143c:	2301      	movs	r3, #1
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_B_GPIO_Port, &GPIO_InitStruct);
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	4619      	mov	r1, r3
 8001446:	4834      	ldr	r0, [pc, #208]	@ (8001518 <MX_GPIO_Init+0x32c>)
 8001448:	f004 fd2a 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI5_RES_OLED_Pin SPI5_DC_OLED_Pin SPI5_CS_OLED_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin;
 800144c:	2371      	movs	r3, #113	@ 0x71
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001450:	2301      	movs	r3, #1
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001458:	2300      	movs	r3, #0
 800145a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800145c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001460:	4619      	mov	r1, r3
 8001462:	482c      	ldr	r0, [pc, #176]	@ (8001514 <MX_GPIO_Init+0x328>)
 8001464:	f004 fd1c 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001468:	2302      	movs	r3, #2
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146c:	2302      	movs	r3, #2
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2300      	movs	r3, #0
 8001476:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001478:	2305      	movs	r3, #5
 800147a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800147c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001480:	4619      	mov	r1, r3
 8001482:	4824      	ldr	r0, [pc, #144]	@ (8001514 <MX_GPIO_Init+0x328>)
 8001484:	f004 fd0c 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI6_CS_Pin */
  GPIO_InitStruct.Pin = SPI6_CS_Pin;
 8001488:	2340      	movs	r3, #64	@ 0x40
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148c:	2301      	movs	r3, #1
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	2300      	movs	r3, #0
 8001496:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI6_CS_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149c:	4619      	mov	r1, r3
 800149e:	481e      	ldr	r0, [pc, #120]	@ (8001518 <MX_GPIO_Init+0x32c>)
 80014a0:	f004 fcfe 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014b4:	2305      	movs	r3, #5
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014bc:	4619      	mov	r1, r3
 80014be:	4816      	ldr	r0, [pc, #88]	@ (8001518 <MX_GPIO_Init+0x32c>)
 80014c0:	f004 fcee 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80014c4:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014d6:	2305      	movs	r3, #5
 80014d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014de:	4619      	mov	r1, r3
 80014e0:	480e      	ldr	r0, [pc, #56]	@ (800151c <MX_GPIO_Init+0x330>)
 80014e2:	f004 fcdd 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80014e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014fc:	4619      	mov	r1, r3
 80014fe:	4807      	ldr	r0, [pc, #28]	@ (800151c <MX_GPIO_Init+0x330>)
 8001500:	f004 fcce 	bl	8005ea0 <HAL_GPIO_Init>
 8001504:	e00e      	b.n	8001524 <MX_GPIO_Init+0x338>
 8001506:	bf00      	nop
 8001508:	58024400 	.word	0x58024400
 800150c:	58021c00 	.word	0x58021c00
 8001510:	58020000 	.word	0x58020000
 8001514:	58022000 	.word	0x58022000
 8001518:	58020c00 	.word	0x58020c00
 800151c:	58021800 	.word	0x58021800
 8001520:	58020400 	.word	0x58020400

  /*Configure GPIO pins : PG12 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001524:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8001536:	2305      	movs	r3, #5
 8001538:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	481b      	ldr	r0, [pc, #108]	@ (80015b0 <MX_GPIO_Init+0x3c4>)
 8001542:	f004 fcad 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001546:	2318      	movs	r3, #24
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001556:	2306      	movs	r3, #6
 8001558:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155e:	4619      	mov	r1, r3
 8001560:	4814      	ldr	r0, [pc, #80]	@ (80015b4 <MX_GPIO_Init+0x3c8>)
 8001562:	f004 fc9d 	bl	8005ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001566:	2320      	movs	r3, #32
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001572:	2300      	movs	r3, #0
 8001574:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001576:	2307      	movs	r3, #7
 8001578:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157e:	4619      	mov	r1, r3
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <MX_GPIO_Init+0x3c8>)
 8001582:	f004 fc8d 	bl	8005ea0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(ENC1_A_EXTI_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2006      	movs	r0, #6
 800158c:	f002 f9a7 	bl	80038de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC1_A_EXTI_IRQn);
 8001590:	2006      	movs	r0, #6
 8001592:	f002 f9be 	bl	8003912 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(ENC2_A_EXTI_IRQn, 0, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	2100      	movs	r1, #0
 800159a:	2028      	movs	r0, #40	@ 0x28
 800159c:	f002 f99f 	bl	80038de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC2_A_EXTI_IRQn);
 80015a0:	2028      	movs	r0, #40	@ 0x28
 80015a2:	f002 f9b6 	bl	8003912 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015a6:	bf00      	nop
 80015a8:	3738      	adds	r7, #56	@ 0x38
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	58021800 	.word	0x58021800
 80015b4:	58020400 	.word	0x58020400

080015b8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80015ca:	f002 f9bd 	bl	8003948 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80015ce:	2301      	movs	r3, #1
 80015d0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80015da:	231f      	movs	r3, #31
 80015dc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80015de:	2387      	movs	r3, #135	@ 0x87
 80015e0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80015e6:	2300      	movs	r3, #0
 80015e8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80015ea:	2301      	movs	r3, #1
 80015ec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80015ee:	2301      	movs	r3, #1
 80015f0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80015fa:	463b      	mov	r3, r7
 80015fc:	4618      	mov	r0, r3
 80015fe:	f002 f9db 	bl	80039b8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001602:	2004      	movs	r0, #4
 8001604:	f002 f9b8 	bl	8003978 <HAL_MPU_Enable>

}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001614:	b672      	cpsid	i
}
 8001616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <Error_Handler+0x8>

0800161c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001622:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <HAL_MspInit+0x30>)
 8001624:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001628:	4a08      	ldr	r2, [pc, #32]	@ (800164c <HAL_MspInit+0x30>)
 800162a:	f043 0302 	orr.w	r3, r3, #2
 800162e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <HAL_MspInit+0x30>)
 8001634:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	58024400 	.word	0x58024400

08001650 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b0be      	sub	sp, #248	@ 0xf8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001668:	f107 0320 	add.w	r3, r7, #32
 800166c:	22c0      	movs	r2, #192	@ 0xc0
 800166e:	2100      	movs	r1, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f013 f841 	bl	80146f8 <memset>
  if(hadc->Instance==ADC1)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6f      	ldr	r2, [pc, #444]	@ (8001838 <HAL_ADC_MspInit+0x1e8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	f040 8091 	bne.w	80017a4 <HAL_ADC_MspInit+0x154>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001682:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800168e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001692:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001696:	f107 0320 	add.w	r3, r7, #32
 800169a:	4618      	mov	r0, r3
 800169c:	f009 fcee 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 80016a6:	f7ff ffb3 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80016aa:	4b64      	ldr	r3, [pc, #400]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80016b0:	4a62      	ldr	r2, [pc, #392]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016b2:	f043 0320 	orr.w	r3, r3, #32
 80016b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80016ba:	4b60      	ldr	r3, [pc, #384]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	61fb      	str	r3, [r7, #28]
 80016c6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b5c      	ldr	r3, [pc, #368]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ce:	4a5b      	ldr	r2, [pc, #364]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d8:	4b58      	ldr	r3, [pc, #352]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	4b55      	ldr	r3, [pc, #340]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ec:	4a53      	ldr	r2, [pc, #332]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016f6:	4b51      	ldr	r3, [pc, #324]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80016f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INN3
    PA7     ------> ADC1_INP7
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = MUX_HAL_ANALO2_Pin;
 8001704:	2380      	movs	r3, #128	@ 0x80
 8001706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	2303      	movs	r3, #3
 800170c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800171a:	4619      	mov	r1, r3
 800171c:	4848      	ldr	r0, [pc, #288]	@ (8001840 <HAL_ADC_MspInit+0x1f0>)
 800171e:	f004 fbbf 	bl	8005ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MUX_HAL_ANALO_Pin;
 8001722:	2310      	movs	r3, #16
 8001724:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001728:	2303      	movs	r3, #3
 800172a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(MUX_HAL_ANALO_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001738:	4619      	mov	r1, r3
 800173a:	4842      	ldr	r0, [pc, #264]	@ (8001844 <HAL_ADC_MspInit+0x1f4>)
 800173c:	f004 fbb0 	bl	8005ea0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 8001740:	4b41      	ldr	r3, [pc, #260]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001742:	4a42      	ldr	r2, [pc, #264]	@ (800184c <HAL_ADC_MspInit+0x1fc>)
 8001744:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001746:	4b40      	ldr	r3, [pc, #256]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001748:	2209      	movs	r2, #9
 800174a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800174c:	4b3e      	ldr	r3, [pc, #248]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001752:	4b3d      	ldr	r3, [pc, #244]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001754:	2200      	movs	r2, #0
 8001756:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001758:	4b3b      	ldr	r3, [pc, #236]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800175a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800175e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001760:	4b39      	ldr	r3, [pc, #228]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001762:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001766:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001768:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800176a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800176e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001770:	4b35      	ldr	r3, [pc, #212]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001772:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001776:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001778:	4b33      	ldr	r3, [pc, #204]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800177a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800177e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001780:	4b31      	ldr	r3, [pc, #196]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001782:	2200      	movs	r2, #0
 8001784:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001786:	4830      	ldr	r0, [pc, #192]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 8001788:	f002 f956 	bl	8003a38 <HAL_DMA_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 8001792:	f7ff ff3d 	bl	8001610 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a2b      	ldr	r2, [pc, #172]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800179a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800179c:	4a2a      	ldr	r2, [pc, #168]	@ (8001848 <HAL_ADC_MspInit+0x1f8>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 80017a2:	e045      	b.n	8001830 <HAL_ADC_MspInit+0x1e0>
  else if(hadc->Instance==ADC3)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a29      	ldr	r2, [pc, #164]	@ (8001850 <HAL_ADC_MspInit+0x200>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d140      	bne.n	8001830 <HAL_ADC_MspInit+0x1e0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017ae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 80017ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017c2:	f107 0320 	add.w	r3, r7, #32
 80017c6:	4618      	mov	r0, r3
 80017c8:	f009 fc58 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <HAL_ADC_MspInit+0x186>
      Error_Handler();
 80017d2:	f7ff ff1d 	bl	8001610 <Error_Handler>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80017d6:	4b19      	ldr	r3, [pc, #100]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80017d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017dc:	4a17      	ldr	r2, [pc, #92]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80017de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017e6:	4b15      	ldr	r3, [pc, #84]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80017e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80017f4:	4b11      	ldr	r3, [pc, #68]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80017f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017fa:	4a10      	ldr	r2, [pc, #64]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 80017fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001800:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001804:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <HAL_ADC_MspInit+0x1ec>)
 8001806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800180a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MUX_POT_ANALO_Pin;
 8001812:	2320      	movs	r3, #32
 8001814:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001818:	2303      	movs	r3, #3
 800181a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001824:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001828:	4619      	mov	r1, r3
 800182a:	480a      	ldr	r0, [pc, #40]	@ (8001854 <HAL_ADC_MspInit+0x204>)
 800182c:	f004 fb38 	bl	8005ea0 <HAL_GPIO_Init>
}
 8001830:	bf00      	nop
 8001832:	37f8      	adds	r7, #248	@ 0xf8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	40022000 	.word	0x40022000
 800183c:	58024400 	.word	0x58024400
 8001840:	58020000 	.word	0x58020000
 8001844:	58020800 	.word	0x58020800
 8001848:	240000f4 	.word	0x240000f4
 800184c:	40020040 	.word	0x40020040
 8001850:	58026000 	.word	0x58026000
 8001854:	58021c00 	.word	0x58021c00

08001858 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b0ba      	sub	sp, #232	@ 0xe8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	22c0      	movs	r2, #192	@ 0xc0
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f012 ff3d 	bl	80146f8 <memset>
  if(hi2c->Instance==I2C3)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a2f      	ldr	r2, [pc, #188]	@ (8001940 <HAL_I2C_MspInit+0xe8>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d156      	bne.n	8001936 <HAL_I2C_MspInit+0xde>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001888:	f04f 0208 	mov.w	r2, #8
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001894:	2300      	movs	r3, #0
 8001896:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189a:	f107 0310 	add.w	r3, r7, #16
 800189e:	4618      	mov	r0, r3
 80018a0:	f009 fbec 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80018aa:	f7ff feb1 	bl	8001610 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ae:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 80018b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b4:	4a23      	ldr	r2, [pc, #140]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 80018b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018be:	4b21      	ldr	r3, [pc, #132]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 80018c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PH7     ------> I2C3_SCL
    PH8     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80018cc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80018d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d4:	2312      	movs	r3, #18
 80018d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018e6:	2304      	movs	r3, #4
 80018e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018f0:	4619      	mov	r1, r3
 80018f2:	4815      	ldr	r0, [pc, #84]	@ (8001948 <HAL_I2C_MspInit+0xf0>)
 80018f4:	f004 fad4 	bl	8005ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 80018fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018fe:	4a11      	ldr	r2, [pc, #68]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 8001900:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001904:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001908:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <HAL_I2C_MspInit+0xec>)
 800190a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800190e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	2048      	movs	r0, #72	@ 0x48
 800191c:	f001 ffdf 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8001920:	2048      	movs	r0, #72	@ 0x48
 8001922:	f001 fff6 	bl	8003912 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	2049      	movs	r0, #73	@ 0x49
 800192c:	f001 ffd7 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8001930:	2049      	movs	r0, #73	@ 0x49
 8001932:	f001 ffee 	bl	8003912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001936:	bf00      	nop
 8001938:	37e8      	adds	r7, #232	@ 0xe8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40005c00 	.word	0x40005c00
 8001944:	58024400 	.word	0x58024400
 8001948:	58021c00 	.word	0x58021c00

0800194c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a2a      	ldr	r2, [pc, #168]	@ (8001a14 <HAL_SD_MspInit+0xc8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d14d      	bne.n	8001a0a <HAL_SD_MspInit+0xbe>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800196e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 8001970:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001974:	4a28      	ldr	r2, [pc, #160]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 8001976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800197a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800197e:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 8001980:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800198c:	4b22      	ldr	r3, [pc, #136]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 800198e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001992:	4a21      	ldr	r2, [pc, #132]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 8001994:	f043 0304 	orr.w	r3, r3, #4
 8001998:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800199c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 800199e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 80019ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019b0:	4a19      	ldr	r2, [pc, #100]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 80019b2:	f043 0308 	orr.w	r3, r3, #8
 80019b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <HAL_SD_MspInit+0xcc>)
 80019bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80019c8:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80019cc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d6:	2303      	movs	r3, #3
 80019d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80019da:	230c      	movs	r3, #12
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	480d      	ldr	r0, [pc, #52]	@ (8001a1c <HAL_SD_MspInit+0xd0>)
 80019e6:	f004 fa5b 	bl	8005ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019ea:	2304      	movs	r3, #4
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80019fa:	230c      	movs	r3, #12
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <HAL_SD_MspInit+0xd4>)
 8001a06:	f004 fa4b 	bl	8005ea0 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001a0a:	bf00      	nop
 8001a0c:	3728      	adds	r7, #40	@ 0x28
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	52007000 	.word	0x52007000
 8001a18:	58024400 	.word	0x58024400
 8001a1c:	58020800 	.word	0x58020800
 8001a20:	58020c00 	.word	0x58020c00

08001a24 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a23      	ldr	r2, [pc, #140]	@ (8001ad0 <HAL_SPI_MspInit+0xac>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d13f      	bne.n	8001ac6 <HAL_SPI_MspInit+0xa2>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001a46:	4b23      	ldr	r3, [pc, #140]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a4c:	4a21      	ldr	r2, [pc, #132]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a56:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a6c:	f043 0320 	orr.w	r3, r3, #32
 8001a70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a74:	4b17      	ldr	r3, [pc, #92]	@ (8001ad4 <HAL_SPI_MspInit+0xb0>)
 8001a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7a:	f003 0320 	and.w	r3, r3, #32
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001a82:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001a94:	2305      	movs	r3, #5
 8001a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480e      	ldr	r0, [pc, #56]	@ (8001ad8 <HAL_SPI_MspInit+0xb4>)
 8001aa0:	f004 f9fe 	bl	8005ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001aa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001ab6:	2305      	movs	r3, #5
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <HAL_SPI_MspInit+0xb4>)
 8001ac2:	f004 f9ed 	bl	8005ea0 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001ac6:	bf00      	nop
 8001ac8:	3728      	adds	r7, #40	@ 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40015000 	.word	0x40015000
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	58021400 	.word	0x58021400

08001adc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a22      	ldr	r2, [pc, #136]	@ (8001b74 <HAL_TIM_Base_MspInit+0x98>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d13e      	bne.n	8001b6c <HAL_TIM_Base_MspInit+0x90>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001aee:	4b22      	ldr	r3, [pc, #136]	@ (8001b78 <HAL_TIM_Base_MspInit+0x9c>)
 8001af0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001af4:	4a20      	ldr	r2, [pc, #128]	@ (8001b78 <HAL_TIM_Base_MspInit+0x9c>)
 8001af6:	f043 0302 	orr.w	r3, r3, #2
 8001afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001afe:	4b1e      	ldr	r3, [pc, #120]	@ (8001b78 <HAL_TIM_Base_MspInit+0x9c>)
 8001b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* TIM8_CH2 Init */
    hdma_tim8_ch2.Instance = DMA1_Stream3;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b80 <HAL_TIM_Base_MspInit+0xa4>)
 8001b10:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Request = DMA_REQUEST_TIM8_CH2;
 8001b12:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b14:	2230      	movs	r2, #48	@ 0x30
 8001b16:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b18:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b1a:	2240      	movs	r2, #64	@ 0x40
 8001b1c:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001b24:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b2a:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b2c:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b32:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b34:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b3a:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8001b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001b42:	4b0e      	ldr	r3, [pc, #56]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b44:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b48:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8001b50:	480a      	ldr	r0, [pc, #40]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b52:	f001 ff71 	bl	8003a38 <HAL_DMA_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001b5c:	f7ff fd58 	bl	8001610 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a06      	ldr	r2, [pc, #24]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b64:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b66:	4a05      	ldr	r2, [pc, #20]	@ (8001b7c <HAL_TIM_Base_MspInit+0xa0>)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8001b6c:	bf00      	nop
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40010400 	.word	0x40010400
 8001b78:	58024400 	.word	0x58024400
 8001b7c:	24000420 	.word	0x24000420
 8001b80:	40020058 	.word	0x40020058

08001b84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a12      	ldr	r2, [pc, #72]	@ (8001bec <HAL_TIM_MspPostInit+0x68>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d11e      	bne.n	8001be4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba6:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <HAL_TIM_MspPostInit+0x6c>)
 8001ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bac:	4a10      	ldr	r2, [pc, #64]	@ (8001bf0 <HAL_TIM_MspPostInit+0x6c>)
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <HAL_TIM_MspPostInit+0x6c>)
 8001bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd8:	f107 030c 	add.w	r3, r7, #12
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <HAL_TIM_MspPostInit+0x70>)
 8001be0:	f004 f95e 	bl	8005ea0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001be4:	bf00      	nop
 8001be6:	3720      	adds	r7, #32
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40010400 	.word	0x40010400
 8001bf0:	58024400 	.word	0x58024400
 8001bf4:	58020800 	.word	0x58020800

08001bf8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b0ba      	sub	sp, #232	@ 0xe8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	22c0      	movs	r2, #192	@ 0xc0
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f012 fd6d 	bl	80146f8 <memset>
  if(huart->Instance==UART5)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a27      	ldr	r2, [pc, #156]	@ (8001cc0 <HAL_UART_MspInit+0xc8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d146      	bne.n	8001cb6 <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001c28:	f04f 0202 	mov.w	r2, #2
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f009 fa1c 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c4a:	f7ff fce1 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c54:	4a1b      	ldr	r2, [pc, #108]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c5a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c5e:	4b19      	ldr	r3, [pc, #100]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6c:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c72:	4a14      	ldr	r2, [pc, #80]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c74:	f043 0302 	orr.w	r3, r3, #2
 8001c78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_UART_MspInit+0xcc>)
 8001c7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c8a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001ca4:	230e      	movs	r3, #14
 8001ca6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <HAL_UART_MspInit+0xd0>)
 8001cb2:	f004 f8f5 	bl	8005ea0 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8001cb6:	bf00      	nop
 8001cb8:	37e8      	adds	r7, #232	@ 0xe8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40005000 	.word	0x40005000
 8001cc4:	58024400 	.word	0x58024400
 8001cc8:	58020400 	.word	0x58020400

08001ccc <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b0ba      	sub	sp, #232	@ 0xe8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ce4:	f107 0310 	add.w	r3, r7, #16
 8001ce8:	22c0      	movs	r2, #192	@ 0xc0
 8001cea:	2100      	movs	r1, #0
 8001cec:	4618      	mov	r0, r3
 8001cee:	f012 fd03 	bl	80146f8 <memset>
  if(husart->Instance==USART1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a27      	ldr	r2, [pc, #156]	@ (8001d94 <HAL_USART_MspInit+0xc8>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d146      	bne.n	8001d8a <HAL_USART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cfc:	f04f 0201 	mov.w	r2, #1
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d0e:	f107 0310 	add.w	r3, r7, #16
 8001d12:	4618      	mov	r0, r3
 8001d14:	f009 f9b2 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <HAL_USART_MspInit+0x56>
    {
      Error_Handler();
 8001d1e:	f7ff fc77 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d22:	4b1d      	ldr	r3, [pc, #116]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d28:	4a1b      	ldr	r2, [pc, #108]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d2a:	f043 0310 	orr.w	r3, r3, #16
 8001d2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d32:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d40:	4b15      	ldr	r3, [pc, #84]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d46:	4a14      	ldr	r2, [pc, #80]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <HAL_USART_MspInit+0xcc>)
 8001d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001d5e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d78:	2307      	movs	r3, #7
 8001d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d82:	4619      	mov	r1, r3
 8001d84:	4805      	ldr	r0, [pc, #20]	@ (8001d9c <HAL_USART_MspInit+0xd0>)
 8001d86:	f004 f88b 	bl	8005ea0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001d8a:	bf00      	nop
 8001d8c:	37e8      	adds	r7, #232	@ 0xe8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40011000 	.word	0x40011000
 8001d98:	58024400 	.word	0x58024400
 8001d9c:	58020000 	.word	0x58020000

08001da0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b0ba      	sub	sp, #232	@ 0xe8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001db8:	f107 0310 	add.w	r3, r7, #16
 8001dbc:	22c0      	movs	r2, #192	@ 0xc0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f012 fc99 	bl	80146f8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a2c      	ldr	r2, [pc, #176]	@ (8001e7c <HAL_PCD_MspInit+0xdc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d151      	bne.n	8001e74 <HAL_PCD_MspInit+0xd4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001dd0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001ddc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	4618      	mov	r0, r3
 8001dea:	f009 f947 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001df4:	f7ff fc0c 	bl	8001610 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001df8:	f008 f94a 	bl	800a090 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfc:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e02:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e1a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001e34:	230a      	movs	r3, #10
 8001e36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4810      	ldr	r0, [pc, #64]	@ (8001e84 <HAL_PCD_MspInit+0xe4>)
 8001e42:	f004 f82d 	bl	8005ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001e4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e56:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <HAL_PCD_MspInit+0xe0>)
 8001e58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2100      	movs	r1, #0
 8001e68:	2065      	movs	r0, #101	@ 0x65
 8001e6a:	f001 fd38 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001e6e:	2065      	movs	r0, #101	@ 0x65
 8001e70:	f001 fd4f 	bl	8003912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001e74:	bf00      	nop
 8001e76:	37e8      	adds	r7, #232	@ 0xe8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40080000 	.word	0x40080000
 8001e80:	58024400 	.word	0x58024400
 8001e84:	58020000 	.word	0x58020000

08001e88 <HAL_HCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhcd: HCD handle pointer
  * @retval None
  */
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0ba      	sub	sp, #232	@ 0xe8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ea0:	f107 0310 	add.w	r3, r7, #16
 8001ea4:	22c0      	movs	r2, #192	@ 0xc0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f012 fc25 	bl	80146f8 <memset>
  if(hhcd->Instance==USB_OTG_HS)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a2c      	ldr	r2, [pc, #176]	@ (8001f64 <HAL_HCD_MspInit+0xdc>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d151      	bne.n	8001f5c <HAL_HCD_MspInit+0xd4>

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001eb8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001ec4:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ecc:	f107 0310 	add.w	r3, r7, #16
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f009 f8d3 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8001edc:	f7ff fb98 	bl	8001610 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001ee0:	f008 f8d6 	bl	800a090 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee4:	4b20      	ldr	r3, [pc, #128]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eea:	4a1f      	ldr	r2, [pc, #124]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001eec:	f043 0302 	orr.w	r3, r3, #2
 8001ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001f02:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001f06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f22:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f26:	4619      	mov	r1, r3
 8001f28:	4810      	ldr	r0, [pc, #64]	@ (8001f6c <HAL_HCD_MspInit+0xe4>)
 8001f2a:	f003 ffb9 	bl	8005ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001f30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f34:	4a0c      	ldr	r2, [pc, #48]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001f36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f3a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <HAL_HCD_MspInit+0xe0>)
 8001f40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2100      	movs	r1, #0
 8001f50:	204d      	movs	r0, #77	@ 0x4d
 8001f52:	f001 fcc4 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8001f56:	204d      	movs	r0, #77	@ 0x4d
 8001f58:	f001 fcdb 	bl	8003912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 8001f5c:	bf00      	nop
 8001f5e:	37e8      	adds	r7, #232	@ 0xe8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40040000 	.word	0x40040000
 8001f68:	58024400 	.word	0x58024400
 8001f6c:	58020400 	.word	0x58020400

08001f70 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001f84:	4b34      	ldr	r3, [pc, #208]	@ (8002058 <HAL_FMC_MspInit+0xe8>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d161      	bne.n	8002050 <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 8001f8c:	4b32      	ldr	r3, [pc, #200]	@ (8002058 <HAL_FMC_MspInit+0xe8>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001f92:	4b32      	ldr	r3, [pc, #200]	@ (800205c <HAL_FMC_MspInit+0xec>)
 8001f94:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f98:	4a30      	ldr	r2, [pc, #192]	@ (800205c <HAL_FMC_MspInit+0xec>)
 8001f9a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f9e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	@ (800205c <HAL_FMC_MspInit+0xec>)
 8001fa4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	683b      	ldr	r3, [r7, #0]
  PG8   ------> FMC_SDCLK
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001fb0:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001fb4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fc2:	230c      	movs	r3, #12
 8001fc4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4825      	ldr	r0, [pc, #148]	@ (8002060 <HAL_FMC_MspInit+0xf0>)
 8001fcc:	f003 ff68 	bl	8005ea0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001fd0:	230d      	movs	r3, #13
 8001fd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fe0:	230c      	movs	r3, #12
 8001fe2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	481e      	ldr	r0, [pc, #120]	@ (8002064 <HAL_FMC_MspInit+0xf4>)
 8001fea:	f003 ff59 	bl	8005ea0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001fee:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001ff2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002000:	230c      	movs	r3, #12
 8002002:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002004:	1d3b      	adds	r3, r7, #4
 8002006:	4619      	mov	r1, r3
 8002008:	4817      	ldr	r0, [pc, #92]	@ (8002068 <HAL_FMC_MspInit+0xf8>)
 800200a:	f003 ff49 	bl	8005ea0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800200e:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002012:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002020:	230c      	movs	r3, #12
 8002022:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	4619      	mov	r1, r3
 8002028:	4810      	ldr	r0, [pc, #64]	@ (800206c <HAL_FMC_MspInit+0xfc>)
 800202a:	f003 ff39 	bl	8005ea0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800202e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002032:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002040:	230c      	movs	r3, #12
 8002042:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4619      	mov	r1, r3
 8002048:	4809      	ldr	r0, [pc, #36]	@ (8002070 <HAL_FMC_MspInit+0x100>)
 800204a:	f003 ff29 	bl	8005ea0 <HAL_GPIO_Init>
 800204e:	e000      	b.n	8002052 <HAL_FMC_MspInit+0xe2>
    return;
 8002050:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	24000e84 	.word	0x24000e84
 800205c:	58024400 	.word	0x58024400
 8002060:	58021400 	.word	0x58021400
 8002064:	58020800 	.word	0x58020800
 8002068:	58021800 	.word	0x58021800
 800206c:	58021000 	.word	0x58021000
 8002070:	58020c00 	.word	0x58020c00

08002074 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800207c:	f7ff ff78 	bl	8001f70 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b0ba      	sub	sp, #232	@ 0xe8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002090:	f107 0310 	add.w	r3, r7, #16
 8002094:	22c0      	movs	r2, #192	@ 0xc0
 8002096:	2100      	movs	r1, #0
 8002098:	4618      	mov	r0, r3
 800209a:	f012 fb2d 	bl	80146f8 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a4d      	ldr	r2, [pc, #308]	@ (80021d8 <HAL_SAI_MspInit+0x150>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	f040 8092 	bne.w	80021ce <HAL_SAI_MspInit+0x146>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80020aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 80020b6:	2305      	movs	r3, #5
 80020b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 98;
 80020ba:	2362      	movs	r3, #98	@ 0x62
 80020bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 10;
 80020be:	230a      	movs	r3, #10
 80020c0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 80020c2:	230a      	movs	r3, #10
 80020c4:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 10;
 80020c6:	230a      	movs	r3, #10
 80020c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80020ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80020d0:	2300      	movs	r3, #0
 80020d2:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 2490.0;
 80020d4:	f640 13ba 	movw	r3, #2490	@ 0x9ba
 80020d8:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 80020da:	2302      	movs	r3, #2
 80020dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020de:	f107 0310 	add.w	r3, r7, #16
 80020e2:	4618      	mov	r0, r3
 80020e4:	f008 ffca 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_SAI_MspInit+0x6a>
    {
      Error_Handler();
 80020ee:	f7ff fa8f 	bl	8001610 <Error_Handler>
    }

    if (SAI1_client == 0)
 80020f2:	4b3a      	ldr	r3, [pc, #232]	@ (80021dc <HAL_SAI_MspInit+0x154>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d116      	bne.n	8002128 <HAL_SAI_MspInit+0xa0>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80020fa:	4b39      	ldr	r3, [pc, #228]	@ (80021e0 <HAL_SAI_MspInit+0x158>)
 80020fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002100:	4a37      	ldr	r2, [pc, #220]	@ (80021e0 <HAL_SAI_MspInit+0x158>)
 8002102:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002106:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800210a:	4b35      	ldr	r3, [pc, #212]	@ (80021e0 <HAL_SAI_MspInit+0x158>)
 800210c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002110:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8002118:	2200      	movs	r2, #0
 800211a:	2100      	movs	r1, #0
 800211c:	2057      	movs	r0, #87	@ 0x57
 800211e:	f001 fbde 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002122:	2057      	movs	r0, #87	@ 0x57
 8002124:	f001 fbf5 	bl	8003912 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8002128:	4b2c      	ldr	r3, [pc, #176]	@ (80021dc <HAL_SAI_MspInit+0x154>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3301      	adds	r3, #1
 800212e:	4a2b      	ldr	r2, [pc, #172]	@ (80021dc <HAL_SAI_MspInit+0x154>)
 8002130:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002132:	2374      	movs	r3, #116	@ 0x74
 8002134:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	2300      	movs	r3, #0
 8002146:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800214a:	2306      	movs	r3, #6
 800214c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002150:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002154:	4619      	mov	r1, r3
 8002156:	4823      	ldr	r0, [pc, #140]	@ (80021e4 <HAL_SAI_MspInit+0x15c>)
 8002158:	f003 fea2 	bl	8005ea0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 800215c:	4b22      	ldr	r3, [pc, #136]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 800215e:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <HAL_SAI_MspInit+0x164>)
 8002160:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8002162:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 8002164:	2257      	movs	r2, #87	@ 0x57
 8002166:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002168:	4b1f      	ldr	r3, [pc, #124]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 800216a:	2240      	movs	r2, #64	@ 0x40
 800216c:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800216e:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 8002170:	2200      	movs	r2, #0
 8002172:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8002174:	4b1c      	ldr	r3, [pc, #112]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 8002176:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800217a:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800217c:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 800217e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002182:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002184:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 8002186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800218a:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800218c:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 800218e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002192:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 8002196:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800219a:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800219c:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 800219e:	2200      	movs	r2, #0
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80021a2:	4811      	ldr	r0, [pc, #68]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 80021a4:	f001 fc48 	bl	8003a38 <HAL_DMA_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_SAI_MspInit+0x12a>
    {
      Error_Handler();
 80021ae:	f7ff fa2f 	bl	8001610 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a0c      	ldr	r2, [pc, #48]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 80021b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80021ba:	4a0b      	ldr	r2, [pc, #44]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a09      	ldr	r2, [pc, #36]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 80021c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80021c8:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <HAL_SAI_MspInit+0x160>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6393      	str	r3, [r2, #56]	@ 0x38

    }
}
 80021ce:	bf00      	nop
 80021d0:	37e8      	adds	r7, #232	@ 0xe8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40015804 	.word	0x40015804
 80021dc:	24000e88 	.word	0x24000e88
 80021e0:	58024400 	.word	0x58024400
 80021e4:	58021000 	.word	0x58021000
 80021e8:	24000258 	.word	0x24000258
 80021ec:	40020010 	.word	0x40020010

080021f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <NMI_Handler+0x4>

080021f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <HardFault_Handler+0x4>

08002200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <MemManage_Handler+0x4>

08002208 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <BusFault_Handler+0x4>

08002210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <UsageFault_Handler+0x4>

08002218 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002246:	f000 f9bf 	bl	80025c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}

0800224e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC1_A_Pin);
 8002252:	2001      	movs	r0, #1
 8002254:	f003 ffed 	bl	8006232 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}

0800225c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002260:	4802      	ldr	r0, [pc, #8]	@ (800226c <DMA1_Stream0_IRQHandler+0x10>)
 8002262:	f002 fca9 	bl	8004bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	24000258 	.word	0x24000258

08002270 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002274:	4802      	ldr	r0, [pc, #8]	@ (8002280 <DMA1_Stream2_IRQHandler+0x10>)
 8002276:	f002 fc9f 	bl	8004bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	240000f4 	.word	0x240000f4

08002284 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8002288:	4802      	ldr	r0, [pc, #8]	@ (8002294 <DMA1_Stream3_IRQHandler+0x10>)
 800228a:	f002 fc95 	bl	8004bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	24000420 	.word	0x24000420

08002298 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_A_Pin);
 800229c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80022a0:	f003 ffc7 	bl	8006232 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC3_B_Pin);
 80022a4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80022a8:	f003 ffc3 	bl	8006232 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC4_A_Pin);
 80022ac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80022b0:	f003 ffbf 	bl	8006232 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80022bc:	4802      	ldr	r0, [pc, #8]	@ (80022c8 <I2C3_EV_IRQHandler+0x10>)
 80022be:	f005 fea1 	bl	8008004 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2400016c 	.word	0x2400016c

080022cc <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80022d0:	4802      	ldr	r0, [pc, #8]	@ (80022dc <I2C3_ER_IRQHandler+0x10>)
 80022d2:	f005 feb1 	bl	8008038 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	2400016c 	.word	0x2400016c

080022e0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 80022e4:	4802      	ldr	r0, [pc, #8]	@ (80022f0 <OTG_HS_IRQHandler+0x10>)
 80022e6:	f004 f826 	bl	8006336 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	24000a70 	.word	0x24000a70

080022f4 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 80022f8:	4802      	ldr	r0, [pc, #8]	@ (8002304 <SAI1_IRQHandler+0x10>)
 80022fa:	f00b ff29 	bl	800e150 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	240001c0 	.word	0x240001c0

08002308 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800230c:	4802      	ldr	r0, [pc, #8]	@ (8002318 <OTG_FS_IRQHandler+0x10>)
 800230e:	f006 ff25 	bl	800915c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	2400058c 	.word	0x2400058c

0800231c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800231c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002358 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002320:	f000 f8c8 	bl	80024b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002324:	f000 f826 	bl	8002374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002328:	480c      	ldr	r0, [pc, #48]	@ (800235c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800232a:	490d      	ldr	r1, [pc, #52]	@ (8002360 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800232c:	4a0d      	ldr	r2, [pc, #52]	@ (8002364 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800232e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002330:	e002      	b.n	8002338 <LoopCopyDataInit>

08002332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002336:	3304      	adds	r3, #4

08002338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800233c:	d3f9      	bcc.n	8002332 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800233e:	4a0a      	ldr	r2, [pc, #40]	@ (8002368 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002340:	4c0a      	ldr	r4, [pc, #40]	@ (800236c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002344:	e001      	b.n	800234a <LoopFillZerobss>

08002346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002348:	3204      	adds	r2, #4

0800234a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800234c:	d3fb      	bcc.n	8002346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800234e:	f012 f9db 	bl	8014708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002352:	f7fe f957 	bl	8000604 <main>
  bx  lr
 8002356:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002358:	24020000 	.word	0x24020000
  ldr r0, =_sdata
 800235c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002360:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8002364:	080147c8 	.word	0x080147c8
  ldr r2, =_sbss
 8002368:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800236c:	24000e90 	.word	0x24000e90

08002370 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002370:	e7fe      	b.n	8002370 <ADC3_IRQHandler>
	...

08002374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002378:	4b43      	ldr	r3, [pc, #268]	@ (8002488 <SystemInit+0x114>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237e:	4a42      	ldr	r2, [pc, #264]	@ (8002488 <SystemInit+0x114>)
 8002380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002388:	4b40      	ldr	r3, [pc, #256]	@ (800248c <SystemInit+0x118>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 030f 	and.w	r3, r3, #15
 8002390:	2b06      	cmp	r3, #6
 8002392:	d807      	bhi.n	80023a4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002394:	4b3d      	ldr	r3, [pc, #244]	@ (800248c <SystemInit+0x118>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f023 030f 	bic.w	r3, r3, #15
 800239c:	4a3b      	ldr	r2, [pc, #236]	@ (800248c <SystemInit+0x118>)
 800239e:	f043 0307 	orr.w	r3, r3, #7
 80023a2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80023a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002490 <SystemInit+0x11c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a39      	ldr	r2, [pc, #228]	@ (8002490 <SystemInit+0x11c>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80023b0:	4b37      	ldr	r3, [pc, #220]	@ (8002490 <SystemInit+0x11c>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80023b6:	4b36      	ldr	r3, [pc, #216]	@ (8002490 <SystemInit+0x11c>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	4935      	ldr	r1, [pc, #212]	@ (8002490 <SystemInit+0x11c>)
 80023bc:	4b35      	ldr	r3, [pc, #212]	@ (8002494 <SystemInit+0x120>)
 80023be:	4013      	ands	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80023c2:	4b32      	ldr	r3, [pc, #200]	@ (800248c <SystemInit+0x118>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d007      	beq.n	80023de <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80023ce:	4b2f      	ldr	r3, [pc, #188]	@ (800248c <SystemInit+0x118>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f023 030f 	bic.w	r3, r3, #15
 80023d6:	4a2d      	ldr	r2, [pc, #180]	@ (800248c <SystemInit+0x118>)
 80023d8:	f043 0307 	orr.w	r3, r3, #7
 80023dc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80023de:	4b2c      	ldr	r3, [pc, #176]	@ (8002490 <SystemInit+0x11c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80023e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002490 <SystemInit+0x11c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80023ea:	4b29      	ldr	r3, [pc, #164]	@ (8002490 <SystemInit+0x11c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80023f0:	4b27      	ldr	r3, [pc, #156]	@ (8002490 <SystemInit+0x11c>)
 80023f2:	4a29      	ldr	r2, [pc, #164]	@ (8002498 <SystemInit+0x124>)
 80023f4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80023f6:	4b26      	ldr	r3, [pc, #152]	@ (8002490 <SystemInit+0x11c>)
 80023f8:	4a28      	ldr	r2, [pc, #160]	@ (800249c <SystemInit+0x128>)
 80023fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <SystemInit+0x11c>)
 80023fe:	4a28      	ldr	r2, [pc, #160]	@ (80024a0 <SystemInit+0x12c>)
 8002400:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002402:	4b23      	ldr	r3, [pc, #140]	@ (8002490 <SystemInit+0x11c>)
 8002404:	2200      	movs	r2, #0
 8002406:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002408:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <SystemInit+0x11c>)
 800240a:	4a25      	ldr	r2, [pc, #148]	@ (80024a0 <SystemInit+0x12c>)
 800240c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800240e:	4b20      	ldr	r3, [pc, #128]	@ (8002490 <SystemInit+0x11c>)
 8002410:	2200      	movs	r2, #0
 8002412:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002414:	4b1e      	ldr	r3, [pc, #120]	@ (8002490 <SystemInit+0x11c>)
 8002416:	4a22      	ldr	r2, [pc, #136]	@ (80024a0 <SystemInit+0x12c>)
 8002418:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800241a:	4b1d      	ldr	r3, [pc, #116]	@ (8002490 <SystemInit+0x11c>)
 800241c:	2200      	movs	r2, #0
 800241e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002420:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <SystemInit+0x11c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1a      	ldr	r2, [pc, #104]	@ (8002490 <SystemInit+0x11c>)
 8002426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800242c:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <SystemInit+0x11c>)
 800242e:	2200      	movs	r2, #0
 8002430:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <SystemInit+0x130>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	4b1c      	ldr	r3, [pc, #112]	@ (80024a8 <SystemInit+0x134>)
 8002438:	4013      	ands	r3, r2
 800243a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800243e:	d202      	bcs.n	8002446 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002440:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <SystemInit+0x138>)
 8002442:	2201      	movs	r2, #1
 8002444:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002446:	4b12      	ldr	r3, [pc, #72]	@ (8002490 <SystemInit+0x11c>)
 8002448:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800244c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d113      	bne.n	800247c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002454:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <SystemInit+0x11c>)
 8002456:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800245a:	4a0d      	ldr	r2, [pc, #52]	@ (8002490 <SystemInit+0x11c>)
 800245c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002460:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <SystemInit+0x13c>)
 8002466:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800246a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800246c:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <SystemInit+0x11c>)
 800246e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002472:	4a07      	ldr	r2, [pc, #28]	@ (8002490 <SystemInit+0x11c>)
 8002474:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002478:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00
 800248c:	52002000 	.word	0x52002000
 8002490:	58024400 	.word	0x58024400
 8002494:	eaf6ed7f 	.word	0xeaf6ed7f
 8002498:	02020200 	.word	0x02020200
 800249c:	01ff0000 	.word	0x01ff0000
 80024a0:	01010280 	.word	0x01010280
 80024a4:	5c001000 	.word	0x5c001000
 80024a8:	ffff0000 	.word	0xffff0000
 80024ac:	51008108 	.word	0x51008108
 80024b0:	52004000 	.word	0x52004000

080024b4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80024b8:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <ExitRun0Mode+0x2c>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	4a08      	ldr	r2, [pc, #32]	@ (80024e0 <ExitRun0Mode+0x2c>)
 80024be:	f043 0302 	orr.w	r3, r3, #2
 80024c2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80024c4:	bf00      	nop
 80024c6:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <ExitRun0Mode+0x2c>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d0f9      	beq.n	80024c6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80024d2:	bf00      	nop
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	58024800 	.word	0x58024800

080024e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ea:	2003      	movs	r0, #3
 80024ec:	f001 f9ec 	bl	80038c8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024f0:	f008 fbee 	bl	800acd0 <HAL_RCC_GetSysClockFreq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4b15      	ldr	r3, [pc, #84]	@ (800254c <HAL_Init+0x68>)
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	0a1b      	lsrs	r3, r3, #8
 80024fc:	f003 030f 	and.w	r3, r3, #15
 8002500:	4913      	ldr	r1, [pc, #76]	@ (8002550 <HAL_Init+0x6c>)
 8002502:	5ccb      	ldrb	r3, [r1, r3]
 8002504:	f003 031f 	and.w	r3, r3, #31
 8002508:	fa22 f303 	lsr.w	r3, r2, r3
 800250c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800250e:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <HAL_Init+0x68>)
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f003 030f 	and.w	r3, r3, #15
 8002516:	4a0e      	ldr	r2, [pc, #56]	@ (8002550 <HAL_Init+0x6c>)
 8002518:	5cd3      	ldrb	r3, [r2, r3]
 800251a:	f003 031f 	and.w	r3, r3, #31
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	fa22 f303 	lsr.w	r3, r2, r3
 8002524:	4a0b      	ldr	r2, [pc, #44]	@ (8002554 <HAL_Init+0x70>)
 8002526:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002528:	4a0b      	ldr	r2, [pc, #44]	@ (8002558 <HAL_Init+0x74>)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800252e:	200f      	movs	r0, #15
 8002530:	f000 f814 	bl	800255c <HAL_InitTick>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e002      	b.n	8002544 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800253e:	f7ff f86d 	bl	800161c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	58024400 	.word	0x58024400
 8002550:	08014768 	.word	0x08014768
 8002554:	24000004 	.word	0x24000004
 8002558:	24000000 	.word	0x24000000

0800255c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002564:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <HAL_InitTick+0x60>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e021      	b.n	80025b4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002570:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <HAL_InitTick+0x64>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <HAL_InitTick+0x60>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4619      	mov	r1, r3
 800257a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800257e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002582:	fbb2 f3f3 	udiv	r3, r2, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f001 f9d1 	bl	800392e <HAL_SYSTICK_Config>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e00e      	b.n	80025b4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b0f      	cmp	r3, #15
 800259a:	d80a      	bhi.n	80025b2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800259c:	2200      	movs	r2, #0
 800259e:	6879      	ldr	r1, [r7, #4]
 80025a0:	f04f 30ff 	mov.w	r0, #4294967295
 80025a4:	f001 f99b 	bl	80038de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025a8:	4a06      	ldr	r2, [pc, #24]	@ (80025c4 <HAL_InitTick+0x68>)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	e000      	b.n	80025b4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	2400000c 	.word	0x2400000c
 80025c0:	24000000 	.word	0x24000000
 80025c4:	24000008 	.word	0x24000008

080025c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <HAL_IncTick+0x20>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <HAL_IncTick+0x24>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <HAL_IncTick+0x24>)
 80025da:	6013      	str	r3, [r2, #0]
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	2400000c 	.word	0x2400000c
 80025ec:	24000e8c 	.word	0x24000e8c

080025f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return uwTick;
 80025f4:	4b03      	ldr	r3, [pc, #12]	@ (8002604 <HAL_GetTick+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	24000e8c 	.word	0x24000e8c

08002608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002610:	f7ff ffee 	bl	80025f0 <HAL_GetTick>
 8002614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002620:	d005      	beq.n	800262e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002622:	4b0a      	ldr	r3, [pc, #40]	@ (800264c <HAL_Delay+0x44>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	461a      	mov	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4413      	add	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800262e:	bf00      	nop
 8002630:	f7ff ffde 	bl	80025f0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	429a      	cmp	r2, r3
 800263e:	d8f7      	bhi.n	8002630 <HAL_Delay+0x28>
  {
  }
}
 8002640:	bf00      	nop
 8002642:	bf00      	nop
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	2400000c 	.word	0x2400000c

08002650 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_GetREVID+0x14>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	0c1b      	lsrs	r3, r3, #16
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	5c001000 	.word	0x5c001000

08002668 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	609a      	str	r2, [r3, #8]
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
 8002696:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	609a      	str	r2, [r3, #8]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d107      	bne.n	80026f4 <LL_ADC_SetChannelPreselection+0x24>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	0e9b      	lsrs	r3, r3, #26
 80026e8:	f003 031f 	and.w	r3, r3, #31
 80026ec:	2201      	movs	r2, #1
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	e015      	b.n	8002720 <LL_ADC_SetChannelPreselection+0x50>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	fa93 f3a3 	rbit	r3, r3
 80026fe:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800270a:	2320      	movs	r3, #32
 800270c:	e003      	b.n	8002716 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	fab3 f383 	clz	r3, r3
 8002714:	b2db      	uxtb	r3, r3
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	2201      	movs	r2, #1
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	69d2      	ldr	r2, [r2, #28]
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800272a:	bf00      	nop
 800272c:	371c      	adds	r7, #28
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002736:	b480      	push	{r7}
 8002738:	b087      	sub	sp, #28
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	3360      	adds	r3, #96	@ 0x60
 8002748:	461a      	mov	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	430b      	orrs	r3, r1
 8002764:	431a      	orrs	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800276a:	bf00      	nop
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	431a      	orrs	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	611a      	str	r2, [r3, #16]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b087      	sub	sp, #28
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	3360      	adds	r3, #96	@ 0x60
 80027b8:	461a      	mov	r2, r3
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	601a      	str	r2, [r3, #0]
  }
}
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027de:	b480      	push	{r7}
 80027e0:	b087      	sub	sp, #28
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	3330      	adds	r3, #48	@ 0x30
 80027ee:	461a      	mov	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	0a1b      	lsrs	r3, r3, #8
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	4413      	add	r3, r2
 80027fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	211f      	movs	r1, #31
 800280a:	fa01 f303 	lsl.w	r3, r1, r3
 800280e:	43db      	mvns	r3, r3
 8002810:	401a      	ands	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	0e9b      	lsrs	r3, r3, #26
 8002816:	f003 011f 	and.w	r1, r3, #31
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	f003 031f 	and.w	r3, r3, #31
 8002820:	fa01 f303 	lsl.w	r3, r1, r3
 8002824:	431a      	orrs	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800282a:	bf00      	nop
 800282c:	371c      	adds	r7, #28
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002836:	b480      	push	{r7}
 8002838:	b087      	sub	sp, #28
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	3314      	adds	r3, #20
 8002846:	461a      	mov	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	0e5b      	lsrs	r3, r3, #25
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	4413      	add	r3, r2
 8002854:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	0d1b      	lsrs	r3, r3, #20
 800285e:	f003 031f 	and.w	r3, r3, #31
 8002862:	2107      	movs	r1, #7
 8002864:	fa01 f303 	lsl.w	r3, r1, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	401a      	ands	r2, r3
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	0d1b      	lsrs	r3, r3, #20
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	431a      	orrs	r2, r3
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002880:	bf00      	nop
 8002882:	371c      	adds	r7, #28
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028a4:	43db      	mvns	r3, r3
 80028a6:	401a      	ands	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f003 0318 	and.w	r3, r3, #24
 80028ae:	4908      	ldr	r1, [pc, #32]	@ (80028d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028b0:	40d9      	lsrs	r1, r3
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	400b      	ands	r3, r1
 80028b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028ba:	431a      	orrs	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80028c2:	bf00      	nop
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	000fffff 	.word	0x000fffff

080028d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80028e2:	4013      	ands	r3, r2
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6093      	str	r3, [r2, #8]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	5fffffc0 	.word	0x5fffffc0

080028f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800290c:	d101      	bne.n	8002912 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <LL_ADC_EnableInternalRegulator+0x24>)
 800292e:	4013      	ands	r3, r2
 8002930:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	6fffffc0 	.word	0x6fffffc0

08002948 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800295c:	d101      	bne.n	8002962 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <LL_ADC_IsEnabled+0x18>
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <LL_ADC_IsEnabled+0x1a>
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d101      	bne.n	80029ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 0308 	and.w	r3, r3, #8
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d101      	bne.n	80029d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029d0:	2301      	movs	r3, #1
 80029d2:	e000      	b.n	80029d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b089      	sub	sp, #36	@ 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e18f      	b.n	8002d1e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d109      	bne.n	8002a20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7fe fe1f 	bl	8001650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff67 	bl	80028f8 <LL_ADC_IsDeepPowerDownEnabled>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d004      	beq.n	8002a3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff4d 	bl	80028d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff ff82 	bl	8002948 <LL_ADC_IsInternalRegulatorEnabled>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d114      	bne.n	8002a74 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff66 	bl	8002920 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a54:	4b87      	ldr	r3, [pc, #540]	@ (8002c74 <HAL_ADC_Init+0x290>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	099b      	lsrs	r3, r3, #6
 8002a5a:	4a87      	ldr	r2, [pc, #540]	@ (8002c78 <HAL_ADC_Init+0x294>)
 8002a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a60:	099b      	lsrs	r3, r3, #6
 8002a62:	3301      	adds	r3, #1
 8002a64:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a66:	e002      	b.n	8002a6e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f9      	bne.n	8002a68 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff ff65 	bl	8002948 <LL_ADC_IsInternalRegulatorEnabled>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10d      	bne.n	8002aa0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a88:	f043 0210 	orr.w	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a94:	f043 0201 	orr.w	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff ff76 	bl	8002996 <LL_ADC_REG_IsConversionOngoing>
 8002aaa:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	f003 0310 	and.w	r3, r3, #16
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f040 8129 	bne.w	8002d0c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f040 8125 	bne.w	8002d0c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002aca:	f043 0202 	orr.w	r2, r3, #2
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff4a 	bl	8002970 <LL_ADC_IsEnabled>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d136      	bne.n	8002b50 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a65      	ldr	r2, [pc, #404]	@ (8002c7c <HAL_ADC_Init+0x298>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d004      	beq.n	8002af6 <HAL_ADC_Init+0x112>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a63      	ldr	r2, [pc, #396]	@ (8002c80 <HAL_ADC_Init+0x29c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d10e      	bne.n	8002b14 <HAL_ADC_Init+0x130>
 8002af6:	4861      	ldr	r0, [pc, #388]	@ (8002c7c <HAL_ADC_Init+0x298>)
 8002af8:	f7ff ff3a 	bl	8002970 <LL_ADC_IsEnabled>
 8002afc:	4604      	mov	r4, r0
 8002afe:	4860      	ldr	r0, [pc, #384]	@ (8002c80 <HAL_ADC_Init+0x29c>)
 8002b00:	f7ff ff36 	bl	8002970 <LL_ADC_IsEnabled>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4323      	orrs	r3, r4
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	bf0c      	ite	eq
 8002b0c:	2301      	moveq	r3, #1
 8002b0e:	2300      	movne	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	e008      	b.n	8002b26 <HAL_ADC_Init+0x142>
 8002b14:	485b      	ldr	r0, [pc, #364]	@ (8002c84 <HAL_ADC_Init+0x2a0>)
 8002b16:	f7ff ff2b 	bl	8002970 <LL_ADC_IsEnabled>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	bf0c      	ite	eq
 8002b20:	2301      	moveq	r3, #1
 8002b22:	2300      	movne	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d012      	beq.n	8002b50 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a53      	ldr	r2, [pc, #332]	@ (8002c7c <HAL_ADC_Init+0x298>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_Init+0x15a>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a51      	ldr	r2, [pc, #324]	@ (8002c80 <HAL_ADC_Init+0x29c>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Init+0x15e>
 8002b3e:	4a52      	ldr	r2, [pc, #328]	@ (8002c88 <HAL_ADC_Init+0x2a4>)
 8002b40:	e000      	b.n	8002b44 <HAL_ADC_Init+0x160>
 8002b42:	4a52      	ldr	r2, [pc, #328]	@ (8002c8c <HAL_ADC_Init+0x2a8>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f7ff fd8c 	bl	8002668 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002b50:	f7ff fd7e 	bl	8002650 <HAL_GetREVID>
 8002b54:	4603      	mov	r3, r0
 8002b56:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d914      	bls.n	8002b88 <HAL_ADC_Init+0x1a4>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b10      	cmp	r3, #16
 8002b64:	d110      	bne.n	8002b88 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7d5b      	ldrb	r3, [r3, #21]
 8002b6a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002b70:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002b76:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	7f1b      	ldrb	r3, [r3, #28]
 8002b7c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002b7e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002b80:	f043 030c 	orr.w	r3, r3, #12
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	e00d      	b.n	8002ba4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	7d5b      	ldrb	r3, [r3, #21]
 8002b8c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002b92:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002b98:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	7f1b      	ldrb	r3, [r3, #28]
 8002b9e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	7f1b      	ldrb	r3, [r3, #28]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d106      	bne.n	8002bba <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	045b      	lsls	r3, r3, #17
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d009      	beq.n	8002bd6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bce:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8002c90 <HAL_ADC_Init+0x2ac>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6812      	ldr	r2, [r2, #0]
 8002be4:	69b9      	ldr	r1, [r7, #24]
 8002be6:	430b      	orrs	r3, r1
 8002be8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fed1 	bl	8002996 <LL_ADC_REG_IsConversionOngoing>
 8002bf4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff fede 	bl	80029bc <LL_ADC_INJ_IsConversionOngoing>
 8002c00:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d15f      	bne.n	8002cc8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d15c      	bne.n	8002cc8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7d1b      	ldrb	r3, [r3, #20]
 8002c12:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	4b1c      	ldr	r3, [pc, #112]	@ (8002c94 <HAL_ADC_Init+0x2b0>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	69b9      	ldr	r1, [r7, #24]
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d130      	bne.n	8002c9c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <HAL_ADC_Init+0x2b4>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c4e:	3a01      	subs	r2, #1
 8002c50:	0411      	lsls	r1, r2, #16
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c56:	4311      	orrs	r1, r2
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c5c:	4311      	orrs	r1, r2
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c62:	430a      	orrs	r2, r1
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	611a      	str	r2, [r3, #16]
 8002c70:	e01c      	b.n	8002cac <HAL_ADC_Init+0x2c8>
 8002c72:	bf00      	nop
 8002c74:	24000000 	.word	0x24000000
 8002c78:	053e2d63 	.word	0x053e2d63
 8002c7c:	40022000 	.word	0x40022000
 8002c80:	40022100 	.word	0x40022100
 8002c84:	58026000 	.word	0x58026000
 8002c88:	40022300 	.word	0x40022300
 8002c8c:	58026300 	.word	0x58026300
 8002c90:	fff0c003 	.word	0xfff0c003
 8002c94:	ffffbffc 	.word	0xffffbffc
 8002c98:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691a      	ldr	r2, [r3, #16]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fb20 	bl	8003308 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d10c      	bne.n	8002cea <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	f023 010f 	bic.w	r1, r3, #15
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	1e5a      	subs	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ce8:	e007      	b.n	8002cfa <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 020f 	bic.w	r2, r2, #15
 8002cf8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d0a:	e007      	b.n	8002d1c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d10:	f043 0210 	orr.w	r2, r3, #16
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	@ 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd90      	pop	{r4, r7, pc}
 8002d26:	bf00      	nop

08002d28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b08d      	sub	sp, #52	@ 0x34
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	4a65      	ldr	r2, [pc, #404]	@ (8002ed8 <HAL_ADC_ConfigChannel+0x1b0>)
 8002d42:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x2a>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e2c7      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x5ba>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fe19 	bl	8002996 <LL_ADC_REG_IsConversionOngoing>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f040 82ac 	bne.w	80032c4 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	db2c      	blt.n	8002dce <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d108      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x6a>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	0e9b      	lsrs	r3, r3, #26
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	e016      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x98>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	613b      	str	r3, [r7, #16]
  return result;
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002daa:	2320      	movs	r3, #32
 8002dac:	e003      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	fab3 f383 	clz	r3, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	f003 031f 	and.w	r3, r3, #31
 8002dba:	2201      	movs	r2, #1
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	69d1      	ldr	r1, [r2, #28]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	430b      	orrs	r3, r1
 8002dcc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6818      	ldr	r0, [r3, #0]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	6859      	ldr	r1, [r3, #4]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	461a      	mov	r2, r3
 8002ddc:	f7ff fcff 	bl	80027de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fdd6 	bl	8002996 <LL_ADC_REG_IsConversionOngoing>
 8002dea:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff fde3 	bl	80029bc <LL_ADC_INJ_IsConversionOngoing>
 8002df6:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f040 80b8 	bne.w	8002f70 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f040 80b4 	bne.w	8002f70 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	6819      	ldr	r1, [r3, #0]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	461a      	mov	r2, r3
 8002e16:	f7ff fd0e 	bl	8002836 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002e1a:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <HAL_ADC_ConfigChannel+0x1b4>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e26:	d10b      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x118>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	695a      	ldr	r2, [r3, #20]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	089b      	lsrs	r3, r3, #2
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	e01d      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x154>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x13e>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	089b      	lsrs	r3, r3, #2
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	e00a      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x154>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	695a      	ldr	r2, [r3, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	089b      	lsrs	r3, r3, #2
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d02c      	beq.n	8002ee0 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	6919      	ldr	r1, [r3, #16]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	f7ff fc4f 	bl	8002736 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	6919      	ldr	r1, [r3, #16]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	7e5b      	ldrb	r3, [r3, #25]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d102      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x186>
 8002ea8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002eac:	e000      	b.n	8002eb0 <HAL_ADC_ConfigChannel+0x188>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	f7ff fc79 	bl	80027a8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	6919      	ldr	r1, [r3, #16]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	7e1b      	ldrb	r3, [r3, #24]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d102      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x1a4>
 8002ec6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002eca:	e000      	b.n	8002ece <HAL_ADC_ConfigChannel+0x1a6>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	461a      	mov	r2, r3
 8002ed0:	f7ff fc51 	bl	8002776 <LL_ADC_SetDataRightShift>
 8002ed4:	e04c      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x248>
 8002ed6:	bf00      	nop
 8002ed8:	47ff0000 	.word	0x47ff0000
 8002edc:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	069b      	lsls	r3, r3, #26
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d107      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f02:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	069b      	lsls	r3, r3, #26
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d107      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f26:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	069b      	lsls	r3, r3, #26
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d107      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f4a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	069b      	lsls	r3, r3, #26
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d107      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f6e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fcfb 	bl	8002970 <LL_ADC_IsEnabled>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 81aa 	bne.w	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6819      	ldr	r1, [r3, #0]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f7ff fc7c 	bl	800288c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4a87      	ldr	r2, [pc, #540]	@ (80031b8 <HAL_ADC_ConfigChannel+0x490>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	f040 809a 	bne.w	80030d4 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4984      	ldr	r1, [pc, #528]	@ (80031bc <HAL_ADC_ConfigChannel+0x494>)
 8002faa:	428b      	cmp	r3, r1
 8002fac:	d147      	bne.n	800303e <HAL_ADC_ConfigChannel+0x316>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4983      	ldr	r1, [pc, #524]	@ (80031c0 <HAL_ADC_ConfigChannel+0x498>)
 8002fb4:	428b      	cmp	r3, r1
 8002fb6:	d040      	beq.n	800303a <HAL_ADC_ConfigChannel+0x312>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4981      	ldr	r1, [pc, #516]	@ (80031c4 <HAL_ADC_ConfigChannel+0x49c>)
 8002fbe:	428b      	cmp	r3, r1
 8002fc0:	d039      	beq.n	8003036 <HAL_ADC_ConfigChannel+0x30e>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4980      	ldr	r1, [pc, #512]	@ (80031c8 <HAL_ADC_ConfigChannel+0x4a0>)
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d032      	beq.n	8003032 <HAL_ADC_ConfigChannel+0x30a>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	497e      	ldr	r1, [pc, #504]	@ (80031cc <HAL_ADC_ConfigChannel+0x4a4>)
 8002fd2:	428b      	cmp	r3, r1
 8002fd4:	d02b      	beq.n	800302e <HAL_ADC_ConfigChannel+0x306>
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	497d      	ldr	r1, [pc, #500]	@ (80031d0 <HAL_ADC_ConfigChannel+0x4a8>)
 8002fdc:	428b      	cmp	r3, r1
 8002fde:	d024      	beq.n	800302a <HAL_ADC_ConfigChannel+0x302>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	497b      	ldr	r1, [pc, #492]	@ (80031d4 <HAL_ADC_ConfigChannel+0x4ac>)
 8002fe6:	428b      	cmp	r3, r1
 8002fe8:	d01d      	beq.n	8003026 <HAL_ADC_ConfigChannel+0x2fe>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	497a      	ldr	r1, [pc, #488]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4b0>)
 8002ff0:	428b      	cmp	r3, r1
 8002ff2:	d016      	beq.n	8003022 <HAL_ADC_ConfigChannel+0x2fa>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4978      	ldr	r1, [pc, #480]	@ (80031dc <HAL_ADC_ConfigChannel+0x4b4>)
 8002ffa:	428b      	cmp	r3, r1
 8002ffc:	d00f      	beq.n	800301e <HAL_ADC_ConfigChannel+0x2f6>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4977      	ldr	r1, [pc, #476]	@ (80031e0 <HAL_ADC_ConfigChannel+0x4b8>)
 8003004:	428b      	cmp	r3, r1
 8003006:	d008      	beq.n	800301a <HAL_ADC_ConfigChannel+0x2f2>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4975      	ldr	r1, [pc, #468]	@ (80031e4 <HAL_ADC_ConfigChannel+0x4bc>)
 800300e:	428b      	cmp	r3, r1
 8003010:	d101      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x2ee>
 8003012:	4b75      	ldr	r3, [pc, #468]	@ (80031e8 <HAL_ADC_ConfigChannel+0x4c0>)
 8003014:	e05a      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 8003016:	2300      	movs	r3, #0
 8003018:	e058      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800301a:	4b74      	ldr	r3, [pc, #464]	@ (80031ec <HAL_ADC_ConfigChannel+0x4c4>)
 800301c:	e056      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800301e:	4b74      	ldr	r3, [pc, #464]	@ (80031f0 <HAL_ADC_ConfigChannel+0x4c8>)
 8003020:	e054      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 8003022:	4b6e      	ldr	r3, [pc, #440]	@ (80031dc <HAL_ADC_ConfigChannel+0x4b4>)
 8003024:	e052      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 8003026:	4b6c      	ldr	r3, [pc, #432]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4b0>)
 8003028:	e050      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800302a:	4b72      	ldr	r3, [pc, #456]	@ (80031f4 <HAL_ADC_ConfigChannel+0x4cc>)
 800302c:	e04e      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800302e:	4b72      	ldr	r3, [pc, #456]	@ (80031f8 <HAL_ADC_ConfigChannel+0x4d0>)
 8003030:	e04c      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 8003032:	4b72      	ldr	r3, [pc, #456]	@ (80031fc <HAL_ADC_ConfigChannel+0x4d4>)
 8003034:	e04a      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 8003036:	4b72      	ldr	r3, [pc, #456]	@ (8003200 <HAL_ADC_ConfigChannel+0x4d8>)
 8003038:	e048      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800303a:	2301      	movs	r3, #1
 800303c:	e046      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4970      	ldr	r1, [pc, #448]	@ (8003204 <HAL_ADC_ConfigChannel+0x4dc>)
 8003044:	428b      	cmp	r3, r1
 8003046:	d140      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x3a2>
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	495c      	ldr	r1, [pc, #368]	@ (80031c0 <HAL_ADC_ConfigChannel+0x498>)
 800304e:	428b      	cmp	r3, r1
 8003050:	d039      	beq.n	80030c6 <HAL_ADC_ConfigChannel+0x39e>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	495b      	ldr	r1, [pc, #364]	@ (80031c4 <HAL_ADC_ConfigChannel+0x49c>)
 8003058:	428b      	cmp	r3, r1
 800305a:	d032      	beq.n	80030c2 <HAL_ADC_ConfigChannel+0x39a>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4959      	ldr	r1, [pc, #356]	@ (80031c8 <HAL_ADC_ConfigChannel+0x4a0>)
 8003062:	428b      	cmp	r3, r1
 8003064:	d02b      	beq.n	80030be <HAL_ADC_ConfigChannel+0x396>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4958      	ldr	r1, [pc, #352]	@ (80031cc <HAL_ADC_ConfigChannel+0x4a4>)
 800306c:	428b      	cmp	r3, r1
 800306e:	d024      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x392>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4956      	ldr	r1, [pc, #344]	@ (80031d0 <HAL_ADC_ConfigChannel+0x4a8>)
 8003076:	428b      	cmp	r3, r1
 8003078:	d01d      	beq.n	80030b6 <HAL_ADC_ConfigChannel+0x38e>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4955      	ldr	r1, [pc, #340]	@ (80031d4 <HAL_ADC_ConfigChannel+0x4ac>)
 8003080:	428b      	cmp	r3, r1
 8003082:	d016      	beq.n	80030b2 <HAL_ADC_ConfigChannel+0x38a>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4953      	ldr	r1, [pc, #332]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4b0>)
 800308a:	428b      	cmp	r3, r1
 800308c:	d00f      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x386>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4952      	ldr	r1, [pc, #328]	@ (80031dc <HAL_ADC_ConfigChannel+0x4b4>)
 8003094:	428b      	cmp	r3, r1
 8003096:	d008      	beq.n	80030aa <HAL_ADC_ConfigChannel+0x382>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4951      	ldr	r1, [pc, #324]	@ (80031e4 <HAL_ADC_ConfigChannel+0x4bc>)
 800309e:	428b      	cmp	r3, r1
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x37e>
 80030a2:	4b51      	ldr	r3, [pc, #324]	@ (80031e8 <HAL_ADC_ConfigChannel+0x4c0>)
 80030a4:	e012      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030a6:	2300      	movs	r3, #0
 80030a8:	e010      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030aa:	4b51      	ldr	r3, [pc, #324]	@ (80031f0 <HAL_ADC_ConfigChannel+0x4c8>)
 80030ac:	e00e      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030ae:	4b4b      	ldr	r3, [pc, #300]	@ (80031dc <HAL_ADC_ConfigChannel+0x4b4>)
 80030b0:	e00c      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030b2:	4b49      	ldr	r3, [pc, #292]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4b0>)
 80030b4:	e00a      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030b6:	4b4f      	ldr	r3, [pc, #316]	@ (80031f4 <HAL_ADC_ConfigChannel+0x4cc>)
 80030b8:	e008      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030ba:	4b4f      	ldr	r3, [pc, #316]	@ (80031f8 <HAL_ADC_ConfigChannel+0x4d0>)
 80030bc:	e006      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030be:	4b4f      	ldr	r3, [pc, #316]	@ (80031fc <HAL_ADC_ConfigChannel+0x4d4>)
 80030c0:	e004      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030c2:	4b4f      	ldr	r3, [pc, #316]	@ (8003200 <HAL_ADC_ConfigChannel+0x4d8>)
 80030c4:	e002      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030c6:	2301      	movs	r3, #1
 80030c8:	e000      	b.n	80030cc <HAL_ADC_ConfigChannel+0x3a4>
 80030ca:	2300      	movs	r3, #0
 80030cc:	4619      	mov	r1, r3
 80030ce:	4610      	mov	r0, r2
 80030d0:	f7ff fafe 	bl	80026d0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f280 80fc 	bge.w	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a36      	ldr	r2, [pc, #216]	@ (80031bc <HAL_ADC_ConfigChannel+0x494>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <HAL_ADC_ConfigChannel+0x3ca>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a45      	ldr	r2, [pc, #276]	@ (8003204 <HAL_ADC_ConfigChannel+0x4dc>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d101      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x3ce>
 80030f2:	4b45      	ldr	r3, [pc, #276]	@ (8003208 <HAL_ADC_ConfigChannel+0x4e0>)
 80030f4:	e000      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x3d0>
 80030f6:	4b45      	ldr	r3, [pc, #276]	@ (800320c <HAL_ADC_ConfigChannel+0x4e4>)
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fadb 	bl	80026b4 <LL_ADC_GetCommonPathInternalCh>
 80030fe:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a2d      	ldr	r2, [pc, #180]	@ (80031bc <HAL_ADC_ConfigChannel+0x494>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d004      	beq.n	8003114 <HAL_ADC_ConfigChannel+0x3ec>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a3d      	ldr	r2, [pc, #244]	@ (8003204 <HAL_ADC_ConfigChannel+0x4dc>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d10e      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x40a>
 8003114:	4829      	ldr	r0, [pc, #164]	@ (80031bc <HAL_ADC_ConfigChannel+0x494>)
 8003116:	f7ff fc2b 	bl	8002970 <LL_ADC_IsEnabled>
 800311a:	4604      	mov	r4, r0
 800311c:	4839      	ldr	r0, [pc, #228]	@ (8003204 <HAL_ADC_ConfigChannel+0x4dc>)
 800311e:	f7ff fc27 	bl	8002970 <LL_ADC_IsEnabled>
 8003122:	4603      	mov	r3, r0
 8003124:	4323      	orrs	r3, r4
 8003126:	2b00      	cmp	r3, #0
 8003128:	bf0c      	ite	eq
 800312a:	2301      	moveq	r3, #1
 800312c:	2300      	movne	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	e008      	b.n	8003144 <HAL_ADC_ConfigChannel+0x41c>
 8003132:	4837      	ldr	r0, [pc, #220]	@ (8003210 <HAL_ADC_ConfigChannel+0x4e8>)
 8003134:	f7ff fc1c 	bl	8002970 <LL_ADC_IsEnabled>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	bf0c      	ite	eq
 800313e:	2301      	moveq	r3, #1
 8003140:	2300      	movne	r3, #0
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80b3 	beq.w	80032b0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a31      	ldr	r2, [pc, #196]	@ (8003214 <HAL_ADC_ConfigChannel+0x4ec>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d165      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x4f8>
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d160      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a2b      	ldr	r2, [pc, #172]	@ (8003210 <HAL_ADC_ConfigChannel+0x4e8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	f040 80b6 	bne.w	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a13      	ldr	r2, [pc, #76]	@ (80031bc <HAL_ADC_ConfigChannel+0x494>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d004      	beq.n	800317e <HAL_ADC_ConfigChannel+0x456>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a22      	ldr	r2, [pc, #136]	@ (8003204 <HAL_ADC_ConfigChannel+0x4dc>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d101      	bne.n	8003182 <HAL_ADC_ConfigChannel+0x45a>
 800317e:	4a22      	ldr	r2, [pc, #136]	@ (8003208 <HAL_ADC_ConfigChannel+0x4e0>)
 8003180:	e000      	b.n	8003184 <HAL_ADC_ConfigChannel+0x45c>
 8003182:	4a22      	ldr	r2, [pc, #136]	@ (800320c <HAL_ADC_ConfigChannel+0x4e4>)
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800318a:	4619      	mov	r1, r3
 800318c:	4610      	mov	r0, r2
 800318e:	f7ff fa7e 	bl	800268e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003192:	4b21      	ldr	r3, [pc, #132]	@ (8003218 <HAL_ADC_ConfigChannel+0x4f0>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	4a20      	ldr	r2, [pc, #128]	@ (800321c <HAL_ADC_ConfigChannel+0x4f4>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	3301      	adds	r3, #1
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80031a6:	e002      	b.n	80031ae <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f9      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031b4:	e08f      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
 80031b6:	bf00      	nop
 80031b8:	47ff0000 	.word	0x47ff0000
 80031bc:	40022000 	.word	0x40022000
 80031c0:	04300002 	.word	0x04300002
 80031c4:	08600004 	.word	0x08600004
 80031c8:	0c900008 	.word	0x0c900008
 80031cc:	10c00010 	.word	0x10c00010
 80031d0:	14f00020 	.word	0x14f00020
 80031d4:	2a000400 	.word	0x2a000400
 80031d8:	2e300800 	.word	0x2e300800
 80031dc:	32601000 	.word	0x32601000
 80031e0:	43210000 	.word	0x43210000
 80031e4:	4b840000 	.word	0x4b840000
 80031e8:	4fb80000 	.word	0x4fb80000
 80031ec:	47520000 	.word	0x47520000
 80031f0:	36902000 	.word	0x36902000
 80031f4:	25b00200 	.word	0x25b00200
 80031f8:	21800100 	.word	0x21800100
 80031fc:	1d500080 	.word	0x1d500080
 8003200:	19200040 	.word	0x19200040
 8003204:	40022100 	.word	0x40022100
 8003208:	40022300 	.word	0x40022300
 800320c:	58026300 	.word	0x58026300
 8003210:	58026000 	.word	0x58026000
 8003214:	cb840000 	.word	0xcb840000
 8003218:	24000000 	.word	0x24000000
 800321c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a31      	ldr	r2, [pc, #196]	@ (80032ec <HAL_ADC_ConfigChannel+0x5c4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d11e      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x540>
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d119      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a2d      	ldr	r2, [pc, #180]	@ (80032f0 <HAL_ADC_ConfigChannel+0x5c8>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d14b      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a2c      	ldr	r2, [pc, #176]	@ (80032f4 <HAL_ADC_ConfigChannel+0x5cc>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d004      	beq.n	8003252 <HAL_ADC_ConfigChannel+0x52a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a2a      	ldr	r2, [pc, #168]	@ (80032f8 <HAL_ADC_ConfigChannel+0x5d0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d101      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x52e>
 8003252:	4a2a      	ldr	r2, [pc, #168]	@ (80032fc <HAL_ADC_ConfigChannel+0x5d4>)
 8003254:	e000      	b.n	8003258 <HAL_ADC_ConfigChannel+0x530>
 8003256:	4a2a      	ldr	r2, [pc, #168]	@ (8003300 <HAL_ADC_ConfigChannel+0x5d8>)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800325e:	4619      	mov	r1, r3
 8003260:	4610      	mov	r0, r2
 8003262:	f7ff fa14 	bl	800268e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003266:	e036      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a25      	ldr	r2, [pc, #148]	@ (8003304 <HAL_ADC_ConfigChannel+0x5dc>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d131      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d12c      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a1b      	ldr	r2, [pc, #108]	@ (80032f0 <HAL_ADC_ConfigChannel+0x5c8>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d127      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a1a      	ldr	r2, [pc, #104]	@ (80032f4 <HAL_ADC_ConfigChannel+0x5cc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d004      	beq.n	800329a <HAL_ADC_ConfigChannel+0x572>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a18      	ldr	r2, [pc, #96]	@ (80032f8 <HAL_ADC_ConfigChannel+0x5d0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x576>
 800329a:	4a18      	ldr	r2, [pc, #96]	@ (80032fc <HAL_ADC_ConfigChannel+0x5d4>)
 800329c:	e000      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x578>
 800329e:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <HAL_ADC_ConfigChannel+0x5d8>)
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032a6:	4619      	mov	r1, r3
 80032a8:	4610      	mov	r0, r2
 80032aa:	f7ff f9f0 	bl	800268e <LL_ADC_SetCommonPathInternalCh>
 80032ae:	e012      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b4:	f043 0220 	orr.w	r2, r3, #32
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80032c2:	e008      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c8:	f043 0220 	orr.w	r2, r3, #32
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80032de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3734      	adds	r7, #52	@ 0x34
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd90      	pop	{r4, r7, pc}
 80032ea:	bf00      	nop
 80032ec:	c7520000 	.word	0xc7520000
 80032f0:	58026000 	.word	0x58026000
 80032f4:	40022000 	.word	0x40022000
 80032f8:	40022100 	.word	0x40022100
 80032fc:	40022300 	.word	0x40022300
 8003300:	58026300 	.word	0x58026300
 8003304:	cfb80000 	.word	0xcfb80000

08003308 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a7a      	ldr	r2, [pc, #488]	@ (8003500 <ADC_ConfigureBoostMode+0x1f8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d004      	beq.n	8003324 <ADC_ConfigureBoostMode+0x1c>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a79      	ldr	r2, [pc, #484]	@ (8003504 <ADC_ConfigureBoostMode+0x1fc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d109      	bne.n	8003338 <ADC_ConfigureBoostMode+0x30>
 8003324:	4b78      	ldr	r3, [pc, #480]	@ (8003508 <ADC_ConfigureBoostMode+0x200>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800332c:	2b00      	cmp	r3, #0
 800332e:	bf14      	ite	ne
 8003330:	2301      	movne	r3, #1
 8003332:	2300      	moveq	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	e008      	b.n	800334a <ADC_ConfigureBoostMode+0x42>
 8003338:	4b74      	ldr	r3, [pc, #464]	@ (800350c <ADC_ConfigureBoostMode+0x204>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003340:	2b00      	cmp	r3, #0
 8003342:	bf14      	ite	ne
 8003344:	2301      	movne	r3, #1
 8003346:	2300      	moveq	r3, #0
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d01c      	beq.n	8003388 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800334e:	f007 fe39 	bl	800afc4 <HAL_RCC_GetHCLKFreq>
 8003352:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800335c:	d010      	beq.n	8003380 <ADC_ConfigureBoostMode+0x78>
 800335e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003362:	d873      	bhi.n	800344c <ADC_ConfigureBoostMode+0x144>
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003368:	d002      	beq.n	8003370 <ADC_ConfigureBoostMode+0x68>
 800336a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800336e:	d16d      	bne.n	800344c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	0c1b      	lsrs	r3, r3, #16
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	60fb      	str	r3, [r7, #12]
        break;
 800337e:	e068      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	089b      	lsrs	r3, r3, #2
 8003384:	60fb      	str	r3, [r7, #12]
        break;
 8003386:	e064      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003388:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800338c:	f04f 0100 	mov.w	r1, #0
 8003390:	f009 f87e 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 8003394:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800339e:	d051      	beq.n	8003444 <ADC_ConfigureBoostMode+0x13c>
 80033a0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033a4:	d854      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033a6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033aa:	d047      	beq.n	800343c <ADC_ConfigureBoostMode+0x134>
 80033ac:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033b0:	d84e      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033b2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033b6:	d03d      	beq.n	8003434 <ADC_ConfigureBoostMode+0x12c>
 80033b8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033bc:	d848      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033c2:	d033      	beq.n	800342c <ADC_ConfigureBoostMode+0x124>
 80033c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033c8:	d842      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033ca:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80033ce:	d029      	beq.n	8003424 <ADC_ConfigureBoostMode+0x11c>
 80033d0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80033d4:	d83c      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033d6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80033da:	d01a      	beq.n	8003412 <ADC_ConfigureBoostMode+0x10a>
 80033dc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80033e0:	d836      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033e2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80033e6:	d014      	beq.n	8003412 <ADC_ConfigureBoostMode+0x10a>
 80033e8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80033ec:	d830      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f2:	d00e      	beq.n	8003412 <ADC_ConfigureBoostMode+0x10a>
 80033f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f8:	d82a      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 80033fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033fe:	d008      	beq.n	8003412 <ADC_ConfigureBoostMode+0x10a>
 8003400:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003404:	d824      	bhi.n	8003450 <ADC_ConfigureBoostMode+0x148>
 8003406:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800340a:	d002      	beq.n	8003412 <ADC_ConfigureBoostMode+0x10a>
 800340c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003410:	d11e      	bne.n	8003450 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	0c9b      	lsrs	r3, r3, #18
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003420:	60fb      	str	r3, [r7, #12]
        break;
 8003422:	e016      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	60fb      	str	r3, [r7, #12]
        break;
 800342a:	e012      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	60fb      	str	r3, [r7, #12]
        break;
 8003432:	e00e      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	099b      	lsrs	r3, r3, #6
 8003438:	60fb      	str	r3, [r7, #12]
        break;
 800343a:	e00a      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	09db      	lsrs	r3, r3, #7
 8003440:	60fb      	str	r3, [r7, #12]
        break;
 8003442:	e006      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	0a1b      	lsrs	r3, r3, #8
 8003448:	60fb      	str	r3, [r7, #12]
        break;
 800344a:	e002      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
        break;
 800344c:	bf00      	nop
 800344e:	e000      	b.n	8003452 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003450:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003452:	f7ff f8fd 	bl	8002650 <HAL_GetREVID>
 8003456:	4603      	mov	r3, r0
 8003458:	f241 0203 	movw	r2, #4099	@ 0x1003
 800345c:	4293      	cmp	r3, r2
 800345e:	d815      	bhi.n	800348c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a2b      	ldr	r2, [pc, #172]	@ (8003510 <ADC_ConfigureBoostMode+0x208>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d908      	bls.n	800347a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003476:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003478:	e03e      	b.n	80034f8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003488:	609a      	str	r2, [r3, #8]
}
 800348a:	e035      	b.n	80034f8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	085b      	lsrs	r3, r3, #1
 8003490:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	4a1f      	ldr	r2, [pc, #124]	@ (8003514 <ADC_ConfigureBoostMode+0x20c>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d808      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80034a8:	609a      	str	r2, [r3, #8]
}
 80034aa:	e025      	b.n	80034f8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003518 <ADC_ConfigureBoostMode+0x210>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d80a      	bhi.n	80034ca <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034c6:	609a      	str	r2, [r3, #8]
}
 80034c8:	e016      	b.n	80034f8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4a13      	ldr	r2, [pc, #76]	@ (800351c <ADC_ConfigureBoostMode+0x214>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d80a      	bhi.n	80034e8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e4:	609a      	str	r2, [r3, #8]
}
 80034e6:	e007      	b.n	80034f8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80034f6:	609a      	str	r2, [r3, #8]
}
 80034f8:	bf00      	nop
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40022000 	.word	0x40022000
 8003504:	40022100 	.word	0x40022100
 8003508:	40022300 	.word	0x40022300
 800350c:	58026300 	.word	0x58026300
 8003510:	01312d00 	.word	0x01312d00
 8003514:	005f5e10 	.word	0x005f5e10
 8003518:	00bebc20 	.word	0x00bebc20
 800351c:	017d7840 	.word	0x017d7840

08003520 <LL_ADC_IsEnabled>:
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <LL_ADC_IsEnabled+0x18>
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <LL_ADC_IsEnabled+0x1a>
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_ADC_REG_IsConversionOngoing>:
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	2b04      	cmp	r3, #4
 8003558:	d101      	bne.n	800355e <LL_ADC_REG_IsConversionOngoing+0x18>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800356c:	b590      	push	{r4, r7, lr}
 800356e:	b09f      	sub	sp, #124	@ 0x7c
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003576:	2300      	movs	r3, #0
 8003578:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003586:	2302      	movs	r3, #2
 8003588:	e0be      	b.n	8003708 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003592:	2300      	movs	r3, #0
 8003594:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003596:	2300      	movs	r3, #0
 8003598:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a5c      	ldr	r2, [pc, #368]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d102      	bne.n	80035aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035a6:	60bb      	str	r3, [r7, #8]
 80035a8:	e001      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80035aa:	2300      	movs	r3, #0
 80035ac:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10b      	bne.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b8:	f043 0220 	orr.w	r2, r3, #32
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e09d      	b.n	8003708 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff ffb9 	bl	8003546 <LL_ADC_REG_IsConversionOngoing>
 80035d4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ffb3 	bl	8003546 <LL_ADC_REG_IsConversionOngoing>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d17f      	bne.n	80036e6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80035e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d17c      	bne.n	80036e6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a47      	ldr	r2, [pc, #284]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d004      	beq.n	8003600 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a46      	ldr	r2, [pc, #280]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d101      	bne.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003600:	4b45      	ldr	r3, [pc, #276]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003602:	e000      	b.n	8003606 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003604:	4b45      	ldr	r3, [pc, #276]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003606:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d039      	beq.n	8003684 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	431a      	orrs	r2, r3
 800361e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003620:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a3a      	ldr	r2, [pc, #232]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d004      	beq.n	8003636 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a38      	ldr	r2, [pc, #224]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d10e      	bne.n	8003654 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003636:	4836      	ldr	r0, [pc, #216]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003638:	f7ff ff72 	bl	8003520 <LL_ADC_IsEnabled>
 800363c:	4604      	mov	r4, r0
 800363e:	4835      	ldr	r0, [pc, #212]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003640:	f7ff ff6e 	bl	8003520 <LL_ADC_IsEnabled>
 8003644:	4603      	mov	r3, r0
 8003646:	4323      	orrs	r3, r4
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf0c      	ite	eq
 800364c:	2301      	moveq	r3, #1
 800364e:	2300      	movne	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e008      	b.n	8003666 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003654:	4832      	ldr	r0, [pc, #200]	@ (8003720 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003656:	f7ff ff63 	bl	8003520 <LL_ADC_IsEnabled>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d047      	beq.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800366a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	4b2d      	ldr	r3, [pc, #180]	@ (8003724 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003670:	4013      	ands	r3, r2
 8003672:	683a      	ldr	r2, [r7, #0]
 8003674:	6811      	ldr	r1, [r2, #0]
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	6892      	ldr	r2, [r2, #8]
 800367a:	430a      	orrs	r2, r1
 800367c:	431a      	orrs	r2, r3
 800367e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003680:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003682:	e03a      	b.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003684:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800368c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800368e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1e      	ldr	r2, [pc, #120]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d004      	beq.n	80036a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1d      	ldr	r2, [pc, #116]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d10e      	bne.n	80036c2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80036a4:	481a      	ldr	r0, [pc, #104]	@ (8003710 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036a6:	f7ff ff3b 	bl	8003520 <LL_ADC_IsEnabled>
 80036aa:	4604      	mov	r4, r0
 80036ac:	4819      	ldr	r0, [pc, #100]	@ (8003714 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036ae:	f7ff ff37 	bl	8003520 <LL_ADC_IsEnabled>
 80036b2:	4603      	mov	r3, r0
 80036b4:	4323      	orrs	r3, r4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	bf0c      	ite	eq
 80036ba:	2301      	moveq	r3, #1
 80036bc:	2300      	movne	r3, #0
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	e008      	b.n	80036d4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80036c2:	4817      	ldr	r0, [pc, #92]	@ (8003720 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80036c4:	f7ff ff2c 	bl	8003520 <LL_ADC_IsEnabled>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	bf0c      	ite	eq
 80036ce:	2301      	moveq	r3, #1
 80036d0:	2300      	movne	r3, #0
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d010      	beq.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80036de:	4013      	ands	r3, r2
 80036e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80036e2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036e4:	e009      	b.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ea:	f043 0220 	orr.w	r2, r3, #32
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80036f8:	e000      	b.n	80036fc <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036fa:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003704:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003708:	4618      	mov	r0, r3
 800370a:	377c      	adds	r7, #124	@ 0x7c
 800370c:	46bd      	mov	sp, r7
 800370e:	bd90      	pop	{r4, r7, pc}
 8003710:	40022000 	.word	0x40022000
 8003714:	40022100 	.word	0x40022100
 8003718:	40022300 	.word	0x40022300
 800371c:	58026300 	.word	0x58026300
 8003720:	58026000 	.word	0x58026000
 8003724:	fffff0e0 	.word	0xfffff0e0

08003728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f003 0307 	and.w	r3, r3, #7
 8003736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003738:	4b0b      	ldr	r3, [pc, #44]	@ (8003768 <__NVIC_SetPriorityGrouping+0x40>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003744:	4013      	ands	r3, r2
 8003746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003750:	4b06      	ldr	r3, [pc, #24]	@ (800376c <__NVIC_SetPriorityGrouping+0x44>)
 8003752:	4313      	orrs	r3, r2
 8003754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003756:	4a04      	ldr	r2, [pc, #16]	@ (8003768 <__NVIC_SetPriorityGrouping+0x40>)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60d3      	str	r3, [r2, #12]
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	e000ed00 	.word	0xe000ed00
 800376c:	05fa0000 	.word	0x05fa0000

08003770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003774:	4b04      	ldr	r3, [pc, #16]	@ (8003788 <__NVIC_GetPriorityGrouping+0x18>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	0a1b      	lsrs	r3, r3, #8
 800377a:	f003 0307 	and.w	r3, r3, #7
}
 800377e:	4618      	mov	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	e000ed00 	.word	0xe000ed00

0800378c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800379a:	2b00      	cmp	r3, #0
 800379c:	db0b      	blt.n	80037b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379e:	88fb      	ldrh	r3, [r7, #6]
 80037a0:	f003 021f 	and.w	r2, r3, #31
 80037a4:	4907      	ldr	r1, [pc, #28]	@ (80037c4 <__NVIC_EnableIRQ+0x38>)
 80037a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037aa:	095b      	lsrs	r3, r3, #5
 80037ac:	2001      	movs	r0, #1
 80037ae:	fa00 f202 	lsl.w	r2, r0, r2
 80037b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	e000e100 	.word	0xe000e100

080037c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	6039      	str	r1, [r7, #0]
 80037d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80037d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	db0a      	blt.n	80037f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	490c      	ldr	r1, [pc, #48]	@ (8003814 <__NVIC_SetPriority+0x4c>)
 80037e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037e6:	0112      	lsls	r2, r2, #4
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	440b      	add	r3, r1
 80037ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037f0:	e00a      	b.n	8003808 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	4908      	ldr	r1, [pc, #32]	@ (8003818 <__NVIC_SetPriority+0x50>)
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	3b04      	subs	r3, #4
 8003800:	0112      	lsls	r2, r2, #4
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	440b      	add	r3, r1
 8003806:	761a      	strb	r2, [r3, #24]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	e000e100 	.word	0xe000e100
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800381c:	b480      	push	{r7}
 800381e:	b089      	sub	sp, #36	@ 0x24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f1c3 0307 	rsb	r3, r3, #7
 8003836:	2b04      	cmp	r3, #4
 8003838:	bf28      	it	cs
 800383a:	2304      	movcs	r3, #4
 800383c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3304      	adds	r3, #4
 8003842:	2b06      	cmp	r3, #6
 8003844:	d902      	bls.n	800384c <NVIC_EncodePriority+0x30>
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3b03      	subs	r3, #3
 800384a:	e000      	b.n	800384e <NVIC_EncodePriority+0x32>
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	f04f 32ff 	mov.w	r2, #4294967295
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43da      	mvns	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	401a      	ands	r2, r3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003864:	f04f 31ff 	mov.w	r1, #4294967295
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	43d9      	mvns	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003874:	4313      	orrs	r3, r2
         );
}
 8003876:	4618      	mov	r0, r3
 8003878:	3724      	adds	r7, #36	@ 0x24
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
	...

08003884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3b01      	subs	r3, #1
 8003890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003894:	d301      	bcc.n	800389a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003896:	2301      	movs	r3, #1
 8003898:	e00f      	b.n	80038ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800389a:	4a0a      	ldr	r2, [pc, #40]	@ (80038c4 <SysTick_Config+0x40>)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3b01      	subs	r3, #1
 80038a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038a2:	210f      	movs	r1, #15
 80038a4:	f04f 30ff 	mov.w	r0, #4294967295
 80038a8:	f7ff ff8e 	bl	80037c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038ac:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <SysTick_Config+0x40>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038b2:	4b04      	ldr	r3, [pc, #16]	@ (80038c4 <SysTick_Config+0x40>)
 80038b4:	2207      	movs	r2, #7
 80038b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	e000e010 	.word	0xe000e010

080038c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f7ff ff29 	bl	8003728 <__NVIC_SetPriorityGrouping>
}
 80038d6:	bf00      	nop
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b086      	sub	sp, #24
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	4603      	mov	r3, r0
 80038e6:	60b9      	str	r1, [r7, #8]
 80038e8:	607a      	str	r2, [r7, #4]
 80038ea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038ec:	f7ff ff40 	bl	8003770 <__NVIC_GetPriorityGrouping>
 80038f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f7ff ff90 	bl	800381c <NVIC_EncodePriority>
 80038fc:	4602      	mov	r2, r0
 80038fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003902:	4611      	mov	r1, r2
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff ff5f 	bl	80037c8 <__NVIC_SetPriority>
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b082      	sub	sp, #8
 8003916:	af00      	add	r7, sp, #0
 8003918:	4603      	mov	r3, r0
 800391a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800391c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff33 	bl	800378c <__NVIC_EnableIRQ>
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ffa4 	bl	8003884 <SysTick_Config>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
	...

08003948 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800394c:	f3bf 8f5f 	dmb	sy
}
 8003950:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003952:	4b07      	ldr	r3, [pc, #28]	@ (8003970 <HAL_MPU_Disable+0x28>)
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	4a06      	ldr	r2, [pc, #24]	@ (8003970 <HAL_MPU_Disable+0x28>)
 8003958:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800395c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800395e:	4b05      	ldr	r3, [pc, #20]	@ (8003974 <HAL_MPU_Disable+0x2c>)
 8003960:	2200      	movs	r2, #0
 8003962:	605a      	str	r2, [r3, #4]
}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	e000ed00 	.word	0xe000ed00
 8003974:	e000ed90 	.word	0xe000ed90

08003978 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003980:	4a0b      	ldr	r2, [pc, #44]	@ (80039b0 <HAL_MPU_Enable+0x38>)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f043 0301 	orr.w	r3, r3, #1
 8003988:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800398a:	4b0a      	ldr	r3, [pc, #40]	@ (80039b4 <HAL_MPU_Enable+0x3c>)
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	4a09      	ldr	r2, [pc, #36]	@ (80039b4 <HAL_MPU_Enable+0x3c>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003994:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003996:	f3bf 8f4f 	dsb	sy
}
 800399a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800399c:	f3bf 8f6f 	isb	sy
}
 80039a0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	e000ed90 	.word	0xe000ed90
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	785a      	ldrb	r2, [r3, #1]
 80039c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_MPU_ConfigRegion+0x7c>)
 80039c6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80039c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a34 <HAL_MPU_ConfigRegion+0x7c>)
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	4a19      	ldr	r2, [pc, #100]	@ (8003a34 <HAL_MPU_ConfigRegion+0x7c>)
 80039ce:	f023 0301 	bic.w	r3, r3, #1
 80039d2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80039d4:	4a17      	ldr	r2, [pc, #92]	@ (8003a34 <HAL_MPU_ConfigRegion+0x7c>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	7b1b      	ldrb	r3, [r3, #12]
 80039e0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	7adb      	ldrb	r3, [r3, #11]
 80039e6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	7a9b      	ldrb	r3, [r3, #10]
 80039ee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	7b5b      	ldrb	r3, [r3, #13]
 80039f6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	7b9b      	ldrb	r3, [r3, #14]
 80039fe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003a00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	7bdb      	ldrb	r3, [r3, #15]
 8003a06:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003a08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	7a5b      	ldrb	r3, [r3, #9]
 8003a0e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7a1b      	ldrb	r3, [r3, #8]
 8003a16:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003a18:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	7812      	ldrb	r2, [r2, #0]
 8003a1e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a20:	4a04      	ldr	r2, [pc, #16]	@ (8003a34 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003a22:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a24:	6113      	str	r3, [r2, #16]
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	e000ed90 	.word	0xe000ed90

08003a38 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003a40:	f7fe fdd6 	bl	80025f0 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e316      	b.n	800407e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a66      	ldr	r2, [pc, #408]	@ (8003bf0 <HAL_DMA_Init+0x1b8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d04a      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a65      	ldr	r2, [pc, #404]	@ (8003bf4 <HAL_DMA_Init+0x1bc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d045      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a63      	ldr	r2, [pc, #396]	@ (8003bf8 <HAL_DMA_Init+0x1c0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d040      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a62      	ldr	r2, [pc, #392]	@ (8003bfc <HAL_DMA_Init+0x1c4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d03b      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a60      	ldr	r2, [pc, #384]	@ (8003c00 <HAL_DMA_Init+0x1c8>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d036      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a5f      	ldr	r2, [pc, #380]	@ (8003c04 <HAL_DMA_Init+0x1cc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d031      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a5d      	ldr	r2, [pc, #372]	@ (8003c08 <HAL_DMA_Init+0x1d0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d02c      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a5c      	ldr	r2, [pc, #368]	@ (8003c0c <HAL_DMA_Init+0x1d4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d027      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8003c10 <HAL_DMA_Init+0x1d8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d022      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a59      	ldr	r2, [pc, #356]	@ (8003c14 <HAL_DMA_Init+0x1dc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d01d      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a57      	ldr	r2, [pc, #348]	@ (8003c18 <HAL_DMA_Init+0x1e0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d018      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a56      	ldr	r2, [pc, #344]	@ (8003c1c <HAL_DMA_Init+0x1e4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d013      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a54      	ldr	r2, [pc, #336]	@ (8003c20 <HAL_DMA_Init+0x1e8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00e      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a53      	ldr	r2, [pc, #332]	@ (8003c24 <HAL_DMA_Init+0x1ec>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d009      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a51      	ldr	r2, [pc, #324]	@ (8003c28 <HAL_DMA_Init+0x1f0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d004      	beq.n	8003af0 <HAL_DMA_Init+0xb8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a50      	ldr	r2, [pc, #320]	@ (8003c2c <HAL_DMA_Init+0x1f4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <HAL_DMA_Init+0xbc>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <HAL_DMA_Init+0xbe>
 8003af4:	2300      	movs	r3, #0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 813b 	beq.w	8003d72 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a37      	ldr	r2, [pc, #220]	@ (8003bf0 <HAL_DMA_Init+0x1b8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d04a      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a36      	ldr	r2, [pc, #216]	@ (8003bf4 <HAL_DMA_Init+0x1bc>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d045      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a34      	ldr	r2, [pc, #208]	@ (8003bf8 <HAL_DMA_Init+0x1c0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d040      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a33      	ldr	r2, [pc, #204]	@ (8003bfc <HAL_DMA_Init+0x1c4>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d03b      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a31      	ldr	r2, [pc, #196]	@ (8003c00 <HAL_DMA_Init+0x1c8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d036      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a30      	ldr	r2, [pc, #192]	@ (8003c04 <HAL_DMA_Init+0x1cc>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d031      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8003c08 <HAL_DMA_Init+0x1d0>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d02c      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a2d      	ldr	r2, [pc, #180]	@ (8003c0c <HAL_DMA_Init+0x1d4>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d027      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a2b      	ldr	r2, [pc, #172]	@ (8003c10 <HAL_DMA_Init+0x1d8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d022      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a2a      	ldr	r2, [pc, #168]	@ (8003c14 <HAL_DMA_Init+0x1dc>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d01d      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a28      	ldr	r2, [pc, #160]	@ (8003c18 <HAL_DMA_Init+0x1e0>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d018      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a27      	ldr	r2, [pc, #156]	@ (8003c1c <HAL_DMA_Init+0x1e4>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d013      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a25      	ldr	r2, [pc, #148]	@ (8003c20 <HAL_DMA_Init+0x1e8>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d00e      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a24      	ldr	r2, [pc, #144]	@ (8003c24 <HAL_DMA_Init+0x1ec>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d009      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <HAL_DMA_Init+0x1f0>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d004      	beq.n	8003bac <HAL_DMA_Init+0x174>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a21      	ldr	r2, [pc, #132]	@ (8003c2c <HAL_DMA_Init+0x1f4>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d108      	bne.n	8003bbe <HAL_DMA_Init+0x186>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0201 	bic.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	e007      	b.n	8003bce <HAL_DMA_Init+0x196>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003bce:	e02f      	b.n	8003c30 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bd0:	f7fe fd0e 	bl	80025f0 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d928      	bls.n	8003c30 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2203      	movs	r2, #3
 8003be8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e246      	b.n	800407e <HAL_DMA_Init+0x646>
 8003bf0:	40020010 	.word	0x40020010
 8003bf4:	40020028 	.word	0x40020028
 8003bf8:	40020040 	.word	0x40020040
 8003bfc:	40020058 	.word	0x40020058
 8003c00:	40020070 	.word	0x40020070
 8003c04:	40020088 	.word	0x40020088
 8003c08:	400200a0 	.word	0x400200a0
 8003c0c:	400200b8 	.word	0x400200b8
 8003c10:	40020410 	.word	0x40020410
 8003c14:	40020428 	.word	0x40020428
 8003c18:	40020440 	.word	0x40020440
 8003c1c:	40020458 	.word	0x40020458
 8003c20:	40020470 	.word	0x40020470
 8003c24:	40020488 	.word	0x40020488
 8003c28:	400204a0 	.word	0x400204a0
 8003c2c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1c8      	bne.n	8003bd0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4b83      	ldr	r3, [pc, #524]	@ (8003e58 <HAL_DMA_Init+0x420>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003c56:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c62:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c6e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d107      	bne.n	8003c94 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003c94:	4b71      	ldr	r3, [pc, #452]	@ (8003e5c <HAL_DMA_Init+0x424>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4b71      	ldr	r3, [pc, #452]	@ (8003e60 <HAL_DMA_Init+0x428>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ca0:	d328      	bcc.n	8003cf4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b28      	cmp	r3, #40	@ 0x28
 8003ca8:	d903      	bls.n	8003cb2 <HAL_DMA_Init+0x27a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cb0:	d917      	bls.n	8003ce2 <HAL_DMA_Init+0x2aa>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003cb8:	d903      	bls.n	8003cc2 <HAL_DMA_Init+0x28a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b42      	cmp	r3, #66	@ 0x42
 8003cc0:	d90f      	bls.n	8003ce2 <HAL_DMA_Init+0x2aa>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2b46      	cmp	r3, #70	@ 0x46
 8003cc8:	d903      	bls.n	8003cd2 <HAL_DMA_Init+0x29a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b48      	cmp	r3, #72	@ 0x48
 8003cd0:	d907      	bls.n	8003ce2 <HAL_DMA_Init+0x2aa>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b4e      	cmp	r3, #78	@ 0x4e
 8003cd8:	d905      	bls.n	8003ce6 <HAL_DMA_Init+0x2ae>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b52      	cmp	r3, #82	@ 0x52
 8003ce0:	d801      	bhi.n	8003ce6 <HAL_DMA_Init+0x2ae>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e000      	b.n	8003ce8 <HAL_DMA_Init+0x2b0>
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cf2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	f023 0307 	bic.w	r3, r3, #7
 8003d0a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d117      	bne.n	8003d4e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00e      	beq.n	8003d4e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f001 ff2b 	bl	8005b8c <DMA_CheckFifoParam>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d008      	beq.n	8003d4e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2240      	movs	r2, #64	@ 0x40
 8003d40:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e197      	b.n	800407e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f001 fe66 	bl	8005a28 <DMA_CalcBaseAndBitshift>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d64:	f003 031f 	and.w	r3, r3, #31
 8003d68:	223f      	movs	r2, #63	@ 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	e0cd      	b.n	8003f0e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a3b      	ldr	r2, [pc, #236]	@ (8003e64 <HAL_DMA_Init+0x42c>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d022      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a39      	ldr	r2, [pc, #228]	@ (8003e68 <HAL_DMA_Init+0x430>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d01d      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a38      	ldr	r2, [pc, #224]	@ (8003e6c <HAL_DMA_Init+0x434>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d018      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a36      	ldr	r2, [pc, #216]	@ (8003e70 <HAL_DMA_Init+0x438>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d013      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a35      	ldr	r2, [pc, #212]	@ (8003e74 <HAL_DMA_Init+0x43c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d00e      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a33      	ldr	r2, [pc, #204]	@ (8003e78 <HAL_DMA_Init+0x440>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a32      	ldr	r2, [pc, #200]	@ (8003e7c <HAL_DMA_Init+0x444>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d004      	beq.n	8003dc2 <HAL_DMA_Init+0x38a>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a30      	ldr	r2, [pc, #192]	@ (8003e80 <HAL_DMA_Init+0x448>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d101      	bne.n	8003dc6 <HAL_DMA_Init+0x38e>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e000      	b.n	8003dc8 <HAL_DMA_Init+0x390>
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f000 8097 	beq.w	8003efc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a24      	ldr	r2, [pc, #144]	@ (8003e64 <HAL_DMA_Init+0x42c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d021      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a22      	ldr	r2, [pc, #136]	@ (8003e68 <HAL_DMA_Init+0x430>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d01c      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a21      	ldr	r2, [pc, #132]	@ (8003e6c <HAL_DMA_Init+0x434>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d017      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e70 <HAL_DMA_Init+0x438>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d012      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8003e74 <HAL_DMA_Init+0x43c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00d      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a1c      	ldr	r2, [pc, #112]	@ (8003e78 <HAL_DMA_Init+0x440>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d008      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8003e7c <HAL_DMA_Init+0x444>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d003      	beq.n	8003e1c <HAL_DMA_Init+0x3e4>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a19      	ldr	r2, [pc, #100]	@ (8003e80 <HAL_DMA_Init+0x448>)
 8003e1a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4b13      	ldr	r3, [pc, #76]	@ (8003e84 <HAL_DMA_Init+0x44c>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d021      	beq.n	8003e88 <HAL_DMA_Init+0x450>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	2b80      	cmp	r3, #128	@ 0x80
 8003e4a:	d102      	bne.n	8003e52 <HAL_DMA_Init+0x41a>
 8003e4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e50:	e01b      	b.n	8003e8a <HAL_DMA_Init+0x452>
 8003e52:	2300      	movs	r3, #0
 8003e54:	e019      	b.n	8003e8a <HAL_DMA_Init+0x452>
 8003e56:	bf00      	nop
 8003e58:	fe10803f 	.word	0xfe10803f
 8003e5c:	5c001000 	.word	0x5c001000
 8003e60:	ffff0000 	.word	0xffff0000
 8003e64:	58025408 	.word	0x58025408
 8003e68:	5802541c 	.word	0x5802541c
 8003e6c:	58025430 	.word	0x58025430
 8003e70:	58025444 	.word	0x58025444
 8003e74:	58025458 	.word	0x58025458
 8003e78:	5802546c 	.word	0x5802546c
 8003e7c:	58025480 	.word	0x58025480
 8003e80:	58025494 	.word	0x58025494
 8003e84:	fffe000f 	.word	0xfffe000f
 8003e88:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	68d2      	ldr	r2, [r2, #12]
 8003e8e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003ea0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003ea8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003eb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003eb8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4b6e      	ldr	r3, [pc, #440]	@ (8004088 <HAL_DMA_Init+0x650>)
 8003ed0:	4413      	add	r3, r2
 8003ed2:	4a6e      	ldr	r2, [pc, #440]	@ (800408c <HAL_DMA_Init+0x654>)
 8003ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed8:	091b      	lsrs	r3, r3, #4
 8003eda:	009a      	lsls	r2, r3, #2
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f001 fda1 	bl	8005a28 <DMA_CalcBaseAndBitshift>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	409a      	lsls	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	605a      	str	r2, [r3, #4]
 8003efa:	e008      	b.n	8003f0e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2240      	movs	r2, #64	@ 0x40
 8003f00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2203      	movs	r2, #3
 8003f06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e0b7      	b.n	800407e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a5f      	ldr	r2, [pc, #380]	@ (8004090 <HAL_DMA_Init+0x658>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d072      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a5d      	ldr	r2, [pc, #372]	@ (8004094 <HAL_DMA_Init+0x65c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d06d      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a5c      	ldr	r2, [pc, #368]	@ (8004098 <HAL_DMA_Init+0x660>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d068      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a5a      	ldr	r2, [pc, #360]	@ (800409c <HAL_DMA_Init+0x664>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d063      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a59      	ldr	r2, [pc, #356]	@ (80040a0 <HAL_DMA_Init+0x668>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d05e      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a57      	ldr	r2, [pc, #348]	@ (80040a4 <HAL_DMA_Init+0x66c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d059      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a56      	ldr	r2, [pc, #344]	@ (80040a8 <HAL_DMA_Init+0x670>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d054      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a54      	ldr	r2, [pc, #336]	@ (80040ac <HAL_DMA_Init+0x674>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d04f      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a53      	ldr	r2, [pc, #332]	@ (80040b0 <HAL_DMA_Init+0x678>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d04a      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a51      	ldr	r2, [pc, #324]	@ (80040b4 <HAL_DMA_Init+0x67c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d045      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a50      	ldr	r2, [pc, #320]	@ (80040b8 <HAL_DMA_Init+0x680>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d040      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a4e      	ldr	r2, [pc, #312]	@ (80040bc <HAL_DMA_Init+0x684>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d03b      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a4d      	ldr	r2, [pc, #308]	@ (80040c0 <HAL_DMA_Init+0x688>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d036      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a4b      	ldr	r2, [pc, #300]	@ (80040c4 <HAL_DMA_Init+0x68c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d031      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a4a      	ldr	r2, [pc, #296]	@ (80040c8 <HAL_DMA_Init+0x690>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d02c      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a48      	ldr	r2, [pc, #288]	@ (80040cc <HAL_DMA_Init+0x694>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d027      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a47      	ldr	r2, [pc, #284]	@ (80040d0 <HAL_DMA_Init+0x698>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d022      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a45      	ldr	r2, [pc, #276]	@ (80040d4 <HAL_DMA_Init+0x69c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01d      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a44      	ldr	r2, [pc, #272]	@ (80040d8 <HAL_DMA_Init+0x6a0>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d018      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a42      	ldr	r2, [pc, #264]	@ (80040dc <HAL_DMA_Init+0x6a4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d013      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a41      	ldr	r2, [pc, #260]	@ (80040e0 <HAL_DMA_Init+0x6a8>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d00e      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80040e4 <HAL_DMA_Init+0x6ac>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d009      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a3e      	ldr	r2, [pc, #248]	@ (80040e8 <HAL_DMA_Init+0x6b0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d004      	beq.n	8003ffe <HAL_DMA_Init+0x5c6>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a3c      	ldr	r2, [pc, #240]	@ (80040ec <HAL_DMA_Init+0x6b4>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_DMA_Init+0x5ca>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <HAL_DMA_Init+0x5cc>
 8004002:	2300      	movs	r3, #0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d032      	beq.n	800406e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f001 fe3b 	bl	8005c84 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	2b80      	cmp	r3, #128	@ 0x80
 8004014:	d102      	bne.n	800401c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004030:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d010      	beq.n	800405c <HAL_DMA_Init+0x624>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2b08      	cmp	r3, #8
 8004040:	d80c      	bhi.n	800405c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f001 feb8 	bl	8005db8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004058:	605a      	str	r2, [r3, #4]
 800405a:	e008      	b.n	800406e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	a7fdabf8 	.word	0xa7fdabf8
 800408c:	cccccccd 	.word	0xcccccccd
 8004090:	40020010 	.word	0x40020010
 8004094:	40020028 	.word	0x40020028
 8004098:	40020040 	.word	0x40020040
 800409c:	40020058 	.word	0x40020058
 80040a0:	40020070 	.word	0x40020070
 80040a4:	40020088 	.word	0x40020088
 80040a8:	400200a0 	.word	0x400200a0
 80040ac:	400200b8 	.word	0x400200b8
 80040b0:	40020410 	.word	0x40020410
 80040b4:	40020428 	.word	0x40020428
 80040b8:	40020440 	.word	0x40020440
 80040bc:	40020458 	.word	0x40020458
 80040c0:	40020470 	.word	0x40020470
 80040c4:	40020488 	.word	0x40020488
 80040c8:	400204a0 	.word	0x400204a0
 80040cc:	400204b8 	.word	0x400204b8
 80040d0:	58025408 	.word	0x58025408
 80040d4:	5802541c 	.word	0x5802541c
 80040d8:	58025430 	.word	0x58025430
 80040dc:	58025444 	.word	0x58025444
 80040e0:	58025458 	.word	0x58025458
 80040e4:	5802546c 	.word	0x5802546c
 80040e8:	58025480 	.word	0x58025480
 80040ec:	58025494 	.word	0x58025494

080040f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80040f8:	f7fe fa7a 	bl	80025f0 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e2dc      	b.n	80046c2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d008      	beq.n	8004126 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2280      	movs	r2, #128	@ 0x80
 8004118:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e2cd      	b.n	80046c2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a76      	ldr	r2, [pc, #472]	@ (8004304 <HAL_DMA_Abort+0x214>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d04a      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a74      	ldr	r2, [pc, #464]	@ (8004308 <HAL_DMA_Abort+0x218>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d045      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a73      	ldr	r2, [pc, #460]	@ (800430c <HAL_DMA_Abort+0x21c>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d040      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a71      	ldr	r2, [pc, #452]	@ (8004310 <HAL_DMA_Abort+0x220>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d03b      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a70      	ldr	r2, [pc, #448]	@ (8004314 <HAL_DMA_Abort+0x224>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d036      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a6e      	ldr	r2, [pc, #440]	@ (8004318 <HAL_DMA_Abort+0x228>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d031      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a6d      	ldr	r2, [pc, #436]	@ (800431c <HAL_DMA_Abort+0x22c>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d02c      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a6b      	ldr	r2, [pc, #428]	@ (8004320 <HAL_DMA_Abort+0x230>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d027      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a6a      	ldr	r2, [pc, #424]	@ (8004324 <HAL_DMA_Abort+0x234>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d022      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a68      	ldr	r2, [pc, #416]	@ (8004328 <HAL_DMA_Abort+0x238>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01d      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a67      	ldr	r2, [pc, #412]	@ (800432c <HAL_DMA_Abort+0x23c>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d018      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a65      	ldr	r2, [pc, #404]	@ (8004330 <HAL_DMA_Abort+0x240>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d013      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a64      	ldr	r2, [pc, #400]	@ (8004334 <HAL_DMA_Abort+0x244>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d00e      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a62      	ldr	r2, [pc, #392]	@ (8004338 <HAL_DMA_Abort+0x248>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d009      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a61      	ldr	r2, [pc, #388]	@ (800433c <HAL_DMA_Abort+0x24c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d004      	beq.n	80041c6 <HAL_DMA_Abort+0xd6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a5f      	ldr	r2, [pc, #380]	@ (8004340 <HAL_DMA_Abort+0x250>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d101      	bne.n	80041ca <HAL_DMA_Abort+0xda>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <HAL_DMA_Abort+0xdc>
 80041ca:	2300      	movs	r3, #0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d013      	beq.n	80041f8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 021e 	bic.w	r2, r2, #30
 80041de:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695a      	ldr	r2, [r3, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041ee:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e00a      	b.n	800420e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 020e 	bic.w	r2, r2, #14
 8004206:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a3c      	ldr	r2, [pc, #240]	@ (8004304 <HAL_DMA_Abort+0x214>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d072      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a3a      	ldr	r2, [pc, #232]	@ (8004308 <HAL_DMA_Abort+0x218>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d06d      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a39      	ldr	r2, [pc, #228]	@ (800430c <HAL_DMA_Abort+0x21c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d068      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a37      	ldr	r2, [pc, #220]	@ (8004310 <HAL_DMA_Abort+0x220>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d063      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a36      	ldr	r2, [pc, #216]	@ (8004314 <HAL_DMA_Abort+0x224>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d05e      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a34      	ldr	r2, [pc, #208]	@ (8004318 <HAL_DMA_Abort+0x228>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d059      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a33      	ldr	r2, [pc, #204]	@ (800431c <HAL_DMA_Abort+0x22c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d054      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a31      	ldr	r2, [pc, #196]	@ (8004320 <HAL_DMA_Abort+0x230>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d04f      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a30      	ldr	r2, [pc, #192]	@ (8004324 <HAL_DMA_Abort+0x234>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d04a      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a2e      	ldr	r2, [pc, #184]	@ (8004328 <HAL_DMA_Abort+0x238>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d045      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2d      	ldr	r2, [pc, #180]	@ (800432c <HAL_DMA_Abort+0x23c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d040      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a2b      	ldr	r2, [pc, #172]	@ (8004330 <HAL_DMA_Abort+0x240>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d03b      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a2a      	ldr	r2, [pc, #168]	@ (8004334 <HAL_DMA_Abort+0x244>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d036      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a28      	ldr	r2, [pc, #160]	@ (8004338 <HAL_DMA_Abort+0x248>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d031      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a27      	ldr	r2, [pc, #156]	@ (800433c <HAL_DMA_Abort+0x24c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d02c      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a25      	ldr	r2, [pc, #148]	@ (8004340 <HAL_DMA_Abort+0x250>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d027      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a24      	ldr	r2, [pc, #144]	@ (8004344 <HAL_DMA_Abort+0x254>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d022      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a22      	ldr	r2, [pc, #136]	@ (8004348 <HAL_DMA_Abort+0x258>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d01d      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a21      	ldr	r2, [pc, #132]	@ (800434c <HAL_DMA_Abort+0x25c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d018      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004350 <HAL_DMA_Abort+0x260>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d013      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a1e      	ldr	r2, [pc, #120]	@ (8004354 <HAL_DMA_Abort+0x264>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00e      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004358 <HAL_DMA_Abort+0x268>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d009      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1b      	ldr	r2, [pc, #108]	@ (800435c <HAL_DMA_Abort+0x26c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d004      	beq.n	80042fe <HAL_DMA_Abort+0x20e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a19      	ldr	r2, [pc, #100]	@ (8004360 <HAL_DMA_Abort+0x270>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d132      	bne.n	8004364 <HAL_DMA_Abort+0x274>
 80042fe:	2301      	movs	r3, #1
 8004300:	e031      	b.n	8004366 <HAL_DMA_Abort+0x276>
 8004302:	bf00      	nop
 8004304:	40020010 	.word	0x40020010
 8004308:	40020028 	.word	0x40020028
 800430c:	40020040 	.word	0x40020040
 8004310:	40020058 	.word	0x40020058
 8004314:	40020070 	.word	0x40020070
 8004318:	40020088 	.word	0x40020088
 800431c:	400200a0 	.word	0x400200a0
 8004320:	400200b8 	.word	0x400200b8
 8004324:	40020410 	.word	0x40020410
 8004328:	40020428 	.word	0x40020428
 800432c:	40020440 	.word	0x40020440
 8004330:	40020458 	.word	0x40020458
 8004334:	40020470 	.word	0x40020470
 8004338:	40020488 	.word	0x40020488
 800433c:	400204a0 	.word	0x400204a0
 8004340:	400204b8 	.word	0x400204b8
 8004344:	58025408 	.word	0x58025408
 8004348:	5802541c 	.word	0x5802541c
 800434c:	58025430 	.word	0x58025430
 8004350:	58025444 	.word	0x58025444
 8004354:	58025458 	.word	0x58025458
 8004358:	5802546c 	.word	0x5802546c
 800435c:	58025480 	.word	0x58025480
 8004360:	58025494 	.word	0x58025494
 8004364:	2300      	movs	r3, #0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004374:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004378:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a6d      	ldr	r2, [pc, #436]	@ (8004534 <HAL_DMA_Abort+0x444>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d04a      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a6b      	ldr	r2, [pc, #428]	@ (8004538 <HAL_DMA_Abort+0x448>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d045      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a6a      	ldr	r2, [pc, #424]	@ (800453c <HAL_DMA_Abort+0x44c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d040      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a68      	ldr	r2, [pc, #416]	@ (8004540 <HAL_DMA_Abort+0x450>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d03b      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a67      	ldr	r2, [pc, #412]	@ (8004544 <HAL_DMA_Abort+0x454>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d036      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a65      	ldr	r2, [pc, #404]	@ (8004548 <HAL_DMA_Abort+0x458>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d031      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a64      	ldr	r2, [pc, #400]	@ (800454c <HAL_DMA_Abort+0x45c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d02c      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a62      	ldr	r2, [pc, #392]	@ (8004550 <HAL_DMA_Abort+0x460>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d027      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a61      	ldr	r2, [pc, #388]	@ (8004554 <HAL_DMA_Abort+0x464>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d022      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a5f      	ldr	r2, [pc, #380]	@ (8004558 <HAL_DMA_Abort+0x468>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d01d      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a5e      	ldr	r2, [pc, #376]	@ (800455c <HAL_DMA_Abort+0x46c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d018      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a5c      	ldr	r2, [pc, #368]	@ (8004560 <HAL_DMA_Abort+0x470>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a5b      	ldr	r2, [pc, #364]	@ (8004564 <HAL_DMA_Abort+0x474>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00e      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a59      	ldr	r2, [pc, #356]	@ (8004568 <HAL_DMA_Abort+0x478>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d009      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a58      	ldr	r2, [pc, #352]	@ (800456c <HAL_DMA_Abort+0x47c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d004      	beq.n	800441a <HAL_DMA_Abort+0x32a>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a56      	ldr	r2, [pc, #344]	@ (8004570 <HAL_DMA_Abort+0x480>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d108      	bne.n	800442c <HAL_DMA_Abort+0x33c>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0201 	bic.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	e007      	b.n	800443c <HAL_DMA_Abort+0x34c>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0201 	bic.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800443c:	e013      	b.n	8004466 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800443e:	f7fe f8d7 	bl	80025f0 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b05      	cmp	r3, #5
 800444a:	d90c      	bls.n	8004466 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2220      	movs	r2, #32
 8004450:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2203      	movs	r2, #3
 8004456:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e12d      	b.n	80046c2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1e5      	bne.n	800443e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a2f      	ldr	r2, [pc, #188]	@ (8004534 <HAL_DMA_Abort+0x444>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d04a      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a2d      	ldr	r2, [pc, #180]	@ (8004538 <HAL_DMA_Abort+0x448>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d045      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a2c      	ldr	r2, [pc, #176]	@ (800453c <HAL_DMA_Abort+0x44c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d040      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a2a      	ldr	r2, [pc, #168]	@ (8004540 <HAL_DMA_Abort+0x450>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d03b      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a29      	ldr	r2, [pc, #164]	@ (8004544 <HAL_DMA_Abort+0x454>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d036      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a27      	ldr	r2, [pc, #156]	@ (8004548 <HAL_DMA_Abort+0x458>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d031      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a26      	ldr	r2, [pc, #152]	@ (800454c <HAL_DMA_Abort+0x45c>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d02c      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a24      	ldr	r2, [pc, #144]	@ (8004550 <HAL_DMA_Abort+0x460>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d027      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a23      	ldr	r2, [pc, #140]	@ (8004554 <HAL_DMA_Abort+0x464>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d022      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a21      	ldr	r2, [pc, #132]	@ (8004558 <HAL_DMA_Abort+0x468>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d01d      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a20      	ldr	r2, [pc, #128]	@ (800455c <HAL_DMA_Abort+0x46c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d018      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004560 <HAL_DMA_Abort+0x470>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d013      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004564 <HAL_DMA_Abort+0x474>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00e      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004568 <HAL_DMA_Abort+0x478>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d009      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1a      	ldr	r2, [pc, #104]	@ (800456c <HAL_DMA_Abort+0x47c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d004      	beq.n	8004512 <HAL_DMA_Abort+0x422>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a18      	ldr	r2, [pc, #96]	@ (8004570 <HAL_DMA_Abort+0x480>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d101      	bne.n	8004516 <HAL_DMA_Abort+0x426>
 8004512:	2301      	movs	r3, #1
 8004514:	e000      	b.n	8004518 <HAL_DMA_Abort+0x428>
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d02b      	beq.n	8004574 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004520:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	223f      	movs	r2, #63	@ 0x3f
 800452c:	409a      	lsls	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	609a      	str	r2, [r3, #8]
 8004532:	e02a      	b.n	800458a <HAL_DMA_Abort+0x49a>
 8004534:	40020010 	.word	0x40020010
 8004538:	40020028 	.word	0x40020028
 800453c:	40020040 	.word	0x40020040
 8004540:	40020058 	.word	0x40020058
 8004544:	40020070 	.word	0x40020070
 8004548:	40020088 	.word	0x40020088
 800454c:	400200a0 	.word	0x400200a0
 8004550:	400200b8 	.word	0x400200b8
 8004554:	40020410 	.word	0x40020410
 8004558:	40020428 	.word	0x40020428
 800455c:	40020440 	.word	0x40020440
 8004560:	40020458 	.word	0x40020458
 8004564:	40020470 	.word	0x40020470
 8004568:	40020488 	.word	0x40020488
 800456c:	400204a0 	.word	0x400204a0
 8004570:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004578:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457e:	f003 031f 	and.w	r3, r3, #31
 8004582:	2201      	movs	r2, #1
 8004584:	409a      	lsls	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a4f      	ldr	r2, [pc, #316]	@ (80046cc <HAL_DMA_Abort+0x5dc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d072      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a4d      	ldr	r2, [pc, #308]	@ (80046d0 <HAL_DMA_Abort+0x5e0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d06d      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a4c      	ldr	r2, [pc, #304]	@ (80046d4 <HAL_DMA_Abort+0x5e4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d068      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a4a      	ldr	r2, [pc, #296]	@ (80046d8 <HAL_DMA_Abort+0x5e8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d063      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a49      	ldr	r2, [pc, #292]	@ (80046dc <HAL_DMA_Abort+0x5ec>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d05e      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a47      	ldr	r2, [pc, #284]	@ (80046e0 <HAL_DMA_Abort+0x5f0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d059      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a46      	ldr	r2, [pc, #280]	@ (80046e4 <HAL_DMA_Abort+0x5f4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d054      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a44      	ldr	r2, [pc, #272]	@ (80046e8 <HAL_DMA_Abort+0x5f8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d04f      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a43      	ldr	r2, [pc, #268]	@ (80046ec <HAL_DMA_Abort+0x5fc>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d04a      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a41      	ldr	r2, [pc, #260]	@ (80046f0 <HAL_DMA_Abort+0x600>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d045      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a40      	ldr	r2, [pc, #256]	@ (80046f4 <HAL_DMA_Abort+0x604>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d040      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a3e      	ldr	r2, [pc, #248]	@ (80046f8 <HAL_DMA_Abort+0x608>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d03b      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a3d      	ldr	r2, [pc, #244]	@ (80046fc <HAL_DMA_Abort+0x60c>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d036      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a3b      	ldr	r2, [pc, #236]	@ (8004700 <HAL_DMA_Abort+0x610>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d031      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a3a      	ldr	r2, [pc, #232]	@ (8004704 <HAL_DMA_Abort+0x614>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d02c      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a38      	ldr	r2, [pc, #224]	@ (8004708 <HAL_DMA_Abort+0x618>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d027      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a37      	ldr	r2, [pc, #220]	@ (800470c <HAL_DMA_Abort+0x61c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d022      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a35      	ldr	r2, [pc, #212]	@ (8004710 <HAL_DMA_Abort+0x620>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01d      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a34      	ldr	r2, [pc, #208]	@ (8004714 <HAL_DMA_Abort+0x624>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d018      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a32      	ldr	r2, [pc, #200]	@ (8004718 <HAL_DMA_Abort+0x628>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d013      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a31      	ldr	r2, [pc, #196]	@ (800471c <HAL_DMA_Abort+0x62c>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d00e      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a2f      	ldr	r2, [pc, #188]	@ (8004720 <HAL_DMA_Abort+0x630>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d009      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a2e      	ldr	r2, [pc, #184]	@ (8004724 <HAL_DMA_Abort+0x634>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d004      	beq.n	800467a <HAL_DMA_Abort+0x58a>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a2c      	ldr	r2, [pc, #176]	@ (8004728 <HAL_DMA_Abort+0x638>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d101      	bne.n	800467e <HAL_DMA_Abort+0x58e>
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <HAL_DMA_Abort+0x590>
 800467e:	2300      	movs	r3, #0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d015      	beq.n	80046b0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800468c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046a4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80046ae:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3718      	adds	r7, #24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40020010 	.word	0x40020010
 80046d0:	40020028 	.word	0x40020028
 80046d4:	40020040 	.word	0x40020040
 80046d8:	40020058 	.word	0x40020058
 80046dc:	40020070 	.word	0x40020070
 80046e0:	40020088 	.word	0x40020088
 80046e4:	400200a0 	.word	0x400200a0
 80046e8:	400200b8 	.word	0x400200b8
 80046ec:	40020410 	.word	0x40020410
 80046f0:	40020428 	.word	0x40020428
 80046f4:	40020440 	.word	0x40020440
 80046f8:	40020458 	.word	0x40020458
 80046fc:	40020470 	.word	0x40020470
 8004700:	40020488 	.word	0x40020488
 8004704:	400204a0 	.word	0x400204a0
 8004708:	400204b8 	.word	0x400204b8
 800470c:	58025408 	.word	0x58025408
 8004710:	5802541c 	.word	0x5802541c
 8004714:	58025430 	.word	0x58025430
 8004718:	58025444 	.word	0x58025444
 800471c:	58025458 	.word	0x58025458
 8004720:	5802546c 	.word	0x5802546c
 8004724:	58025480 	.word	0x58025480
 8004728:	58025494 	.word	0x58025494

0800472c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e237      	b.n	8004bae <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d004      	beq.n	8004754 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2280      	movs	r2, #128	@ 0x80
 800474e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e22c      	b.n	8004bae <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a5c      	ldr	r2, [pc, #368]	@ (80048cc <HAL_DMA_Abort_IT+0x1a0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d04a      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a5b      	ldr	r2, [pc, #364]	@ (80048d0 <HAL_DMA_Abort_IT+0x1a4>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d045      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a59      	ldr	r2, [pc, #356]	@ (80048d4 <HAL_DMA_Abort_IT+0x1a8>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d040      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a58      	ldr	r2, [pc, #352]	@ (80048d8 <HAL_DMA_Abort_IT+0x1ac>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d03b      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a56      	ldr	r2, [pc, #344]	@ (80048dc <HAL_DMA_Abort_IT+0x1b0>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d036      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a55      	ldr	r2, [pc, #340]	@ (80048e0 <HAL_DMA_Abort_IT+0x1b4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d031      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a53      	ldr	r2, [pc, #332]	@ (80048e4 <HAL_DMA_Abort_IT+0x1b8>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d02c      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a52      	ldr	r2, [pc, #328]	@ (80048e8 <HAL_DMA_Abort_IT+0x1bc>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d027      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a50      	ldr	r2, [pc, #320]	@ (80048ec <HAL_DMA_Abort_IT+0x1c0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d022      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a4f      	ldr	r2, [pc, #316]	@ (80048f0 <HAL_DMA_Abort_IT+0x1c4>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d01d      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a4d      	ldr	r2, [pc, #308]	@ (80048f4 <HAL_DMA_Abort_IT+0x1c8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d018      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a4c      	ldr	r2, [pc, #304]	@ (80048f8 <HAL_DMA_Abort_IT+0x1cc>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d013      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a4a      	ldr	r2, [pc, #296]	@ (80048fc <HAL_DMA_Abort_IT+0x1d0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d00e      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a49      	ldr	r2, [pc, #292]	@ (8004900 <HAL_DMA_Abort_IT+0x1d4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d009      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a47      	ldr	r2, [pc, #284]	@ (8004904 <HAL_DMA_Abort_IT+0x1d8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d004      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xc8>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a46      	ldr	r2, [pc, #280]	@ (8004908 <HAL_DMA_Abort_IT+0x1dc>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d101      	bne.n	80047f8 <HAL_DMA_Abort_IT+0xcc>
 80047f4:	2301      	movs	r3, #1
 80047f6:	e000      	b.n	80047fa <HAL_DMA_Abort_IT+0xce>
 80047f8:	2300      	movs	r3, #0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 8086 	beq.w	800490c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2204      	movs	r2, #4
 8004804:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a2f      	ldr	r2, [pc, #188]	@ (80048cc <HAL_DMA_Abort_IT+0x1a0>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d04a      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a2e      	ldr	r2, [pc, #184]	@ (80048d0 <HAL_DMA_Abort_IT+0x1a4>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d045      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a2c      	ldr	r2, [pc, #176]	@ (80048d4 <HAL_DMA_Abort_IT+0x1a8>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d040      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a2b      	ldr	r2, [pc, #172]	@ (80048d8 <HAL_DMA_Abort_IT+0x1ac>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d03b      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a29      	ldr	r2, [pc, #164]	@ (80048dc <HAL_DMA_Abort_IT+0x1b0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d036      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a28      	ldr	r2, [pc, #160]	@ (80048e0 <HAL_DMA_Abort_IT+0x1b4>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d031      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a26      	ldr	r2, [pc, #152]	@ (80048e4 <HAL_DMA_Abort_IT+0x1b8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d02c      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a25      	ldr	r2, [pc, #148]	@ (80048e8 <HAL_DMA_Abort_IT+0x1bc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d027      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a23      	ldr	r2, [pc, #140]	@ (80048ec <HAL_DMA_Abort_IT+0x1c0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d022      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a22      	ldr	r2, [pc, #136]	@ (80048f0 <HAL_DMA_Abort_IT+0x1c4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d01d      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a20      	ldr	r2, [pc, #128]	@ (80048f4 <HAL_DMA_Abort_IT+0x1c8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d018      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a1f      	ldr	r2, [pc, #124]	@ (80048f8 <HAL_DMA_Abort_IT+0x1cc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d013      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a1d      	ldr	r2, [pc, #116]	@ (80048fc <HAL_DMA_Abort_IT+0x1d0>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d00e      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a1c      	ldr	r2, [pc, #112]	@ (8004900 <HAL_DMA_Abort_IT+0x1d4>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d009      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a1a      	ldr	r2, [pc, #104]	@ (8004904 <HAL_DMA_Abort_IT+0x1d8>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d004      	beq.n	80048a8 <HAL_DMA_Abort_IT+0x17c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a19      	ldr	r2, [pc, #100]	@ (8004908 <HAL_DMA_Abort_IT+0x1dc>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d108      	bne.n	80048ba <HAL_DMA_Abort_IT+0x18e>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0201 	bic.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	e178      	b.n	8004bac <HAL_DMA_Abort_IT+0x480>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0201 	bic.w	r2, r2, #1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e16f      	b.n	8004bac <HAL_DMA_Abort_IT+0x480>
 80048cc:	40020010 	.word	0x40020010
 80048d0:	40020028 	.word	0x40020028
 80048d4:	40020040 	.word	0x40020040
 80048d8:	40020058 	.word	0x40020058
 80048dc:	40020070 	.word	0x40020070
 80048e0:	40020088 	.word	0x40020088
 80048e4:	400200a0 	.word	0x400200a0
 80048e8:	400200b8 	.word	0x400200b8
 80048ec:	40020410 	.word	0x40020410
 80048f0:	40020428 	.word	0x40020428
 80048f4:	40020440 	.word	0x40020440
 80048f8:	40020458 	.word	0x40020458
 80048fc:	40020470 	.word	0x40020470
 8004900:	40020488 	.word	0x40020488
 8004904:	400204a0 	.word	0x400204a0
 8004908:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 020e 	bic.w	r2, r2, #14
 800491a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a6c      	ldr	r2, [pc, #432]	@ (8004ad4 <HAL_DMA_Abort_IT+0x3a8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d04a      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a6b      	ldr	r2, [pc, #428]	@ (8004ad8 <HAL_DMA_Abort_IT+0x3ac>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d045      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a69      	ldr	r2, [pc, #420]	@ (8004adc <HAL_DMA_Abort_IT+0x3b0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d040      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a68      	ldr	r2, [pc, #416]	@ (8004ae0 <HAL_DMA_Abort_IT+0x3b4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d03b      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a66      	ldr	r2, [pc, #408]	@ (8004ae4 <HAL_DMA_Abort_IT+0x3b8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d036      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a65      	ldr	r2, [pc, #404]	@ (8004ae8 <HAL_DMA_Abort_IT+0x3bc>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d031      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a63      	ldr	r2, [pc, #396]	@ (8004aec <HAL_DMA_Abort_IT+0x3c0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d02c      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a62      	ldr	r2, [pc, #392]	@ (8004af0 <HAL_DMA_Abort_IT+0x3c4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d027      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a60      	ldr	r2, [pc, #384]	@ (8004af4 <HAL_DMA_Abort_IT+0x3c8>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d022      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a5f      	ldr	r2, [pc, #380]	@ (8004af8 <HAL_DMA_Abort_IT+0x3cc>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d01d      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a5d      	ldr	r2, [pc, #372]	@ (8004afc <HAL_DMA_Abort_IT+0x3d0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d018      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a5c      	ldr	r2, [pc, #368]	@ (8004b00 <HAL_DMA_Abort_IT+0x3d4>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d013      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a5a      	ldr	r2, [pc, #360]	@ (8004b04 <HAL_DMA_Abort_IT+0x3d8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d00e      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a59      	ldr	r2, [pc, #356]	@ (8004b08 <HAL_DMA_Abort_IT+0x3dc>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d009      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a57      	ldr	r2, [pc, #348]	@ (8004b0c <HAL_DMA_Abort_IT+0x3e0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <HAL_DMA_Abort_IT+0x290>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a56      	ldr	r2, [pc, #344]	@ (8004b10 <HAL_DMA_Abort_IT+0x3e4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d108      	bne.n	80049ce <HAL_DMA_Abort_IT+0x2a2>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0201 	bic.w	r2, r2, #1
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	e007      	b.n	80049de <HAL_DMA_Abort_IT+0x2b2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0201 	bic.w	r2, r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a3c      	ldr	r2, [pc, #240]	@ (8004ad4 <HAL_DMA_Abort_IT+0x3a8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d072      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3a      	ldr	r2, [pc, #232]	@ (8004ad8 <HAL_DMA_Abort_IT+0x3ac>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d06d      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a39      	ldr	r2, [pc, #228]	@ (8004adc <HAL_DMA_Abort_IT+0x3b0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d068      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a37      	ldr	r2, [pc, #220]	@ (8004ae0 <HAL_DMA_Abort_IT+0x3b4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d063      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a36      	ldr	r2, [pc, #216]	@ (8004ae4 <HAL_DMA_Abort_IT+0x3b8>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d05e      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a34      	ldr	r2, [pc, #208]	@ (8004ae8 <HAL_DMA_Abort_IT+0x3bc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d059      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a33      	ldr	r2, [pc, #204]	@ (8004aec <HAL_DMA_Abort_IT+0x3c0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d054      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a31      	ldr	r2, [pc, #196]	@ (8004af0 <HAL_DMA_Abort_IT+0x3c4>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d04f      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a30      	ldr	r2, [pc, #192]	@ (8004af4 <HAL_DMA_Abort_IT+0x3c8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d04a      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8004af8 <HAL_DMA_Abort_IT+0x3cc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d045      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2d      	ldr	r2, [pc, #180]	@ (8004afc <HAL_DMA_Abort_IT+0x3d0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d040      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a2b      	ldr	r2, [pc, #172]	@ (8004b00 <HAL_DMA_Abort_IT+0x3d4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d03b      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a2a      	ldr	r2, [pc, #168]	@ (8004b04 <HAL_DMA_Abort_IT+0x3d8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d036      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a28      	ldr	r2, [pc, #160]	@ (8004b08 <HAL_DMA_Abort_IT+0x3dc>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d031      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a27      	ldr	r2, [pc, #156]	@ (8004b0c <HAL_DMA_Abort_IT+0x3e0>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d02c      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a25      	ldr	r2, [pc, #148]	@ (8004b10 <HAL_DMA_Abort_IT+0x3e4>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d027      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a24      	ldr	r2, [pc, #144]	@ (8004b14 <HAL_DMA_Abort_IT+0x3e8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d022      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a22      	ldr	r2, [pc, #136]	@ (8004b18 <HAL_DMA_Abort_IT+0x3ec>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d01d      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a21      	ldr	r2, [pc, #132]	@ (8004b1c <HAL_DMA_Abort_IT+0x3f0>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d018      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b20 <HAL_DMA_Abort_IT+0x3f4>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d013      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8004b24 <HAL_DMA_Abort_IT+0x3f8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d00e      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b28 <HAL_DMA_Abort_IT+0x3fc>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d009      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a1b      	ldr	r2, [pc, #108]	@ (8004b2c <HAL_DMA_Abort_IT+0x400>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d004      	beq.n	8004ace <HAL_DMA_Abort_IT+0x3a2>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a19      	ldr	r2, [pc, #100]	@ (8004b30 <HAL_DMA_Abort_IT+0x404>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d132      	bne.n	8004b34 <HAL_DMA_Abort_IT+0x408>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e031      	b.n	8004b36 <HAL_DMA_Abort_IT+0x40a>
 8004ad2:	bf00      	nop
 8004ad4:	40020010 	.word	0x40020010
 8004ad8:	40020028 	.word	0x40020028
 8004adc:	40020040 	.word	0x40020040
 8004ae0:	40020058 	.word	0x40020058
 8004ae4:	40020070 	.word	0x40020070
 8004ae8:	40020088 	.word	0x40020088
 8004aec:	400200a0 	.word	0x400200a0
 8004af0:	400200b8 	.word	0x400200b8
 8004af4:	40020410 	.word	0x40020410
 8004af8:	40020428 	.word	0x40020428
 8004afc:	40020440 	.word	0x40020440
 8004b00:	40020458 	.word	0x40020458
 8004b04:	40020470 	.word	0x40020470
 8004b08:	40020488 	.word	0x40020488
 8004b0c:	400204a0 	.word	0x400204a0
 8004b10:	400204b8 	.word	0x400204b8
 8004b14:	58025408 	.word	0x58025408
 8004b18:	5802541c 	.word	0x5802541c
 8004b1c:	58025430 	.word	0x58025430
 8004b20:	58025444 	.word	0x58025444
 8004b24:	58025458 	.word	0x58025458
 8004b28:	5802546c 	.word	0x5802546c
 8004b2c:	58025480 	.word	0x58025480
 8004b30:	58025494 	.word	0x58025494
 8004b34:	2300      	movs	r3, #0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d028      	beq.n	8004b8c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b48:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b4e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b54:	f003 031f 	and.w	r3, r3, #31
 8004b58:	2201      	movs	r2, #1
 8004b5a:	409a      	lsls	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b68:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00c      	beq.n	8004b8c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b80:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b8a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop

08004bb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08a      	sub	sp, #40	@ 0x28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004bc4:	4b67      	ldr	r3, [pc, #412]	@ (8004d64 <HAL_DMA_IRQHandler+0x1ac>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a67      	ldr	r2, [pc, #412]	@ (8004d68 <HAL_DMA_IRQHandler+0x1b0>)
 8004bca:	fba2 2303 	umull	r2, r3, r2, r3
 8004bce:	0a9b      	lsrs	r3, r3, #10
 8004bd0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bdc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a5f      	ldr	r2, [pc, #380]	@ (8004d6c <HAL_DMA_IRQHandler+0x1b4>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d04a      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a5d      	ldr	r2, [pc, #372]	@ (8004d70 <HAL_DMA_IRQHandler+0x1b8>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d045      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a5c      	ldr	r2, [pc, #368]	@ (8004d74 <HAL_DMA_IRQHandler+0x1bc>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d040      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a5a      	ldr	r2, [pc, #360]	@ (8004d78 <HAL_DMA_IRQHandler+0x1c0>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d03b      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a59      	ldr	r2, [pc, #356]	@ (8004d7c <HAL_DMA_IRQHandler+0x1c4>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d036      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a57      	ldr	r2, [pc, #348]	@ (8004d80 <HAL_DMA_IRQHandler+0x1c8>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d031      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a56      	ldr	r2, [pc, #344]	@ (8004d84 <HAL_DMA_IRQHandler+0x1cc>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d02c      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a54      	ldr	r2, [pc, #336]	@ (8004d88 <HAL_DMA_IRQHandler+0x1d0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d027      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a53      	ldr	r2, [pc, #332]	@ (8004d8c <HAL_DMA_IRQHandler+0x1d4>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d022      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a51      	ldr	r2, [pc, #324]	@ (8004d90 <HAL_DMA_IRQHandler+0x1d8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d01d      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a50      	ldr	r2, [pc, #320]	@ (8004d94 <HAL_DMA_IRQHandler+0x1dc>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d018      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a4e      	ldr	r2, [pc, #312]	@ (8004d98 <HAL_DMA_IRQHandler+0x1e0>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d013      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a4d      	ldr	r2, [pc, #308]	@ (8004d9c <HAL_DMA_IRQHandler+0x1e4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d00e      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a4b      	ldr	r2, [pc, #300]	@ (8004da0 <HAL_DMA_IRQHandler+0x1e8>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d009      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8004da4 <HAL_DMA_IRQHandler+0x1ec>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d004      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xd2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a48      	ldr	r2, [pc, #288]	@ (8004da8 <HAL_DMA_IRQHandler+0x1f0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d101      	bne.n	8004c8e <HAL_DMA_IRQHandler+0xd6>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <HAL_DMA_IRQHandler+0xd8>
 8004c8e:	2300      	movs	r3, #0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f000 842b 	beq.w	80054ec <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	2208      	movs	r2, #8
 8004ca0:	409a      	lsls	r2, r3
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 80a2 	beq.w	8004df0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8004d6c <HAL_DMA_IRQHandler+0x1b4>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d04a      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a2d      	ldr	r2, [pc, #180]	@ (8004d70 <HAL_DMA_IRQHandler+0x1b8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d045      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8004d74 <HAL_DMA_IRQHandler+0x1bc>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d040      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a2a      	ldr	r2, [pc, #168]	@ (8004d78 <HAL_DMA_IRQHandler+0x1c0>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d03b      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a28      	ldr	r2, [pc, #160]	@ (8004d7c <HAL_DMA_IRQHandler+0x1c4>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d036      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a27      	ldr	r2, [pc, #156]	@ (8004d80 <HAL_DMA_IRQHandler+0x1c8>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d031      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a25      	ldr	r2, [pc, #148]	@ (8004d84 <HAL_DMA_IRQHandler+0x1cc>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d02c      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a24      	ldr	r2, [pc, #144]	@ (8004d88 <HAL_DMA_IRQHandler+0x1d0>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d027      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a22      	ldr	r2, [pc, #136]	@ (8004d8c <HAL_DMA_IRQHandler+0x1d4>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d022      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a21      	ldr	r2, [pc, #132]	@ (8004d90 <HAL_DMA_IRQHandler+0x1d8>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d01d      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a1f      	ldr	r2, [pc, #124]	@ (8004d94 <HAL_DMA_IRQHandler+0x1dc>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d018      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d98 <HAL_DMA_IRQHandler+0x1e0>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d013      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1c      	ldr	r2, [pc, #112]	@ (8004d9c <HAL_DMA_IRQHandler+0x1e4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00e      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1b      	ldr	r2, [pc, #108]	@ (8004da0 <HAL_DMA_IRQHandler+0x1e8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d009      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a19      	ldr	r2, [pc, #100]	@ (8004da4 <HAL_DMA_IRQHandler+0x1ec>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d004      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x194>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a18      	ldr	r2, [pc, #96]	@ (8004da8 <HAL_DMA_IRQHandler+0x1f0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d12f      	bne.n	8004dac <HAL_DMA_IRQHandler+0x1f4>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	bf14      	ite	ne
 8004d5a:	2301      	movne	r3, #1
 8004d5c:	2300      	moveq	r3, #0
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	e02e      	b.n	8004dc0 <HAL_DMA_IRQHandler+0x208>
 8004d62:	bf00      	nop
 8004d64:	24000000 	.word	0x24000000
 8004d68:	1b4e81b5 	.word	0x1b4e81b5
 8004d6c:	40020010 	.word	0x40020010
 8004d70:	40020028 	.word	0x40020028
 8004d74:	40020040 	.word	0x40020040
 8004d78:	40020058 	.word	0x40020058
 8004d7c:	40020070 	.word	0x40020070
 8004d80:	40020088 	.word	0x40020088
 8004d84:	400200a0 	.word	0x400200a0
 8004d88:	400200b8 	.word	0x400200b8
 8004d8c:	40020410 	.word	0x40020410
 8004d90:	40020428 	.word	0x40020428
 8004d94:	40020440 	.word	0x40020440
 8004d98:	40020458 	.word	0x40020458
 8004d9c:	40020470 	.word	0x40020470
 8004da0:	40020488 	.word	0x40020488
 8004da4:	400204a0 	.word	0x400204a0
 8004da8:	400204b8 	.word	0x400204b8
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0308 	and.w	r3, r3, #8
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bf14      	ite	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	2300      	moveq	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d015      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0204 	bic.w	r2, r2, #4
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd8:	f003 031f 	and.w	r3, r3, #31
 8004ddc:	2208      	movs	r2, #8
 8004dde:	409a      	lsls	r2, r3
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de8:	f043 0201 	orr.w	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d06e      	beq.n	8004ee4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a69      	ldr	r2, [pc, #420]	@ (8004fb0 <HAL_DMA_IRQHandler+0x3f8>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d04a      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a67      	ldr	r2, [pc, #412]	@ (8004fb4 <HAL_DMA_IRQHandler+0x3fc>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d045      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a66      	ldr	r2, [pc, #408]	@ (8004fb8 <HAL_DMA_IRQHandler+0x400>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d040      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a64      	ldr	r2, [pc, #400]	@ (8004fbc <HAL_DMA_IRQHandler+0x404>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d03b      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a63      	ldr	r2, [pc, #396]	@ (8004fc0 <HAL_DMA_IRQHandler+0x408>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d036      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a61      	ldr	r2, [pc, #388]	@ (8004fc4 <HAL_DMA_IRQHandler+0x40c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d031      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a60      	ldr	r2, [pc, #384]	@ (8004fc8 <HAL_DMA_IRQHandler+0x410>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d02c      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a5e      	ldr	r2, [pc, #376]	@ (8004fcc <HAL_DMA_IRQHandler+0x414>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d027      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a5d      	ldr	r2, [pc, #372]	@ (8004fd0 <HAL_DMA_IRQHandler+0x418>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d022      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a5b      	ldr	r2, [pc, #364]	@ (8004fd4 <HAL_DMA_IRQHandler+0x41c>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d01d      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a5a      	ldr	r2, [pc, #360]	@ (8004fd8 <HAL_DMA_IRQHandler+0x420>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d018      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a58      	ldr	r2, [pc, #352]	@ (8004fdc <HAL_DMA_IRQHandler+0x424>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d013      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a57      	ldr	r2, [pc, #348]	@ (8004fe0 <HAL_DMA_IRQHandler+0x428>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d00e      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a55      	ldr	r2, [pc, #340]	@ (8004fe4 <HAL_DMA_IRQHandler+0x42c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d009      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a54      	ldr	r2, [pc, #336]	@ (8004fe8 <HAL_DMA_IRQHandler+0x430>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d004      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0x2ee>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a52      	ldr	r2, [pc, #328]	@ (8004fec <HAL_DMA_IRQHandler+0x434>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d10a      	bne.n	8004ebc <HAL_DMA_IRQHandler+0x304>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	bf14      	ite	ne
 8004eb4:	2301      	movne	r3, #1
 8004eb6:	2300      	moveq	r3, #0
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	e003      	b.n	8004ec4 <HAL_DMA_IRQHandler+0x30c>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00d      	beq.n	8004ee4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	409a      	lsls	r2, r3
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004edc:	f043 0202 	orr.w	r2, r3, #2
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2204      	movs	r2, #4
 8004eee:	409a      	lsls	r2, r3
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 808f 	beq.w	8005018 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb0 <HAL_DMA_IRQHandler+0x3f8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d04a      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb4 <HAL_DMA_IRQHandler+0x3fc>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d045      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a29      	ldr	r2, [pc, #164]	@ (8004fb8 <HAL_DMA_IRQHandler+0x400>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d040      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a27      	ldr	r2, [pc, #156]	@ (8004fbc <HAL_DMA_IRQHandler+0x404>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d03b      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a26      	ldr	r2, [pc, #152]	@ (8004fc0 <HAL_DMA_IRQHandler+0x408>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d036      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a24      	ldr	r2, [pc, #144]	@ (8004fc4 <HAL_DMA_IRQHandler+0x40c>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d031      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a23      	ldr	r2, [pc, #140]	@ (8004fc8 <HAL_DMA_IRQHandler+0x410>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d02c      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a21      	ldr	r2, [pc, #132]	@ (8004fcc <HAL_DMA_IRQHandler+0x414>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d027      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a20      	ldr	r2, [pc, #128]	@ (8004fd0 <HAL_DMA_IRQHandler+0x418>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d022      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a1e      	ldr	r2, [pc, #120]	@ (8004fd4 <HAL_DMA_IRQHandler+0x41c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d01d      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a1d      	ldr	r2, [pc, #116]	@ (8004fd8 <HAL_DMA_IRQHandler+0x420>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d018      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004fdc <HAL_DMA_IRQHandler+0x424>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d013      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe0 <HAL_DMA_IRQHandler+0x428>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d00e      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a18      	ldr	r2, [pc, #96]	@ (8004fe4 <HAL_DMA_IRQHandler+0x42c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d009      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a17      	ldr	r2, [pc, #92]	@ (8004fe8 <HAL_DMA_IRQHandler+0x430>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d004      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x3e2>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a15      	ldr	r2, [pc, #84]	@ (8004fec <HAL_DMA_IRQHandler+0x434>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d12a      	bne.n	8004ff0 <HAL_DMA_IRQHandler+0x438>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	bf14      	ite	ne
 8004fa8:	2301      	movne	r3, #1
 8004faa:	2300      	moveq	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	e023      	b.n	8004ff8 <HAL_DMA_IRQHandler+0x440>
 8004fb0:	40020010 	.word	0x40020010
 8004fb4:	40020028 	.word	0x40020028
 8004fb8:	40020040 	.word	0x40020040
 8004fbc:	40020058 	.word	0x40020058
 8004fc0:	40020070 	.word	0x40020070
 8004fc4:	40020088 	.word	0x40020088
 8004fc8:	400200a0 	.word	0x400200a0
 8004fcc:	400200b8 	.word	0x400200b8
 8004fd0:	40020410 	.word	0x40020410
 8004fd4:	40020428 	.word	0x40020428
 8004fd8:	40020440 	.word	0x40020440
 8004fdc:	40020458 	.word	0x40020458
 8004fe0:	40020470 	.word	0x40020470
 8004fe4:	40020488 	.word	0x40020488
 8004fe8:	400204a0 	.word	0x400204a0
 8004fec:	400204b8 	.word	0x400204b8
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00d      	beq.n	8005018 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005000:	f003 031f 	and.w	r3, r3, #31
 8005004:	2204      	movs	r2, #4
 8005006:	409a      	lsls	r2, r3
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005010:	f043 0204 	orr.w	r2, r3, #4
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800501c:	f003 031f 	and.w	r3, r3, #31
 8005020:	2210      	movs	r2, #16
 8005022:	409a      	lsls	r2, r3
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80a6 	beq.w	800517a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a85      	ldr	r2, [pc, #532]	@ (8005248 <HAL_DMA_IRQHandler+0x690>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d04a      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a83      	ldr	r2, [pc, #524]	@ (800524c <HAL_DMA_IRQHandler+0x694>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d045      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a82      	ldr	r2, [pc, #520]	@ (8005250 <HAL_DMA_IRQHandler+0x698>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d040      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a80      	ldr	r2, [pc, #512]	@ (8005254 <HAL_DMA_IRQHandler+0x69c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d03b      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a7f      	ldr	r2, [pc, #508]	@ (8005258 <HAL_DMA_IRQHandler+0x6a0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d036      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a7d      	ldr	r2, [pc, #500]	@ (800525c <HAL_DMA_IRQHandler+0x6a4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d031      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a7c      	ldr	r2, [pc, #496]	@ (8005260 <HAL_DMA_IRQHandler+0x6a8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d02c      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a7a      	ldr	r2, [pc, #488]	@ (8005264 <HAL_DMA_IRQHandler+0x6ac>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d027      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a79      	ldr	r2, [pc, #484]	@ (8005268 <HAL_DMA_IRQHandler+0x6b0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d022      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a77      	ldr	r2, [pc, #476]	@ (800526c <HAL_DMA_IRQHandler+0x6b4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d01d      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a76      	ldr	r2, [pc, #472]	@ (8005270 <HAL_DMA_IRQHandler+0x6b8>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d018      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a74      	ldr	r2, [pc, #464]	@ (8005274 <HAL_DMA_IRQHandler+0x6bc>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d013      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a73      	ldr	r2, [pc, #460]	@ (8005278 <HAL_DMA_IRQHandler+0x6c0>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d00e      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a71      	ldr	r2, [pc, #452]	@ (800527c <HAL_DMA_IRQHandler+0x6c4>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d009      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a70      	ldr	r2, [pc, #448]	@ (8005280 <HAL_DMA_IRQHandler+0x6c8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d004      	beq.n	80050ce <HAL_DMA_IRQHandler+0x516>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a6e      	ldr	r2, [pc, #440]	@ (8005284 <HAL_DMA_IRQHandler+0x6cc>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d10a      	bne.n	80050e4 <HAL_DMA_IRQHandler+0x52c>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0308 	and.w	r3, r3, #8
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bf14      	ite	ne
 80050dc:	2301      	movne	r3, #1
 80050de:	2300      	moveq	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e009      	b.n	80050f8 <HAL_DMA_IRQHandler+0x540>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	bf14      	ite	ne
 80050f2:	2301      	movne	r3, #1
 80050f4:	2300      	moveq	r3, #0
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d03e      	beq.n	800517a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005100:	f003 031f 	and.w	r3, r3, #31
 8005104:	2210      	movs	r2, #16
 8005106:	409a      	lsls	r2, r3
 8005108:	6a3b      	ldr	r3, [r7, #32]
 800510a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d018      	beq.n	800514c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d108      	bne.n	800513a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512c:	2b00      	cmp	r3, #0
 800512e:	d024      	beq.n	800517a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	4798      	blx	r3
 8005138:	e01f      	b.n	800517a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800513e:	2b00      	cmp	r3, #0
 8005140:	d01b      	beq.n	800517a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
 800514a:	e016      	b.n	800517a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005156:	2b00      	cmp	r3, #0
 8005158:	d107      	bne.n	800516a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0208 	bic.w	r2, r2, #8
 8005168:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800517e:	f003 031f 	and.w	r3, r3, #31
 8005182:	2220      	movs	r2, #32
 8005184:	409a      	lsls	r2, r3
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	4013      	ands	r3, r2
 800518a:	2b00      	cmp	r3, #0
 800518c:	f000 8110 	beq.w	80053b0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a2c      	ldr	r2, [pc, #176]	@ (8005248 <HAL_DMA_IRQHandler+0x690>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d04a      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a2b      	ldr	r2, [pc, #172]	@ (800524c <HAL_DMA_IRQHandler+0x694>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d045      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a29      	ldr	r2, [pc, #164]	@ (8005250 <HAL_DMA_IRQHandler+0x698>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d040      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a28      	ldr	r2, [pc, #160]	@ (8005254 <HAL_DMA_IRQHandler+0x69c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d03b      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a26      	ldr	r2, [pc, #152]	@ (8005258 <HAL_DMA_IRQHandler+0x6a0>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d036      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a25      	ldr	r2, [pc, #148]	@ (800525c <HAL_DMA_IRQHandler+0x6a4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d031      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a23      	ldr	r2, [pc, #140]	@ (8005260 <HAL_DMA_IRQHandler+0x6a8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02c      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a22      	ldr	r2, [pc, #136]	@ (8005264 <HAL_DMA_IRQHandler+0x6ac>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d027      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a20      	ldr	r2, [pc, #128]	@ (8005268 <HAL_DMA_IRQHandler+0x6b0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d022      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a1f      	ldr	r2, [pc, #124]	@ (800526c <HAL_DMA_IRQHandler+0x6b4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d01d      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005270 <HAL_DMA_IRQHandler+0x6b8>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d018      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a1c      	ldr	r2, [pc, #112]	@ (8005274 <HAL_DMA_IRQHandler+0x6bc>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d013      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1a      	ldr	r2, [pc, #104]	@ (8005278 <HAL_DMA_IRQHandler+0x6c0>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00e      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a19      	ldr	r2, [pc, #100]	@ (800527c <HAL_DMA_IRQHandler+0x6c4>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d009      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a17      	ldr	r2, [pc, #92]	@ (8005280 <HAL_DMA_IRQHandler+0x6c8>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <HAL_DMA_IRQHandler+0x678>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a16      	ldr	r2, [pc, #88]	@ (8005284 <HAL_DMA_IRQHandler+0x6cc>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d12b      	bne.n	8005288 <HAL_DMA_IRQHandler+0x6d0>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0310 	and.w	r3, r3, #16
 800523a:	2b00      	cmp	r3, #0
 800523c:	bf14      	ite	ne
 800523e:	2301      	movne	r3, #1
 8005240:	2300      	moveq	r3, #0
 8005242:	b2db      	uxtb	r3, r3
 8005244:	e02a      	b.n	800529c <HAL_DMA_IRQHandler+0x6e4>
 8005246:	bf00      	nop
 8005248:	40020010 	.word	0x40020010
 800524c:	40020028 	.word	0x40020028
 8005250:	40020040 	.word	0x40020040
 8005254:	40020058 	.word	0x40020058
 8005258:	40020070 	.word	0x40020070
 800525c:	40020088 	.word	0x40020088
 8005260:	400200a0 	.word	0x400200a0
 8005264:	400200b8 	.word	0x400200b8
 8005268:	40020410 	.word	0x40020410
 800526c:	40020428 	.word	0x40020428
 8005270:	40020440 	.word	0x40020440
 8005274:	40020458 	.word	0x40020458
 8005278:	40020470 	.word	0x40020470
 800527c:	40020488 	.word	0x40020488
 8005280:	400204a0 	.word	0x400204a0
 8005284:	400204b8 	.word	0x400204b8
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	bf14      	ite	ne
 8005296:	2301      	movne	r3, #1
 8005298:	2300      	moveq	r3, #0
 800529a:	b2db      	uxtb	r3, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	f000 8087 	beq.w	80053b0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a6:	f003 031f 	and.w	r3, r3, #31
 80052aa:	2220      	movs	r2, #32
 80052ac:	409a      	lsls	r2, r3
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b04      	cmp	r3, #4
 80052bc:	d139      	bne.n	8005332 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0216 	bic.w	r2, r2, #22
 80052cc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695a      	ldr	r2, [r3, #20]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052dc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d103      	bne.n	80052ee <HAL_DMA_IRQHandler+0x736>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d007      	beq.n	80052fe <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0208 	bic.w	r2, r2, #8
 80052fc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005302:	f003 031f 	and.w	r3, r3, #31
 8005306:	223f      	movs	r2, #63	@ 0x3f
 8005308:	409a      	lsls	r2, r3
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 834a 	beq.w	80059bc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	4798      	blx	r3
          }
          return;
 8005330:	e344      	b.n	80059bc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d018      	beq.n	8005372 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d108      	bne.n	8005360 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005352:	2b00      	cmp	r3, #0
 8005354:	d02c      	beq.n	80053b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	4798      	blx	r3
 800535e:	e027      	b.n	80053b0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005364:	2b00      	cmp	r3, #0
 8005366:	d023      	beq.n	80053b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	4798      	blx	r3
 8005370:	e01e      	b.n	80053b0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10f      	bne.n	80053a0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0210 	bic.w	r2, r2, #16
 800538e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 8306 	beq.w	80059c6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 8088 	beq.w	80054d8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2204      	movs	r2, #4
 80053cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a7a      	ldr	r2, [pc, #488]	@ (80055c0 <HAL_DMA_IRQHandler+0xa08>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d04a      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a79      	ldr	r2, [pc, #484]	@ (80055c4 <HAL_DMA_IRQHandler+0xa0c>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d045      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a77      	ldr	r2, [pc, #476]	@ (80055c8 <HAL_DMA_IRQHandler+0xa10>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d040      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a76      	ldr	r2, [pc, #472]	@ (80055cc <HAL_DMA_IRQHandler+0xa14>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d03b      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a74      	ldr	r2, [pc, #464]	@ (80055d0 <HAL_DMA_IRQHandler+0xa18>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d036      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a73      	ldr	r2, [pc, #460]	@ (80055d4 <HAL_DMA_IRQHandler+0xa1c>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d031      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a71      	ldr	r2, [pc, #452]	@ (80055d8 <HAL_DMA_IRQHandler+0xa20>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d02c      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a70      	ldr	r2, [pc, #448]	@ (80055dc <HAL_DMA_IRQHandler+0xa24>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d027      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a6e      	ldr	r2, [pc, #440]	@ (80055e0 <HAL_DMA_IRQHandler+0xa28>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d022      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a6d      	ldr	r2, [pc, #436]	@ (80055e4 <HAL_DMA_IRQHandler+0xa2c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d01d      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a6b      	ldr	r2, [pc, #428]	@ (80055e8 <HAL_DMA_IRQHandler+0xa30>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d018      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a6a      	ldr	r2, [pc, #424]	@ (80055ec <HAL_DMA_IRQHandler+0xa34>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d013      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a68      	ldr	r2, [pc, #416]	@ (80055f0 <HAL_DMA_IRQHandler+0xa38>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a67      	ldr	r2, [pc, #412]	@ (80055f4 <HAL_DMA_IRQHandler+0xa3c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d009      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a65      	ldr	r2, [pc, #404]	@ (80055f8 <HAL_DMA_IRQHandler+0xa40>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_DMA_IRQHandler+0x8b8>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a64      	ldr	r2, [pc, #400]	@ (80055fc <HAL_DMA_IRQHandler+0xa44>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d108      	bne.n	8005482 <HAL_DMA_IRQHandler+0x8ca>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 0201 	bic.w	r2, r2, #1
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e007      	b.n	8005492 <HAL_DMA_IRQHandler+0x8da>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0201 	bic.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3301      	adds	r3, #1
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549a:	429a      	cmp	r2, r3
 800549c:	d307      	bcc.n	80054ae <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1f2      	bne.n	8005492 <HAL_DMA_IRQHandler+0x8da>
 80054ac:	e000      	b.n	80054b0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80054ae:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d004      	beq.n	80054c8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2203      	movs	r2, #3
 80054c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80054c6:	e003      	b.n	80054d0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 8272 	beq.w	80059c6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	4798      	blx	r3
 80054ea:	e26c      	b.n	80059c6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a43      	ldr	r2, [pc, #268]	@ (8005600 <HAL_DMA_IRQHandler+0xa48>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d022      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a42      	ldr	r2, [pc, #264]	@ (8005604 <HAL_DMA_IRQHandler+0xa4c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d01d      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a40      	ldr	r2, [pc, #256]	@ (8005608 <HAL_DMA_IRQHandler+0xa50>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d018      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a3f      	ldr	r2, [pc, #252]	@ (800560c <HAL_DMA_IRQHandler+0xa54>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d013      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a3d      	ldr	r2, [pc, #244]	@ (8005610 <HAL_DMA_IRQHandler+0xa58>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d00e      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a3c      	ldr	r2, [pc, #240]	@ (8005614 <HAL_DMA_IRQHandler+0xa5c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d009      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a3a      	ldr	r2, [pc, #232]	@ (8005618 <HAL_DMA_IRQHandler+0xa60>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d004      	beq.n	800553c <HAL_DMA_IRQHandler+0x984>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a39      	ldr	r2, [pc, #228]	@ (800561c <HAL_DMA_IRQHandler+0xa64>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d101      	bne.n	8005540 <HAL_DMA_IRQHandler+0x988>
 800553c:	2301      	movs	r3, #1
 800553e:	e000      	b.n	8005542 <HAL_DMA_IRQHandler+0x98a>
 8005540:	2300      	movs	r3, #0
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 823f 	beq.w	80059c6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005554:	f003 031f 	and.w	r3, r3, #31
 8005558:	2204      	movs	r2, #4
 800555a:	409a      	lsls	r2, r3
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	4013      	ands	r3, r2
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 80cd 	beq.w	8005700 <HAL_DMA_IRQHandler+0xb48>
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 80c7 	beq.w	8005700 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005576:	f003 031f 	and.w	r3, r3, #31
 800557a:	2204      	movs	r2, #4
 800557c:	409a      	lsls	r2, r3
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d049      	beq.n	8005620 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d109      	bne.n	80055aa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 8210 	beq.w	80059c0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055a8:	e20a      	b.n	80059c0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8206 	beq.w	80059c0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055bc:	e200      	b.n	80059c0 <HAL_DMA_IRQHandler+0xe08>
 80055be:	bf00      	nop
 80055c0:	40020010 	.word	0x40020010
 80055c4:	40020028 	.word	0x40020028
 80055c8:	40020040 	.word	0x40020040
 80055cc:	40020058 	.word	0x40020058
 80055d0:	40020070 	.word	0x40020070
 80055d4:	40020088 	.word	0x40020088
 80055d8:	400200a0 	.word	0x400200a0
 80055dc:	400200b8 	.word	0x400200b8
 80055e0:	40020410 	.word	0x40020410
 80055e4:	40020428 	.word	0x40020428
 80055e8:	40020440 	.word	0x40020440
 80055ec:	40020458 	.word	0x40020458
 80055f0:	40020470 	.word	0x40020470
 80055f4:	40020488 	.word	0x40020488
 80055f8:	400204a0 	.word	0x400204a0
 80055fc:	400204b8 	.word	0x400204b8
 8005600:	58025408 	.word	0x58025408
 8005604:	5802541c 	.word	0x5802541c
 8005608:	58025430 	.word	0x58025430
 800560c:	58025444 	.word	0x58025444
 8005610:	58025458 	.word	0x58025458
 8005614:	5802546c 	.word	0x5802546c
 8005618:	58025480 	.word	0x58025480
 800561c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	f003 0320 	and.w	r3, r3, #32
 8005626:	2b00      	cmp	r3, #0
 8005628:	d160      	bne.n	80056ec <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a7f      	ldr	r2, [pc, #508]	@ (800582c <HAL_DMA_IRQHandler+0xc74>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d04a      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a7d      	ldr	r2, [pc, #500]	@ (8005830 <HAL_DMA_IRQHandler+0xc78>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d045      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a7c      	ldr	r2, [pc, #496]	@ (8005834 <HAL_DMA_IRQHandler+0xc7c>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d040      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a7a      	ldr	r2, [pc, #488]	@ (8005838 <HAL_DMA_IRQHandler+0xc80>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d03b      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a79      	ldr	r2, [pc, #484]	@ (800583c <HAL_DMA_IRQHandler+0xc84>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d036      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a77      	ldr	r2, [pc, #476]	@ (8005840 <HAL_DMA_IRQHandler+0xc88>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d031      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a76      	ldr	r2, [pc, #472]	@ (8005844 <HAL_DMA_IRQHandler+0xc8c>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d02c      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a74      	ldr	r2, [pc, #464]	@ (8005848 <HAL_DMA_IRQHandler+0xc90>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d027      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a73      	ldr	r2, [pc, #460]	@ (800584c <HAL_DMA_IRQHandler+0xc94>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d022      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a71      	ldr	r2, [pc, #452]	@ (8005850 <HAL_DMA_IRQHandler+0xc98>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d01d      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a70      	ldr	r2, [pc, #448]	@ (8005854 <HAL_DMA_IRQHandler+0xc9c>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d018      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a6e      	ldr	r2, [pc, #440]	@ (8005858 <HAL_DMA_IRQHandler+0xca0>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d013      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a6d      	ldr	r2, [pc, #436]	@ (800585c <HAL_DMA_IRQHandler+0xca4>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d00e      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a6b      	ldr	r2, [pc, #428]	@ (8005860 <HAL_DMA_IRQHandler+0xca8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d009      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005864 <HAL_DMA_IRQHandler+0xcac>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d004      	beq.n	80056ca <HAL_DMA_IRQHandler+0xb12>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a68      	ldr	r2, [pc, #416]	@ (8005868 <HAL_DMA_IRQHandler+0xcb0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d108      	bne.n	80056dc <HAL_DMA_IRQHandler+0xb24>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f022 0208 	bic.w	r2, r2, #8
 80056d8:	601a      	str	r2, [r3, #0]
 80056da:	e007      	b.n	80056ec <HAL_DMA_IRQHandler+0xb34>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0204 	bic.w	r2, r2, #4
 80056ea:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 8165 	beq.w	80059c0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056fe:	e15f      	b.n	80059c0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005704:	f003 031f 	and.w	r3, r3, #31
 8005708:	2202      	movs	r2, #2
 800570a:	409a      	lsls	r2, r3
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	4013      	ands	r3, r2
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 80c5 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xce8>
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 80bf 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	2202      	movs	r2, #2
 800572c:	409a      	lsls	r2, r3
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d018      	beq.n	800576e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d109      	bne.n	800575a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 813a 	beq.w	80059c4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005758:	e134      	b.n	80059c4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 8130 	beq.w	80059c4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800576c:	e12a      	b.n	80059c4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f003 0320 	and.w	r3, r3, #32
 8005774:	2b00      	cmp	r3, #0
 8005776:	f040 8089 	bne.w	800588c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a2b      	ldr	r2, [pc, #172]	@ (800582c <HAL_DMA_IRQHandler+0xc74>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d04a      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a29      	ldr	r2, [pc, #164]	@ (8005830 <HAL_DMA_IRQHandler+0xc78>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d045      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a28      	ldr	r2, [pc, #160]	@ (8005834 <HAL_DMA_IRQHandler+0xc7c>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d040      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a26      	ldr	r2, [pc, #152]	@ (8005838 <HAL_DMA_IRQHandler+0xc80>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d03b      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a25      	ldr	r2, [pc, #148]	@ (800583c <HAL_DMA_IRQHandler+0xc84>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d036      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a23      	ldr	r2, [pc, #140]	@ (8005840 <HAL_DMA_IRQHandler+0xc88>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d031      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a22      	ldr	r2, [pc, #136]	@ (8005844 <HAL_DMA_IRQHandler+0xc8c>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d02c      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a20      	ldr	r2, [pc, #128]	@ (8005848 <HAL_DMA_IRQHandler+0xc90>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d027      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1f      	ldr	r2, [pc, #124]	@ (800584c <HAL_DMA_IRQHandler+0xc94>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d022      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005850 <HAL_DMA_IRQHandler+0xc98>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d01d      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005854 <HAL_DMA_IRQHandler+0xc9c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d018      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005858 <HAL_DMA_IRQHandler+0xca0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d013      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a19      	ldr	r2, [pc, #100]	@ (800585c <HAL_DMA_IRQHandler+0xca4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d00e      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a17      	ldr	r2, [pc, #92]	@ (8005860 <HAL_DMA_IRQHandler+0xca8>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d009      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a16      	ldr	r2, [pc, #88]	@ (8005864 <HAL_DMA_IRQHandler+0xcac>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d004      	beq.n	800581a <HAL_DMA_IRQHandler+0xc62>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a14      	ldr	r2, [pc, #80]	@ (8005868 <HAL_DMA_IRQHandler+0xcb0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d128      	bne.n	800586c <HAL_DMA_IRQHandler+0xcb4>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0214 	bic.w	r2, r2, #20
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	e027      	b.n	800587c <HAL_DMA_IRQHandler+0xcc4>
 800582c:	40020010 	.word	0x40020010
 8005830:	40020028 	.word	0x40020028
 8005834:	40020040 	.word	0x40020040
 8005838:	40020058 	.word	0x40020058
 800583c:	40020070 	.word	0x40020070
 8005840:	40020088 	.word	0x40020088
 8005844:	400200a0 	.word	0x400200a0
 8005848:	400200b8 	.word	0x400200b8
 800584c:	40020410 	.word	0x40020410
 8005850:	40020428 	.word	0x40020428
 8005854:	40020440 	.word	0x40020440
 8005858:	40020458 	.word	0x40020458
 800585c:	40020470 	.word	0x40020470
 8005860:	40020488 	.word	0x40020488
 8005864:	400204a0 	.word	0x400204a0
 8005868:	400204b8 	.word	0x400204b8
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 020a 	bic.w	r2, r2, #10
 800587a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 8097 	beq.w	80059c4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800589e:	e091      	b.n	80059c4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	2208      	movs	r2, #8
 80058aa:	409a      	lsls	r2, r3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 8088 	beq.w	80059c6 <HAL_DMA_IRQHandler+0xe0e>
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f003 0308 	and.w	r3, r3, #8
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f000 8082 	beq.w	80059c6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a41      	ldr	r2, [pc, #260]	@ (80059cc <HAL_DMA_IRQHandler+0xe14>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d04a      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a3f      	ldr	r2, [pc, #252]	@ (80059d0 <HAL_DMA_IRQHandler+0xe18>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d045      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a3e      	ldr	r2, [pc, #248]	@ (80059d4 <HAL_DMA_IRQHandler+0xe1c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d040      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a3c      	ldr	r2, [pc, #240]	@ (80059d8 <HAL_DMA_IRQHandler+0xe20>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d03b      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a3b      	ldr	r2, [pc, #236]	@ (80059dc <HAL_DMA_IRQHandler+0xe24>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d036      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a39      	ldr	r2, [pc, #228]	@ (80059e0 <HAL_DMA_IRQHandler+0xe28>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d031      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a38      	ldr	r2, [pc, #224]	@ (80059e4 <HAL_DMA_IRQHandler+0xe2c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d02c      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a36      	ldr	r2, [pc, #216]	@ (80059e8 <HAL_DMA_IRQHandler+0xe30>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d027      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a35      	ldr	r2, [pc, #212]	@ (80059ec <HAL_DMA_IRQHandler+0xe34>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d022      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a33      	ldr	r2, [pc, #204]	@ (80059f0 <HAL_DMA_IRQHandler+0xe38>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d01d      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a32      	ldr	r2, [pc, #200]	@ (80059f4 <HAL_DMA_IRQHandler+0xe3c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d018      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a30      	ldr	r2, [pc, #192]	@ (80059f8 <HAL_DMA_IRQHandler+0xe40>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d013      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a2f      	ldr	r2, [pc, #188]	@ (80059fc <HAL_DMA_IRQHandler+0xe44>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d00e      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a2d      	ldr	r2, [pc, #180]	@ (8005a00 <HAL_DMA_IRQHandler+0xe48>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d009      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a2c      	ldr	r2, [pc, #176]	@ (8005a04 <HAL_DMA_IRQHandler+0xe4c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d004      	beq.n	8005962 <HAL_DMA_IRQHandler+0xdaa>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a2a      	ldr	r2, [pc, #168]	@ (8005a08 <HAL_DMA_IRQHandler+0xe50>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d108      	bne.n	8005974 <HAL_DMA_IRQHandler+0xdbc>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 021c 	bic.w	r2, r2, #28
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	e007      	b.n	8005984 <HAL_DMA_IRQHandler+0xdcc>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 020e 	bic.w	r2, r2, #14
 8005982:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005988:	f003 031f 	and.w	r3, r3, #31
 800598c:	2201      	movs	r2, #1
 800598e:	409a      	lsls	r2, r3
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	4798      	blx	r3
 80059ba:	e004      	b.n	80059c6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80059bc:	bf00      	nop
 80059be:	e002      	b.n	80059c6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059c0:	bf00      	nop
 80059c2:	e000      	b.n	80059c6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059c4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80059c6:	3728      	adds	r7, #40	@ 0x28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	40020010 	.word	0x40020010
 80059d0:	40020028 	.word	0x40020028
 80059d4:	40020040 	.word	0x40020040
 80059d8:	40020058 	.word	0x40020058
 80059dc:	40020070 	.word	0x40020070
 80059e0:	40020088 	.word	0x40020088
 80059e4:	400200a0 	.word	0x400200a0
 80059e8:	400200b8 	.word	0x400200b8
 80059ec:	40020410 	.word	0x40020410
 80059f0:	40020428 	.word	0x40020428
 80059f4:	40020440 	.word	0x40020440
 80059f8:	40020458 	.word	0x40020458
 80059fc:	40020470 	.word	0x40020470
 8005a00:	40020488 	.word	0x40020488
 8005a04:	400204a0 	.word	0x400204a0
 8005a08:	400204b8 	.word	0x400204b8

08005a0c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a1a:	b2db      	uxtb	r3, r3
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a42      	ldr	r2, [pc, #264]	@ (8005b40 <DMA_CalcBaseAndBitshift+0x118>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d04a      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a41      	ldr	r2, [pc, #260]	@ (8005b44 <DMA_CalcBaseAndBitshift+0x11c>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d045      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a3f      	ldr	r2, [pc, #252]	@ (8005b48 <DMA_CalcBaseAndBitshift+0x120>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d040      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a3e      	ldr	r2, [pc, #248]	@ (8005b4c <DMA_CalcBaseAndBitshift+0x124>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d03b      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a3c      	ldr	r2, [pc, #240]	@ (8005b50 <DMA_CalcBaseAndBitshift+0x128>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d036      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a3b      	ldr	r2, [pc, #236]	@ (8005b54 <DMA_CalcBaseAndBitshift+0x12c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d031      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a39      	ldr	r2, [pc, #228]	@ (8005b58 <DMA_CalcBaseAndBitshift+0x130>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d02c      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a38      	ldr	r2, [pc, #224]	@ (8005b5c <DMA_CalcBaseAndBitshift+0x134>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d027      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a36      	ldr	r2, [pc, #216]	@ (8005b60 <DMA_CalcBaseAndBitshift+0x138>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d022      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a35      	ldr	r2, [pc, #212]	@ (8005b64 <DMA_CalcBaseAndBitshift+0x13c>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d01d      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a33      	ldr	r2, [pc, #204]	@ (8005b68 <DMA_CalcBaseAndBitshift+0x140>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d018      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a32      	ldr	r2, [pc, #200]	@ (8005b6c <DMA_CalcBaseAndBitshift+0x144>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d013      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a30      	ldr	r2, [pc, #192]	@ (8005b70 <DMA_CalcBaseAndBitshift+0x148>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d00e      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a2f      	ldr	r2, [pc, #188]	@ (8005b74 <DMA_CalcBaseAndBitshift+0x14c>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d009      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b78 <DMA_CalcBaseAndBitshift+0x150>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d004      	beq.n	8005ad0 <DMA_CalcBaseAndBitshift+0xa8>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a2c      	ldr	r2, [pc, #176]	@ (8005b7c <DMA_CalcBaseAndBitshift+0x154>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d101      	bne.n	8005ad4 <DMA_CalcBaseAndBitshift+0xac>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e000      	b.n	8005ad6 <DMA_CalcBaseAndBitshift+0xae>
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d024      	beq.n	8005b24 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	3b10      	subs	r3, #16
 8005ae2:	4a27      	ldr	r2, [pc, #156]	@ (8005b80 <DMA_CalcBaseAndBitshift+0x158>)
 8005ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae8:	091b      	lsrs	r3, r3, #4
 8005aea:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	4a24      	ldr	r2, [pc, #144]	@ (8005b84 <DMA_CalcBaseAndBitshift+0x15c>)
 8005af4:	5cd3      	ldrb	r3, [r2, r3]
 8005af6:	461a      	mov	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d908      	bls.n	8005b14 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	4b1f      	ldr	r3, [pc, #124]	@ (8005b88 <DMA_CalcBaseAndBitshift+0x160>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	1d1a      	adds	r2, r3, #4
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b12:	e00d      	b.n	8005b30 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8005b88 <DMA_CalcBaseAndBitshift+0x160>)
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b22:	e005      	b.n	8005b30 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40020010 	.word	0x40020010
 8005b44:	40020028 	.word	0x40020028
 8005b48:	40020040 	.word	0x40020040
 8005b4c:	40020058 	.word	0x40020058
 8005b50:	40020070 	.word	0x40020070
 8005b54:	40020088 	.word	0x40020088
 8005b58:	400200a0 	.word	0x400200a0
 8005b5c:	400200b8 	.word	0x400200b8
 8005b60:	40020410 	.word	0x40020410
 8005b64:	40020428 	.word	0x40020428
 8005b68:	40020440 	.word	0x40020440
 8005b6c:	40020458 	.word	0x40020458
 8005b70:	40020470 	.word	0x40020470
 8005b74:	40020488 	.word	0x40020488
 8005b78:	400204a0 	.word	0x400204a0
 8005b7c:	400204b8 	.word	0x400204b8
 8005b80:	aaaaaaab 	.word	0xaaaaaaab
 8005b84:	08014778 	.word	0x08014778
 8005b88:	fffffc00 	.word	0xfffffc00

08005b8c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d120      	bne.n	8005be2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba4:	2b03      	cmp	r3, #3
 8005ba6:	d858      	bhi.n	8005c5a <DMA_CheckFifoParam+0xce>
 8005ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <DMA_CheckFifoParam+0x24>)
 8005baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bae:	bf00      	nop
 8005bb0:	08005bc1 	.word	0x08005bc1
 8005bb4:	08005bd3 	.word	0x08005bd3
 8005bb8:	08005bc1 	.word	0x08005bc1
 8005bbc:	08005c5b 	.word	0x08005c5b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d048      	beq.n	8005c5e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bd0:	e045      	b.n	8005c5e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005bda:	d142      	bne.n	8005c62 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005be0:	e03f      	b.n	8005c62 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bea:	d123      	bne.n	8005c34 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	2b03      	cmp	r3, #3
 8005bf2:	d838      	bhi.n	8005c66 <DMA_CheckFifoParam+0xda>
 8005bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bfc <DMA_CheckFifoParam+0x70>)
 8005bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfa:	bf00      	nop
 8005bfc:	08005c0d 	.word	0x08005c0d
 8005c00:	08005c13 	.word	0x08005c13
 8005c04:	08005c0d 	.word	0x08005c0d
 8005c08:	08005c25 	.word	0x08005c25
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	73fb      	strb	r3, [r7, #15]
        break;
 8005c10:	e030      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d025      	beq.n	8005c6a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c22:	e022      	b.n	8005c6a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c2c:	d11f      	bne.n	8005c6e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c32:	e01c      	b.n	8005c6e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d902      	bls.n	8005c42 <DMA_CheckFifoParam+0xb6>
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d003      	beq.n	8005c48 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005c40:	e018      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	73fb      	strb	r3, [r7, #15]
        break;
 8005c46:	e015      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00e      	beq.n	8005c72 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	73fb      	strb	r3, [r7, #15]
    break;
 8005c58:	e00b      	b.n	8005c72 <DMA_CheckFifoParam+0xe6>
        break;
 8005c5a:	bf00      	nop
 8005c5c:	e00a      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        break;
 8005c5e:	bf00      	nop
 8005c60:	e008      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        break;
 8005c62:	bf00      	nop
 8005c64:	e006      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        break;
 8005c66:	bf00      	nop
 8005c68:	e004      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        break;
 8005c6a:	bf00      	nop
 8005c6c:	e002      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
        break;
 8005c6e:	bf00      	nop
 8005c70:	e000      	b.n	8005c74 <DMA_CheckFifoParam+0xe8>
    break;
 8005c72:	bf00      	nop
    }
  }

  return status;
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop

08005c84 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a38      	ldr	r2, [pc, #224]	@ (8005d78 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d022      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a36      	ldr	r2, [pc, #216]	@ (8005d7c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d01d      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a35      	ldr	r2, [pc, #212]	@ (8005d80 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d018      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a33      	ldr	r2, [pc, #204]	@ (8005d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d013      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a32      	ldr	r2, [pc, #200]	@ (8005d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00e      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a30      	ldr	r2, [pc, #192]	@ (8005d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d009      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a2f      	ldr	r2, [pc, #188]	@ (8005d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d004      	beq.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8005d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d101      	bne.n	8005ce6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e000      	b.n	8005ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d01a      	beq.n	8005d22 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	3b08      	subs	r3, #8
 8005cf4:	4a28      	ldr	r2, [pc, #160]	@ (8005d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	091b      	lsrs	r3, r3, #4
 8005cfc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4b26      	ldr	r3, [pc, #152]	@ (8005d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	461a      	mov	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a24      	ldr	r2, [pc, #144]	@ (8005da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d10:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f003 031f 	and.w	r3, r3, #31
 8005d18:	2201      	movs	r2, #1
 8005d1a:	409a      	lsls	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d20:	e024      	b.n	8005d6c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	3b10      	subs	r3, #16
 8005d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	4a1c      	ldr	r2, [pc, #112]	@ (8005da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d806      	bhi.n	8005d4a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005dac <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d902      	bls.n	8005d4a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	3308      	adds	r3, #8
 8005d48:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4b18      	ldr	r3, [pc, #96]	@ (8005db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005d4e:	4413      	add	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a16      	ldr	r2, [pc, #88]	@ (8005db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005d5c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 031f 	and.w	r3, r3, #31
 8005d64:	2201      	movs	r2, #1
 8005d66:	409a      	lsls	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d6c:	bf00      	nop
 8005d6e:	3714      	adds	r7, #20
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	58025408 	.word	0x58025408
 8005d7c:	5802541c 	.word	0x5802541c
 8005d80:	58025430 	.word	0x58025430
 8005d84:	58025444 	.word	0x58025444
 8005d88:	58025458 	.word	0x58025458
 8005d8c:	5802546c 	.word	0x5802546c
 8005d90:	58025480 	.word	0x58025480
 8005d94:	58025494 	.word	0x58025494
 8005d98:	cccccccd 	.word	0xcccccccd
 8005d9c:	16009600 	.word	0x16009600
 8005da0:	58025880 	.word	0x58025880
 8005da4:	aaaaaaab 	.word	0xaaaaaaab
 8005da8:	400204b8 	.word	0x400204b8
 8005dac:	4002040f 	.word	0x4002040f
 8005db0:	10008200 	.word	0x10008200
 8005db4:	40020880 	.word	0x40020880

08005db8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d04a      	beq.n	8005e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d847      	bhi.n	8005e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a25      	ldr	r2, [pc, #148]	@ (8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d022      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a24      	ldr	r2, [pc, #144]	@ (8005e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d01d      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a22      	ldr	r2, [pc, #136]	@ (8005e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d018      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a21      	ldr	r2, [pc, #132]	@ (8005e7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d013      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1f      	ldr	r2, [pc, #124]	@ (8005e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00e      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d009      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a1c      	ldr	r2, [pc, #112]	@ (8005e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d101      	bne.n	8005e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e24:	2301      	movs	r3, #1
 8005e26:	e000      	b.n	8005e2a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4b17      	ldr	r3, [pc, #92]	@ (8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e32:	4413      	add	r3, r2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	461a      	mov	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a15      	ldr	r2, [pc, #84]	@ (8005e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005e40:	671a      	str	r2, [r3, #112]	@ 0x70
 8005e42:	e009      	b.n	8005e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	4b14      	ldr	r3, [pc, #80]	@ (8005e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005e48:	4413      	add	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a11      	ldr	r2, [pc, #68]	@ (8005e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005e56:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	409a      	lsls	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005e64:	bf00      	nop
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr
 8005e70:	58025408 	.word	0x58025408
 8005e74:	5802541c 	.word	0x5802541c
 8005e78:	58025430 	.word	0x58025430
 8005e7c:	58025444 	.word	0x58025444
 8005e80:	58025458 	.word	0x58025458
 8005e84:	5802546c 	.word	0x5802546c
 8005e88:	58025480 	.word	0x58025480
 8005e8c:	58025494 	.word	0x58025494
 8005e90:	1600963f 	.word	0x1600963f
 8005e94:	58025940 	.word	0x58025940
 8005e98:	1000823f 	.word	0x1000823f
 8005e9c:	40020940 	.word	0x40020940

08005ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b089      	sub	sp, #36	@ 0x24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005eae:	4b89      	ldr	r3, [pc, #548]	@ (80060d4 <HAL_GPIO_Init+0x234>)
 8005eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005eb2:	e194      	b.n	80061de <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	2101      	movs	r1, #1
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 8186 	beq.w	80061d8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f003 0303 	and.w	r3, r3, #3
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d005      	beq.n	8005ee4 <HAL_GPIO_Init+0x44>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d130      	bne.n	8005f46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	2203      	movs	r2, #3
 8005ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef4:	43db      	mvns	r3, r3
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	68da      	ldr	r2, [r3, #12]
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	005b      	lsls	r3, r3, #1
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69ba      	ldr	r2, [r7, #24]
 8005f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f22:	43db      	mvns	r3, r3
 8005f24:	69ba      	ldr	r2, [r7, #24]
 8005f26:	4013      	ands	r3, r2
 8005f28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	091b      	lsrs	r3, r3, #4
 8005f30:	f003 0201 	and.w	r2, r3, #1
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f003 0303 	and.w	r3, r3, #3
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	d017      	beq.n	8005f82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f62:	43db      	mvns	r3, r3
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	4013      	ands	r3, r2
 8005f68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	005b      	lsls	r3, r3, #1
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d123      	bne.n	8005fd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	08da      	lsrs	r2, r3, #3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	3208      	adds	r2, #8
 8005f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	220f      	movs	r2, #15
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	43db      	mvns	r3, r3
 8005fac:	69ba      	ldr	r2, [r7, #24]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	691a      	ldr	r2, [r3, #16]
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	08da      	lsrs	r2, r3, #3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3208      	adds	r2, #8
 8005fd0:	69b9      	ldr	r1, [r7, #24]
 8005fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	2203      	movs	r2, #3
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	4013      	ands	r3, r2
 8005fec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f003 0203 	and.w	r2, r3, #3
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4313      	orrs	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 80e0 	beq.w	80061d8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006018:	4b2f      	ldr	r3, [pc, #188]	@ (80060d8 <HAL_GPIO_Init+0x238>)
 800601a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800601e:	4a2e      	ldr	r2, [pc, #184]	@ (80060d8 <HAL_GPIO_Init+0x238>)
 8006020:	f043 0302 	orr.w	r3, r3, #2
 8006024:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006028:	4b2b      	ldr	r3, [pc, #172]	@ (80060d8 <HAL_GPIO_Init+0x238>)
 800602a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006036:	4a29      	ldr	r2, [pc, #164]	@ (80060dc <HAL_GPIO_Init+0x23c>)
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	089b      	lsrs	r3, r3, #2
 800603c:	3302      	adds	r3, #2
 800603e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f003 0303 	and.w	r3, r3, #3
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	220f      	movs	r2, #15
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	43db      	mvns	r3, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4013      	ands	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a20      	ldr	r2, [pc, #128]	@ (80060e0 <HAL_GPIO_Init+0x240>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d052      	beq.n	8006108 <HAL_GPIO_Init+0x268>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a1f      	ldr	r2, [pc, #124]	@ (80060e4 <HAL_GPIO_Init+0x244>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d031      	beq.n	80060ce <HAL_GPIO_Init+0x22e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a1e      	ldr	r2, [pc, #120]	@ (80060e8 <HAL_GPIO_Init+0x248>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d02b      	beq.n	80060ca <HAL_GPIO_Init+0x22a>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1d      	ldr	r2, [pc, #116]	@ (80060ec <HAL_GPIO_Init+0x24c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d025      	beq.n	80060c6 <HAL_GPIO_Init+0x226>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a1c      	ldr	r2, [pc, #112]	@ (80060f0 <HAL_GPIO_Init+0x250>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d01f      	beq.n	80060c2 <HAL_GPIO_Init+0x222>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a1b      	ldr	r2, [pc, #108]	@ (80060f4 <HAL_GPIO_Init+0x254>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d019      	beq.n	80060be <HAL_GPIO_Init+0x21e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a1a      	ldr	r2, [pc, #104]	@ (80060f8 <HAL_GPIO_Init+0x258>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d013      	beq.n	80060ba <HAL_GPIO_Init+0x21a>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a19      	ldr	r2, [pc, #100]	@ (80060fc <HAL_GPIO_Init+0x25c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d00d      	beq.n	80060b6 <HAL_GPIO_Init+0x216>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a18      	ldr	r2, [pc, #96]	@ (8006100 <HAL_GPIO_Init+0x260>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d007      	beq.n	80060b2 <HAL_GPIO_Init+0x212>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a17      	ldr	r2, [pc, #92]	@ (8006104 <HAL_GPIO_Init+0x264>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d101      	bne.n	80060ae <HAL_GPIO_Init+0x20e>
 80060aa:	2309      	movs	r3, #9
 80060ac:	e02d      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060ae:	230a      	movs	r3, #10
 80060b0:	e02b      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060b2:	2308      	movs	r3, #8
 80060b4:	e029      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060b6:	2307      	movs	r3, #7
 80060b8:	e027      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060ba:	2306      	movs	r3, #6
 80060bc:	e025      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060be:	2305      	movs	r3, #5
 80060c0:	e023      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060c2:	2304      	movs	r3, #4
 80060c4:	e021      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060c6:	2303      	movs	r3, #3
 80060c8:	e01f      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060ca:	2302      	movs	r3, #2
 80060cc:	e01d      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060ce:	2301      	movs	r3, #1
 80060d0:	e01b      	b.n	800610a <HAL_GPIO_Init+0x26a>
 80060d2:	bf00      	nop
 80060d4:	58000080 	.word	0x58000080
 80060d8:	58024400 	.word	0x58024400
 80060dc:	58000400 	.word	0x58000400
 80060e0:	58020000 	.word	0x58020000
 80060e4:	58020400 	.word	0x58020400
 80060e8:	58020800 	.word	0x58020800
 80060ec:	58020c00 	.word	0x58020c00
 80060f0:	58021000 	.word	0x58021000
 80060f4:	58021400 	.word	0x58021400
 80060f8:	58021800 	.word	0x58021800
 80060fc:	58021c00 	.word	0x58021c00
 8006100:	58022000 	.word	0x58022000
 8006104:	58022400 	.word	0x58022400
 8006108:	2300      	movs	r3, #0
 800610a:	69fa      	ldr	r2, [r7, #28]
 800610c:	f002 0203 	and.w	r2, r2, #3
 8006110:	0092      	lsls	r2, r2, #2
 8006112:	4093      	lsls	r3, r2
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4313      	orrs	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800611a:	4938      	ldr	r1, [pc, #224]	@ (80061fc <HAL_GPIO_Init+0x35c>)
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	089b      	lsrs	r3, r3, #2
 8006120:	3302      	adds	r3, #2
 8006122:	69ba      	ldr	r2, [r7, #24]
 8006124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006128:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	43db      	mvns	r3, r3
 8006134:	69ba      	ldr	r2, [r7, #24]
 8006136:	4013      	ands	r3, r2
 8006138:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4313      	orrs	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800614e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	43db      	mvns	r3, r3
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4013      	ands	r3, r2
 8006166:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d003      	beq.n	800617c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006174:	69ba      	ldr	r2, [r7, #24]
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	4313      	orrs	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800617c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	43db      	mvns	r3, r3
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	4013      	ands	r3, r2
 8006192:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d003      	beq.n	80061a8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80061a0:	69ba      	ldr	r2, [r7, #24]
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	43db      	mvns	r3, r3
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	4013      	ands	r3, r2
 80061bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	3301      	adds	r3, #1
 80061dc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	fa22 f303 	lsr.w	r3, r2, r3
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f47f ae63 	bne.w	8005eb4 <HAL_GPIO_Init+0x14>
  }
}
 80061ee:	bf00      	nop
 80061f0:	bf00      	nop
 80061f2:	3724      	adds	r7, #36	@ 0x24
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr
 80061fc:	58000400 	.word	0x58000400

08006200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	807b      	strh	r3, [r7, #2]
 800620c:	4613      	mov	r3, r2
 800620e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006210:	787b      	ldrb	r3, [r7, #1]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006216:	887a      	ldrh	r2, [r7, #2]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800621c:	e003      	b.n	8006226 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800621e:	887b      	ldrh	r3, [r7, #2]
 8006220:	041a      	lsls	r2, r3, #16
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	619a      	str	r2, [r3, #24]
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b082      	sub	sp, #8
 8006236:	af00      	add	r7, sp, #0
 8006238:	4603      	mov	r3, r0
 800623a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800623c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006240:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006244:	88fb      	ldrh	r3, [r7, #6]
 8006246:	4013      	ands	r3, r2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800624c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006250:	88fb      	ldrh	r3, [r7, #6]
 8006252:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006256:	88fb      	ldrh	r3, [r7, #6]
 8006258:	4618      	mov	r0, r3
 800625a:	f000 f804 	bl	8006266 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800625e:	bf00      	nop
 8006260:	3708      	adds	r7, #8
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006266:	b480      	push	{r7}
 8006268:	b083      	sub	sp, #12
 800626a:	af00      	add	r7, sp, #0
 800626c:	4603      	mov	r3, r0
 800626e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af02      	add	r7, sp, #8
 8006282:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e04f      	b.n	800632e <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d106      	bne.n	80062a8 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fb fdf0 	bl	8001e88 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2203      	movs	r2, #3
 80062ac:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f00d fad5 	bl	8013864 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	7c1a      	ldrb	r2, [r3, #16]
 80062c2:	f88d 2000 	strb.w	r2, [sp]
 80062c6:	3304      	adds	r3, #4
 80062c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062ca:	f00d f9b7 	bl	801363c <USB_CoreInit>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d005      	beq.n	80062e0 <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e026      	b.n	800632e <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2101      	movs	r1, #1
 80062e6:	4618      	mov	r0, r3
 80062e8:	f00d facd 	bl	8013886 <USB_SetCurrentMode>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d005      	beq.n	80062fe <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e017      	b.n	800632e <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	7c1a      	ldrb	r2, [r3, #16]
 8006306:	f88d 2000 	strb.w	r2, [sp]
 800630a:	3304      	adds	r3, #4
 800630c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800630e:	f00d ffdb 	bl	80142c8 <USB_HostInit>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e004      	b.n	800632e <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b086      	sub	sp, #24
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4618      	mov	r0, r3
 800634e:	f00d fef8 	bl	8014142 <USB_GetMode>
 8006352:	4603      	mov	r3, r0
 8006354:	2b01      	cmp	r3, #1
 8006356:	f040 80fb 	bne.w	8006550 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4618      	mov	r0, r3
 8006360:	f00d fe3b 	bl	8013fda <USB_ReadInterrupts>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 80f1 	beq.w	800654e <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4618      	mov	r0, r3
 8006372:	f00d fe32 	bl	8013fda <USB_ReadInterrupts>
 8006376:	4603      	mov	r3, r0
 8006378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800637c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006380:	d104      	bne.n	800638c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800638a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4618      	mov	r0, r3
 8006392:	f00d fe22 	bl	8013fda <USB_ReadInterrupts>
 8006396:	4603      	mov	r3, r0
 8006398:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800639c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063a0:	d104      	bne.n	80063ac <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80063aa:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4618      	mov	r0, r3
 80063b2:	f00d fe12 	bl	8013fda <USB_ReadInterrupts>
 80063b6:	4603      	mov	r3, r0
 80063b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80063bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063c0:	d104      	bne.n	80063cc <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80063ca:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f00d fe02 	bl	8013fda <USB_ReadInterrupts>
 80063d6:	4603      	mov	r3, r0
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d103      	bne.n	80063e8 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2202      	movs	r2, #2
 80063e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f00d fdf4 	bl	8013fda <USB_ReadInterrupts>
 80063f2:	4603      	mov	r3, r0
 80063f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063fc:	d120      	bne.n	8006440 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006406:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	2b00      	cmp	r3, #0
 8006416:	d113      	bne.n	8006440 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006418:	2110      	movs	r1, #16
 800641a:	6938      	ldr	r0, [r7, #16]
 800641c:	f00d fbde 	bl	8013bdc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8006420:	6938      	ldr	r0, [r7, #16]
 8006422:	f00d fc0d 	bl	8013c40 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	7a5b      	ldrb	r3, [r3, #9]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d105      	bne.n	800643a <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2101      	movs	r1, #1
 8006434:	4618      	mov	r0, r3
 8006436:	f00d fff1 	bl	801441c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f89f 	bl	800657e <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4618      	mov	r0, r3
 8006446:	f00d fdc8 	bl	8013fda <USB_ReadInterrupts>
 800644a:	4603      	mov	r3, r0
 800644c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006454:	d102      	bne.n	800645c <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f001 fcc4 	bl	8007de4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4618      	mov	r0, r3
 8006462:	f00d fdba 	bl	8013fda <USB_ReadInterrupts>
 8006466:	4603      	mov	r3, r0
 8006468:	f003 0308 	and.w	r3, r3, #8
 800646c:	2b08      	cmp	r3, #8
 800646e:	d106      	bne.n	800647e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f870 	bl	8006556 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2208      	movs	r2, #8
 800647c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4618      	mov	r0, r3
 8006484:	f00d fda9 	bl	8013fda <USB_ReadInterrupts>
 8006488:	4603      	mov	r3, r0
 800648a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800648e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006492:	d139      	bne.n	8006508 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4618      	mov	r0, r3
 800649a:	f00d fffc 	bl	8014496 <USB_HC_ReadInterrupt>
 800649e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]
 80064a4:	e025      	b.n	80064f2 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f003 030f 	and.w	r3, r3, #15
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	fa22 f303 	lsr.w	r3, r2, r3
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d018      	beq.n	80064ec <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	015a      	lsls	r2, r3, #5
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4413      	add	r3, r2
 80064c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d0:	d106      	bne.n	80064e0 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	4619      	mov	r1, r3
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f000 f87c 	bl	80065d6 <HCD_HC_IN_IRQHandler>
 80064de:	e005      	b.n	80064ec <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	4619      	mov	r1, r3
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 fede 	bl	80072a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	3301      	adds	r3, #1
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	795b      	ldrb	r3, [r3, #5]
 80064f6:	461a      	mov	r2, r3
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d3d3      	bcc.n	80064a6 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006506:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4618      	mov	r0, r3
 800650e:	f00d fd64 	bl	8013fda <USB_ReadInterrupts>
 8006512:	4603      	mov	r3, r0
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b10      	cmp	r3, #16
 800651a:	d101      	bne.n	8006520 <HAL_HCD_IRQHandler+0x1ea>
 800651c:	2301      	movs	r3, #1
 800651e:	e000      	b.n	8006522 <HAL_HCD_IRQHandler+0x1ec>
 8006520:	2300      	movs	r3, #0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d014      	beq.n	8006550 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	699a      	ldr	r2, [r3, #24]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0210 	bic.w	r2, r2, #16
 8006534:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f001 fb75 	bl	8007c26 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699a      	ldr	r2, [r3, #24]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0210 	orr.w	r2, r2, #16
 800654a:	619a      	str	r2, [r3, #24]
 800654c:	e000      	b.n	8006550 <HAL_HCD_IRQHandler+0x21a>
      return;
 800654e:	bf00      	nop
    }
  }
}
 8006550:	3718      	adds	r7, #24
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b083      	sub	sp, #12
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	460b      	mov	r3, r1
 80065c4:	70fb      	strb	r3, [r7, #3]
 80065c6:	4613      	mov	r3, r2
 80065c8:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b086      	sub	sp, #24
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	460b      	mov	r3, r1
 80065e0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	78fa      	ldrb	r2, [r7, #3]
 80065f2:	4611      	mov	r1, r2
 80065f4:	4618      	mov	r0, r3
 80065f6:	f00d fd03 	bl	8014000 <USB_ReadChInterrupts>
 80065fa:	4603      	mov	r3, r0
 80065fc:	f003 0304 	and.w	r3, r3, #4
 8006600:	2b04      	cmp	r3, #4
 8006602:	d11a      	bne.n	800663a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006604:	78fb      	ldrb	r3, [r7, #3]
 8006606:	015a      	lsls	r2, r3, #5
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	4413      	add	r3, r2
 800660c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006610:	461a      	mov	r2, r3
 8006612:	2304      	movs	r3, #4
 8006614:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006616:	78fa      	ldrb	r2, [r7, #3]
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4613      	mov	r3, r2
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	334d      	adds	r3, #77	@ 0x4d
 8006626:	2207      	movs	r2, #7
 8006628:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	78fa      	ldrb	r2, [r7, #3]
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f00d ff40 	bl	80144b8 <USB_HC_Halt>
 8006638:	e09e      	b.n	8006778 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	78fa      	ldrb	r2, [r7, #3]
 8006640:	4611      	mov	r1, r2
 8006642:	4618      	mov	r0, r3
 8006644:	f00d fcdc 	bl	8014000 <USB_ReadChInterrupts>
 8006648:	4603      	mov	r3, r0
 800664a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800664e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006652:	d11b      	bne.n	800668c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8006654:	78fb      	ldrb	r3, [r7, #3]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	4413      	add	r3, r2
 800665c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006660:	461a      	mov	r2, r3
 8006662:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006666:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8006668:	78fa      	ldrb	r2, [r7, #3]
 800666a:	6879      	ldr	r1, [r7, #4]
 800666c:	4613      	mov	r3, r2
 800666e:	011b      	lsls	r3, r3, #4
 8006670:	1a9b      	subs	r3, r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	440b      	add	r3, r1
 8006676:	334d      	adds	r3, #77	@ 0x4d
 8006678:	2208      	movs	r2, #8
 800667a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	78fa      	ldrb	r2, [r7, #3]
 8006682:	4611      	mov	r1, r2
 8006684:	4618      	mov	r0, r3
 8006686:	f00d ff17 	bl	80144b8 <USB_HC_Halt>
 800668a:	e075      	b.n	8006778 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	78fa      	ldrb	r2, [r7, #3]
 8006692:	4611      	mov	r1, r2
 8006694:	4618      	mov	r0, r3
 8006696:	f00d fcb3 	bl	8014000 <USB_ReadChInterrupts>
 800669a:	4603      	mov	r3, r0
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	2b08      	cmp	r3, #8
 80066a2:	d11a      	bne.n	80066da <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80066a4:	78fb      	ldrb	r3, [r7, #3]
 80066a6:	015a      	lsls	r2, r3, #5
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	4413      	add	r3, r2
 80066ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066b0:	461a      	mov	r2, r3
 80066b2:	2308      	movs	r3, #8
 80066b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80066b6:	78fa      	ldrb	r2, [r7, #3]
 80066b8:	6879      	ldr	r1, [r7, #4]
 80066ba:	4613      	mov	r3, r2
 80066bc:	011b      	lsls	r3, r3, #4
 80066be:	1a9b      	subs	r3, r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	440b      	add	r3, r1
 80066c4:	334d      	adds	r3, #77	@ 0x4d
 80066c6:	2206      	movs	r2, #6
 80066c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	78fa      	ldrb	r2, [r7, #3]
 80066d0:	4611      	mov	r1, r2
 80066d2:	4618      	mov	r0, r3
 80066d4:	f00d fef0 	bl	80144b8 <USB_HC_Halt>
 80066d8:	e04e      	b.n	8006778 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	78fa      	ldrb	r2, [r7, #3]
 80066e0:	4611      	mov	r1, r2
 80066e2:	4618      	mov	r0, r3
 80066e4:	f00d fc8c 	bl	8014000 <USB_ReadChInterrupts>
 80066e8:	4603      	mov	r3, r0
 80066ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066f2:	d11b      	bne.n	800672c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80066f4:	78fb      	ldrb	r3, [r7, #3]
 80066f6:	015a      	lsls	r2, r3, #5
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	4413      	add	r3, r2
 80066fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006700:	461a      	mov	r2, r3
 8006702:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006706:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006708:	78fa      	ldrb	r2, [r7, #3]
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	4613      	mov	r3, r2
 800670e:	011b      	lsls	r3, r3, #4
 8006710:	1a9b      	subs	r3, r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	440b      	add	r3, r1
 8006716:	334d      	adds	r3, #77	@ 0x4d
 8006718:	2209      	movs	r2, #9
 800671a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	78fa      	ldrb	r2, [r7, #3]
 8006722:	4611      	mov	r1, r2
 8006724:	4618      	mov	r0, r3
 8006726:	f00d fec7 	bl	80144b8 <USB_HC_Halt>
 800672a:	e025      	b.n	8006778 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	78fa      	ldrb	r2, [r7, #3]
 8006732:	4611      	mov	r1, r2
 8006734:	4618      	mov	r0, r3
 8006736:	f00d fc63 	bl	8014000 <USB_ReadChInterrupts>
 800673a:	4603      	mov	r3, r0
 800673c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006740:	2b80      	cmp	r3, #128	@ 0x80
 8006742:	d119      	bne.n	8006778 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006744:	78fb      	ldrb	r3, [r7, #3]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	4413      	add	r3, r2
 800674c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006750:	461a      	mov	r2, r3
 8006752:	2380      	movs	r3, #128	@ 0x80
 8006754:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006756:	78fa      	ldrb	r2, [r7, #3]
 8006758:	6879      	ldr	r1, [r7, #4]
 800675a:	4613      	mov	r3, r2
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	1a9b      	subs	r3, r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	440b      	add	r3, r1
 8006764:	334d      	adds	r3, #77	@ 0x4d
 8006766:	2207      	movs	r2, #7
 8006768:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	78fa      	ldrb	r2, [r7, #3]
 8006770:	4611      	mov	r1, r2
 8006772:	4618      	mov	r0, r3
 8006774:	f00d fea0 	bl	80144b8 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	78fa      	ldrb	r2, [r7, #3]
 800677e:	4611      	mov	r1, r2
 8006780:	4618      	mov	r0, r3
 8006782:	f00d fc3d 	bl	8014000 <USB_ReadChInterrupts>
 8006786:	4603      	mov	r3, r0
 8006788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800678c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006790:	d112      	bne.n	80067b8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	78fa      	ldrb	r2, [r7, #3]
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f00d fe8c 	bl	80144b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80067a0:	78fb      	ldrb	r3, [r7, #3]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ac:	461a      	mov	r2, r3
 80067ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067b2:	6093      	str	r3, [r2, #8]
 80067b4:	f000 bd75 	b.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	78fa      	ldrb	r2, [r7, #3]
 80067be:	4611      	mov	r1, r2
 80067c0:	4618      	mov	r0, r3
 80067c2:	f00d fc1d 	bl	8014000 <USB_ReadChInterrupts>
 80067c6:	4603      	mov	r3, r0
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	f040 8128 	bne.w	8006a22 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80067d2:	78fb      	ldrb	r3, [r7, #3]
 80067d4:	015a      	lsls	r2, r3, #5
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	4413      	add	r3, r2
 80067da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067de:	461a      	mov	r2, r3
 80067e0:	2320      	movs	r3, #32
 80067e2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80067e4:	78fa      	ldrb	r2, [r7, #3]
 80067e6:	6879      	ldr	r1, [r7, #4]
 80067e8:	4613      	mov	r3, r2
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	1a9b      	subs	r3, r3, r2
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	440b      	add	r3, r1
 80067f2:	331b      	adds	r3, #27
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d119      	bne.n	800682e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80067fa:	78fa      	ldrb	r2, [r7, #3]
 80067fc:	6879      	ldr	r1, [r7, #4]
 80067fe:	4613      	mov	r3, r2
 8006800:	011b      	lsls	r3, r3, #4
 8006802:	1a9b      	subs	r3, r3, r2
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	440b      	add	r3, r1
 8006808:	331b      	adds	r3, #27
 800680a:	2200      	movs	r2, #0
 800680c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800680e:	78fb      	ldrb	r3, [r7, #3]
 8006810:	015a      	lsls	r2, r3, #5
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	4413      	add	r3, r2
 8006816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	78fa      	ldrb	r2, [r7, #3]
 800681e:	0151      	lsls	r1, r2, #5
 8006820:	693a      	ldr	r2, [r7, #16]
 8006822:	440a      	add	r2, r1
 8006824:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006828:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800682c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	799b      	ldrb	r3, [r3, #6]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d01b      	beq.n	800686e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006836:	78fa      	ldrb	r2, [r7, #3]
 8006838:	6879      	ldr	r1, [r7, #4]
 800683a:	4613      	mov	r3, r2
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	1a9b      	subs	r3, r3, r2
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	440b      	add	r3, r1
 8006844:	3330      	adds	r3, #48	@ 0x30
 8006846:	6819      	ldr	r1, [r3, #0]
 8006848:	78fb      	ldrb	r3, [r7, #3]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	4413      	add	r3, r2
 8006850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800685a:	78fa      	ldrb	r2, [r7, #3]
 800685c:	1ac9      	subs	r1, r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	4613      	mov	r3, r2
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	1a9b      	subs	r3, r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4403      	add	r3, r0
 800686a:	3338      	adds	r3, #56	@ 0x38
 800686c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800686e:	78fa      	ldrb	r2, [r7, #3]
 8006870:	6879      	ldr	r1, [r7, #4]
 8006872:	4613      	mov	r3, r2
 8006874:	011b      	lsls	r3, r3, #4
 8006876:	1a9b      	subs	r3, r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	440b      	add	r3, r1
 800687c:	334d      	adds	r3, #77	@ 0x4d
 800687e:	2201      	movs	r2, #1
 8006880:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8006882:	78fa      	ldrb	r2, [r7, #3]
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	4613      	mov	r3, r2
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	1a9b      	subs	r3, r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	440b      	add	r3, r1
 8006890:	3344      	adds	r3, #68	@ 0x44
 8006892:	2200      	movs	r2, #0
 8006894:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006896:	78fb      	ldrb	r3, [r7, #3]
 8006898:	015a      	lsls	r2, r3, #5
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	4413      	add	r3, r2
 800689e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a2:	461a      	mov	r2, r3
 80068a4:	2301      	movs	r3, #1
 80068a6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80068a8:	78fa      	ldrb	r2, [r7, #3]
 80068aa:	6879      	ldr	r1, [r7, #4]
 80068ac:	4613      	mov	r3, r2
 80068ae:	011b      	lsls	r3, r3, #4
 80068b0:	1a9b      	subs	r3, r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	440b      	add	r3, r1
 80068b6:	3326      	adds	r3, #38	@ 0x26
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00a      	beq.n	80068d4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80068be:	78fa      	ldrb	r2, [r7, #3]
 80068c0:	6879      	ldr	r1, [r7, #4]
 80068c2:	4613      	mov	r3, r2
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	1a9b      	subs	r3, r3, r2
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	440b      	add	r3, r1
 80068cc:	3326      	adds	r3, #38	@ 0x26
 80068ce:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d110      	bne.n	80068f6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	78fa      	ldrb	r2, [r7, #3]
 80068da:	4611      	mov	r1, r2
 80068dc:	4618      	mov	r0, r3
 80068de:	f00d fdeb 	bl	80144b8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80068e2:	78fb      	ldrb	r3, [r7, #3]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ee:	461a      	mov	r2, r3
 80068f0:	2310      	movs	r3, #16
 80068f2:	6093      	str	r3, [r2, #8]
 80068f4:	e03d      	b.n	8006972 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80068f6:	78fa      	ldrb	r2, [r7, #3]
 80068f8:	6879      	ldr	r1, [r7, #4]
 80068fa:	4613      	mov	r3, r2
 80068fc:	011b      	lsls	r3, r3, #4
 80068fe:	1a9b      	subs	r3, r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	440b      	add	r3, r1
 8006904:	3326      	adds	r3, #38	@ 0x26
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	2b03      	cmp	r3, #3
 800690a:	d00a      	beq.n	8006922 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800690c:	78fa      	ldrb	r2, [r7, #3]
 800690e:	6879      	ldr	r1, [r7, #4]
 8006910:	4613      	mov	r3, r2
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	1a9b      	subs	r3, r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	440b      	add	r3, r1
 800691a:	3326      	adds	r3, #38	@ 0x26
 800691c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800691e:	2b01      	cmp	r3, #1
 8006920:	d127      	bne.n	8006972 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	4413      	add	r3, r2
 800692a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	78fa      	ldrb	r2, [r7, #3]
 8006932:	0151      	lsls	r1, r2, #5
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	440a      	add	r2, r1
 8006938:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800693c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006940:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006942:	78fa      	ldrb	r2, [r7, #3]
 8006944:	6879      	ldr	r1, [r7, #4]
 8006946:	4613      	mov	r3, r2
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	1a9b      	subs	r3, r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	440b      	add	r3, r1
 8006950:	334c      	adds	r3, #76	@ 0x4c
 8006952:	2201      	movs	r2, #1
 8006954:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006956:	78fa      	ldrb	r2, [r7, #3]
 8006958:	6879      	ldr	r1, [r7, #4]
 800695a:	4613      	mov	r3, r2
 800695c:	011b      	lsls	r3, r3, #4
 800695e:	1a9b      	subs	r3, r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	440b      	add	r3, r1
 8006964:	334c      	adds	r3, #76	@ 0x4c
 8006966:	781a      	ldrb	r2, [r3, #0]
 8006968:	78fb      	ldrb	r3, [r7, #3]
 800696a:	4619      	mov	r1, r3
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff fe24 	bl	80065ba <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	799b      	ldrb	r3, [r3, #6]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d13b      	bne.n	80069f2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800697a:	78fa      	ldrb	r2, [r7, #3]
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	4613      	mov	r3, r2
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	1a9b      	subs	r3, r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	3338      	adds	r3, #56	@ 0x38
 800698a:	6819      	ldr	r1, [r3, #0]
 800698c:	78fa      	ldrb	r2, [r7, #3]
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	4613      	mov	r3, r2
 8006992:	011b      	lsls	r3, r3, #4
 8006994:	1a9b      	subs	r3, r3, r2
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4403      	add	r3, r0
 800699a:	3328      	adds	r3, #40	@ 0x28
 800699c:	881b      	ldrh	r3, [r3, #0]
 800699e:	440b      	add	r3, r1
 80069a0:	1e59      	subs	r1, r3, #1
 80069a2:	78fa      	ldrb	r2, [r7, #3]
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	4613      	mov	r3, r2
 80069a8:	011b      	lsls	r3, r3, #4
 80069aa:	1a9b      	subs	r3, r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	4403      	add	r3, r0
 80069b0:	3328      	adds	r3, #40	@ 0x28
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 8470 	beq.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80069c2:	78fa      	ldrb	r2, [r7, #3]
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	4613      	mov	r3, r2
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	1a9b      	subs	r3, r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	440b      	add	r3, r1
 80069d0:	333c      	adds	r3, #60	@ 0x3c
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	78fa      	ldrb	r2, [r7, #3]
 80069d6:	f083 0301 	eor.w	r3, r3, #1
 80069da:	b2d8      	uxtb	r0, r3
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	4613      	mov	r3, r2
 80069e0:	011b      	lsls	r3, r3, #4
 80069e2:	1a9b      	subs	r3, r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	440b      	add	r3, r1
 80069e8:	333c      	adds	r3, #60	@ 0x3c
 80069ea:	4602      	mov	r2, r0
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	f000 bc58 	b.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80069f2:	78fa      	ldrb	r2, [r7, #3]
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	1a9b      	subs	r3, r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	440b      	add	r3, r1
 8006a00:	333c      	adds	r3, #60	@ 0x3c
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	78fa      	ldrb	r2, [r7, #3]
 8006a06:	f083 0301 	eor.w	r3, r3, #1
 8006a0a:	b2d8      	uxtb	r0, r3
 8006a0c:	6879      	ldr	r1, [r7, #4]
 8006a0e:	4613      	mov	r3, r2
 8006a10:	011b      	lsls	r3, r3, #4
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	440b      	add	r3, r1
 8006a18:	333c      	adds	r3, #60	@ 0x3c
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	701a      	strb	r2, [r3, #0]
 8006a1e:	f000 bc40 	b.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	78fa      	ldrb	r2, [r7, #3]
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f00d fae8 	bl	8014000 <USB_ReadChInterrupts>
 8006a30:	4603      	mov	r3, r0
 8006a32:	f003 0320 	and.w	r3, r3, #32
 8006a36:	2b20      	cmp	r3, #32
 8006a38:	d131      	bne.n	8006a9e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006a3a:	78fb      	ldrb	r3, [r7, #3]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a46:	461a      	mov	r2, r3
 8006a48:	2320      	movs	r3, #32
 8006a4a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8006a4c:	78fa      	ldrb	r2, [r7, #3]
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	4613      	mov	r3, r2
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	1a9b      	subs	r3, r3, r2
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	440b      	add	r3, r1
 8006a5a:	331a      	adds	r3, #26
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	f040 841f 	bne.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8006a64:	78fa      	ldrb	r2, [r7, #3]
 8006a66:	6879      	ldr	r1, [r7, #4]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	1a9b      	subs	r3, r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	440b      	add	r3, r1
 8006a72:	331b      	adds	r3, #27
 8006a74:	2201      	movs	r2, #1
 8006a76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006a78:	78fa      	ldrb	r2, [r7, #3]
 8006a7a:	6879      	ldr	r1, [r7, #4]
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	1a9b      	subs	r3, r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	440b      	add	r3, r1
 8006a86:	334d      	adds	r3, #77	@ 0x4d
 8006a88:	2203      	movs	r2, #3
 8006a8a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	78fa      	ldrb	r2, [r7, #3]
 8006a92:	4611      	mov	r1, r2
 8006a94:	4618      	mov	r0, r3
 8006a96:	f00d fd0f 	bl	80144b8 <USB_HC_Halt>
 8006a9a:	f000 bc02 	b.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	78fa      	ldrb	r2, [r7, #3]
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f00d faaa 	bl	8014000 <USB_ReadChInterrupts>
 8006aac:	4603      	mov	r3, r0
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	f040 8305 	bne.w	80070c2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006ab8:	78fb      	ldrb	r3, [r7, #3]
 8006aba:	015a      	lsls	r2, r3, #5
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	4413      	add	r3, r2
 8006ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006aca:	78fa      	ldrb	r2, [r7, #3]
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	334d      	adds	r3, #77	@ 0x4d
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d114      	bne.n	8006b0a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006ae0:	78fa      	ldrb	r2, [r7, #3]
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	011b      	lsls	r3, r3, #4
 8006ae8:	1a9b      	subs	r3, r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	440b      	add	r3, r1
 8006aee:	334d      	adds	r3, #77	@ 0x4d
 8006af0:	2202      	movs	r2, #2
 8006af2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006af4:	78fa      	ldrb	r2, [r7, #3]
 8006af6:	6879      	ldr	r1, [r7, #4]
 8006af8:	4613      	mov	r3, r2
 8006afa:	011b      	lsls	r3, r3, #4
 8006afc:	1a9b      	subs	r3, r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	440b      	add	r3, r1
 8006b02:	334c      	adds	r3, #76	@ 0x4c
 8006b04:	2201      	movs	r2, #1
 8006b06:	701a      	strb	r2, [r3, #0]
 8006b08:	e2cc      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006b0a:	78fa      	ldrb	r2, [r7, #3]
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	011b      	lsls	r3, r3, #4
 8006b12:	1a9b      	subs	r3, r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	334d      	adds	r3, #77	@ 0x4d
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	2b06      	cmp	r3, #6
 8006b1e:	d114      	bne.n	8006b4a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006b20:	78fa      	ldrb	r2, [r7, #3]
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	4613      	mov	r3, r2
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	440b      	add	r3, r1
 8006b2e:	334d      	adds	r3, #77	@ 0x4d
 8006b30:	2202      	movs	r2, #2
 8006b32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8006b34:	78fa      	ldrb	r2, [r7, #3]
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	440b      	add	r3, r1
 8006b42:	334c      	adds	r3, #76	@ 0x4c
 8006b44:	2205      	movs	r2, #5
 8006b46:	701a      	strb	r2, [r3, #0]
 8006b48:	e2ac      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006b4a:	78fa      	ldrb	r2, [r7, #3]
 8006b4c:	6879      	ldr	r1, [r7, #4]
 8006b4e:	4613      	mov	r3, r2
 8006b50:	011b      	lsls	r3, r3, #4
 8006b52:	1a9b      	subs	r3, r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	440b      	add	r3, r1
 8006b58:	334d      	adds	r3, #77	@ 0x4d
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	2b07      	cmp	r3, #7
 8006b5e:	d00b      	beq.n	8006b78 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006b60:	78fa      	ldrb	r2, [r7, #3]
 8006b62:	6879      	ldr	r1, [r7, #4]
 8006b64:	4613      	mov	r3, r2
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	1a9b      	subs	r3, r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	440b      	add	r3, r1
 8006b6e:	334d      	adds	r3, #77	@ 0x4d
 8006b70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006b72:	2b09      	cmp	r3, #9
 8006b74:	f040 80a6 	bne.w	8006cc4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006b78:	78fa      	ldrb	r2, [r7, #3]
 8006b7a:	6879      	ldr	r1, [r7, #4]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	1a9b      	subs	r3, r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	440b      	add	r3, r1
 8006b86:	334d      	adds	r3, #77	@ 0x4d
 8006b88:	2202      	movs	r2, #2
 8006b8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006b8c:	78fa      	ldrb	r2, [r7, #3]
 8006b8e:	6879      	ldr	r1, [r7, #4]
 8006b90:	4613      	mov	r3, r2
 8006b92:	011b      	lsls	r3, r3, #4
 8006b94:	1a9b      	subs	r3, r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	440b      	add	r3, r1
 8006b9a:	3344      	adds	r3, #68	@ 0x44
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	1c59      	adds	r1, r3, #1
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	1a9b      	subs	r3, r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4403      	add	r3, r0
 8006bac:	3344      	adds	r3, #68	@ 0x44
 8006bae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006bb0:	78fa      	ldrb	r2, [r7, #3]
 8006bb2:	6879      	ldr	r1, [r7, #4]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	3344      	adds	r3, #68	@ 0x44
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d943      	bls.n	8006c4e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006bc6:	78fa      	ldrb	r2, [r7, #3]
 8006bc8:	6879      	ldr	r1, [r7, #4]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	1a9b      	subs	r3, r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	440b      	add	r3, r1
 8006bd4:	3344      	adds	r3, #68	@ 0x44
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8006bda:	78fa      	ldrb	r2, [r7, #3]
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	4613      	mov	r3, r2
 8006be0:	011b      	lsls	r3, r3, #4
 8006be2:	1a9b      	subs	r3, r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	440b      	add	r3, r1
 8006be8:	331a      	adds	r3, #26
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d123      	bne.n	8006c38 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8006bf0:	78fa      	ldrb	r2, [r7, #3]
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	011b      	lsls	r3, r3, #4
 8006bf8:	1a9b      	subs	r3, r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	440b      	add	r3, r1
 8006bfe:	331b      	adds	r3, #27
 8006c00:	2200      	movs	r2, #0
 8006c02:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8006c04:	78fa      	ldrb	r2, [r7, #3]
 8006c06:	6879      	ldr	r1, [r7, #4]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	011b      	lsls	r3, r3, #4
 8006c0c:	1a9b      	subs	r3, r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	440b      	add	r3, r1
 8006c12:	331c      	adds	r3, #28
 8006c14:	2200      	movs	r2, #0
 8006c16:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	78fa      	ldrb	r2, [r7, #3]
 8006c28:	0151      	lsls	r1, r2, #5
 8006c2a:	693a      	ldr	r2, [r7, #16]
 8006c2c:	440a      	add	r2, r1
 8006c2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c36:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006c38:	78fa      	ldrb	r2, [r7, #3]
 8006c3a:	6879      	ldr	r1, [r7, #4]
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	011b      	lsls	r3, r3, #4
 8006c40:	1a9b      	subs	r3, r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	440b      	add	r3, r1
 8006c46:	334c      	adds	r3, #76	@ 0x4c
 8006c48:	2204      	movs	r2, #4
 8006c4a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006c4c:	e229      	b.n	80070a2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4613      	mov	r3, r2
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	334c      	adds	r3, #76	@ 0x4c
 8006c5e:	2202      	movs	r2, #2
 8006c60:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006c62:	78fa      	ldrb	r2, [r7, #3]
 8006c64:	6879      	ldr	r1, [r7, #4]
 8006c66:	4613      	mov	r3, r2
 8006c68:	011b      	lsls	r3, r3, #4
 8006c6a:	1a9b      	subs	r3, r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	440b      	add	r3, r1
 8006c70:	3326      	adds	r3, #38	@ 0x26
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00b      	beq.n	8006c90 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006c78:	78fa      	ldrb	r2, [r7, #3]
 8006c7a:	6879      	ldr	r1, [r7, #4]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	1a9b      	subs	r3, r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	440b      	add	r3, r1
 8006c86:	3326      	adds	r3, #38	@ 0x26
 8006c88:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	f040 8209 	bne.w	80070a2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006c90:	78fb      	ldrb	r3, [r7, #3]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ca6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006cae:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006cb0:	78fb      	ldrb	r3, [r7, #3]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006cc2:	e1ee      	b.n	80070a2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006cc4:	78fa      	ldrb	r2, [r7, #3]
 8006cc6:	6879      	ldr	r1, [r7, #4]
 8006cc8:	4613      	mov	r3, r2
 8006cca:	011b      	lsls	r3, r3, #4
 8006ccc:	1a9b      	subs	r3, r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	334d      	adds	r3, #77	@ 0x4d
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	2b05      	cmp	r3, #5
 8006cd8:	f040 80c8 	bne.w	8006e6c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006cdc:	78fa      	ldrb	r2, [r7, #3]
 8006cde:	6879      	ldr	r1, [r7, #4]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	440b      	add	r3, r1
 8006cea:	334d      	adds	r3, #77	@ 0x4d
 8006cec:	2202      	movs	r2, #2
 8006cee:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006cf0:	78fa      	ldrb	r2, [r7, #3]
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	011b      	lsls	r3, r3, #4
 8006cf8:	1a9b      	subs	r3, r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	440b      	add	r3, r1
 8006cfe:	331b      	adds	r3, #27
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	f040 81ce 	bne.w	80070a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006d08:	78fa      	ldrb	r2, [r7, #3]
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	1a9b      	subs	r3, r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	3326      	adds	r3, #38	@ 0x26
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	2b03      	cmp	r3, #3
 8006d1c:	d16b      	bne.n	8006df6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8006d1e:	78fa      	ldrb	r2, [r7, #3]
 8006d20:	6879      	ldr	r1, [r7, #4]
 8006d22:	4613      	mov	r3, r2
 8006d24:	011b      	lsls	r3, r3, #4
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	440b      	add	r3, r1
 8006d2c:	3348      	adds	r3, #72	@ 0x48
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	1c59      	adds	r1, r3, #1
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	4613      	mov	r3, r2
 8006d36:	011b      	lsls	r3, r3, #4
 8006d38:	1a9b      	subs	r3, r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4403      	add	r3, r0
 8006d3e:	3348      	adds	r3, #72	@ 0x48
 8006d40:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006d42:	78fa      	ldrb	r2, [r7, #3]
 8006d44:	6879      	ldr	r1, [r7, #4]
 8006d46:	4613      	mov	r3, r2
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	1a9b      	subs	r3, r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	440b      	add	r3, r1
 8006d50:	3348      	adds	r3, #72	@ 0x48
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d943      	bls.n	8006de0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006d58:	78fa      	ldrb	r2, [r7, #3]
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	011b      	lsls	r3, r3, #4
 8006d60:	1a9b      	subs	r3, r3, r2
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	440b      	add	r3, r1
 8006d66:	3348      	adds	r3, #72	@ 0x48
 8006d68:	2200      	movs	r2, #0
 8006d6a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006d6c:	78fa      	ldrb	r2, [r7, #3]
 8006d6e:	6879      	ldr	r1, [r7, #4]
 8006d70:	4613      	mov	r3, r2
 8006d72:	011b      	lsls	r3, r3, #4
 8006d74:	1a9b      	subs	r3, r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	440b      	add	r3, r1
 8006d7a:	331b      	adds	r3, #27
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8006d80:	78fa      	ldrb	r2, [r7, #3]
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	4613      	mov	r3, r2
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	1a9b      	subs	r3, r3, r2
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	440b      	add	r3, r1
 8006d8e:	3344      	adds	r3, #68	@ 0x44
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b02      	cmp	r3, #2
 8006d94:	d809      	bhi.n	8006daa <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8006d96:	78fa      	ldrb	r2, [r7, #3]
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	011b      	lsls	r3, r3, #4
 8006d9e:	1a9b      	subs	r3, r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	440b      	add	r3, r1
 8006da4:	331c      	adds	r3, #28
 8006da6:	2201      	movs	r2, #1
 8006da8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	015a      	lsls	r2, r3, #5
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	4413      	add	r3, r2
 8006db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	78fa      	ldrb	r2, [r7, #3]
 8006dba:	0151      	lsls	r1, r2, #5
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	440a      	add	r2, r1
 8006dc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dc8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006dca:	78fa      	ldrb	r2, [r7, #3]
 8006dcc:	6879      	ldr	r1, [r7, #4]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	011b      	lsls	r3, r3, #4
 8006dd2:	1a9b      	subs	r3, r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	440b      	add	r3, r1
 8006dd8:	334c      	adds	r3, #76	@ 0x4c
 8006dda:	2204      	movs	r2, #4
 8006ddc:	701a      	strb	r2, [r3, #0]
 8006dde:	e014      	b.n	8006e0a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006de0:	78fa      	ldrb	r2, [r7, #3]
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	4613      	mov	r3, r2
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	1a9b      	subs	r3, r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	440b      	add	r3, r1
 8006dee:	334c      	adds	r3, #76	@ 0x4c
 8006df0:	2202      	movs	r2, #2
 8006df2:	701a      	strb	r2, [r3, #0]
 8006df4:	e009      	b.n	8006e0a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006df6:	78fa      	ldrb	r2, [r7, #3]
 8006df8:	6879      	ldr	r1, [r7, #4]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	011b      	lsls	r3, r3, #4
 8006dfe:	1a9b      	subs	r3, r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	440b      	add	r3, r1
 8006e04:	334c      	adds	r3, #76	@ 0x4c
 8006e06:	2202      	movs	r2, #2
 8006e08:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e0a:	78fa      	ldrb	r2, [r7, #3]
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	011b      	lsls	r3, r3, #4
 8006e12:	1a9b      	subs	r3, r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	440b      	add	r3, r1
 8006e18:	3326      	adds	r3, #38	@ 0x26
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00b      	beq.n	8006e38 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006e20:	78fa      	ldrb	r2, [r7, #3]
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	011b      	lsls	r3, r3, #4
 8006e28:	1a9b      	subs	r3, r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	3326      	adds	r3, #38	@ 0x26
 8006e30:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	f040 8136 	bne.w	80070a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006e38:	78fb      	ldrb	r3, [r7, #3]
 8006e3a:	015a      	lsls	r2, r3, #5
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	4413      	add	r3, r2
 8006e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e4e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e56:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006e58:	78fb      	ldrb	r3, [r7, #3]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e64:	461a      	mov	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6013      	str	r3, [r2, #0]
 8006e6a:	e11b      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006e6c:	78fa      	ldrb	r2, [r7, #3]
 8006e6e:	6879      	ldr	r1, [r7, #4]
 8006e70:	4613      	mov	r3, r2
 8006e72:	011b      	lsls	r3, r3, #4
 8006e74:	1a9b      	subs	r3, r3, r2
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	440b      	add	r3, r1
 8006e7a:	334d      	adds	r3, #77	@ 0x4d
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	f040 8081 	bne.w	8006f86 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e84:	78fa      	ldrb	r2, [r7, #3]
 8006e86:	6879      	ldr	r1, [r7, #4]
 8006e88:	4613      	mov	r3, r2
 8006e8a:	011b      	lsls	r3, r3, #4
 8006e8c:	1a9b      	subs	r3, r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	440b      	add	r3, r1
 8006e92:	334d      	adds	r3, #77	@ 0x4d
 8006e94:	2202      	movs	r2, #2
 8006e96:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006e98:	78fa      	ldrb	r2, [r7, #3]
 8006e9a:	6879      	ldr	r1, [r7, #4]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	1a9b      	subs	r3, r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	440b      	add	r3, r1
 8006ea6:	331b      	adds	r3, #27
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	f040 80fa 	bne.w	80070a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006eb0:	78fa      	ldrb	r2, [r7, #3]
 8006eb2:	6879      	ldr	r1, [r7, #4]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	011b      	lsls	r3, r3, #4
 8006eb8:	1a9b      	subs	r3, r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	440b      	add	r3, r1
 8006ebe:	334c      	adds	r3, #76	@ 0x4c
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006ec4:	78fb      	ldrb	r3, [r7, #3]
 8006ec6:	015a      	lsls	r2, r3, #5
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	4413      	add	r3, r2
 8006ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	78fa      	ldrb	r2, [r7, #3]
 8006ed4:	0151      	lsls	r1, r2, #5
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	440a      	add	r2, r1
 8006eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ee2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	78fa      	ldrb	r2, [r7, #3]
 8006ef4:	0151      	lsls	r1, r2, #5
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	440a      	add	r2, r1
 8006efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f02:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006f04:	78fb      	ldrb	r3, [r7, #3]
 8006f06:	015a      	lsls	r2, r3, #5
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	78fa      	ldrb	r2, [r7, #3]
 8006f14:	0151      	lsls	r1, r2, #5
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	440a      	add	r2, r1
 8006f1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f1e:	f023 0320 	bic.w	r3, r3, #32
 8006f22:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006f24:	78fa      	ldrb	r2, [r7, #3]
 8006f26:	6879      	ldr	r1, [r7, #4]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	011b      	lsls	r3, r3, #4
 8006f2c:	1a9b      	subs	r3, r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	440b      	add	r3, r1
 8006f32:	3326      	adds	r3, #38	@ 0x26
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00b      	beq.n	8006f52 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006f3a:	78fa      	ldrb	r2, [r7, #3]
 8006f3c:	6879      	ldr	r1, [r7, #4]
 8006f3e:	4613      	mov	r3, r2
 8006f40:	011b      	lsls	r3, r3, #4
 8006f42:	1a9b      	subs	r3, r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	440b      	add	r3, r1
 8006f48:	3326      	adds	r3, #38	@ 0x26
 8006f4a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	f040 80a9 	bne.w	80070a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f52:	78fb      	ldrb	r3, [r7, #3]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f68:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f70:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f72:	78fb      	ldrb	r3, [r7, #3]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f7e:	461a      	mov	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6013      	str	r3, [r2, #0]
 8006f84:	e08e      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006f86:	78fa      	ldrb	r2, [r7, #3]
 8006f88:	6879      	ldr	r1, [r7, #4]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	011b      	lsls	r3, r3, #4
 8006f8e:	1a9b      	subs	r3, r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	440b      	add	r3, r1
 8006f94:	334d      	adds	r3, #77	@ 0x4d
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b04      	cmp	r3, #4
 8006f9a:	d143      	bne.n	8007024 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f9c:	78fa      	ldrb	r2, [r7, #3]
 8006f9e:	6879      	ldr	r1, [r7, #4]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	011b      	lsls	r3, r3, #4
 8006fa4:	1a9b      	subs	r3, r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	440b      	add	r3, r1
 8006faa:	334d      	adds	r3, #77	@ 0x4d
 8006fac:	2202      	movs	r2, #2
 8006fae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006fb0:	78fa      	ldrb	r2, [r7, #3]
 8006fb2:	6879      	ldr	r1, [r7, #4]
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	011b      	lsls	r3, r3, #4
 8006fb8:	1a9b      	subs	r3, r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	440b      	add	r3, r1
 8006fbe:	334c      	adds	r3, #76	@ 0x4c
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006fc4:	78fa      	ldrb	r2, [r7, #3]
 8006fc6:	6879      	ldr	r1, [r7, #4]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	011b      	lsls	r3, r3, #4
 8006fcc:	1a9b      	subs	r3, r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	440b      	add	r3, r1
 8006fd2:	3326      	adds	r3, #38	@ 0x26
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00a      	beq.n	8006ff0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006fda:	78fa      	ldrb	r2, [r7, #3]
 8006fdc:	6879      	ldr	r1, [r7, #4]
 8006fde:	4613      	mov	r3, r2
 8006fe0:	011b      	lsls	r3, r3, #4
 8006fe2:	1a9b      	subs	r3, r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	440b      	add	r3, r1
 8006fe8:	3326      	adds	r3, #38	@ 0x26
 8006fea:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d159      	bne.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ff0:	78fb      	ldrb	r3, [r7, #3]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007006:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800700e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007010:	78fb      	ldrb	r3, [r7, #3]
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	4413      	add	r3, r2
 8007018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701c:	461a      	mov	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6013      	str	r3, [r2, #0]
 8007022:	e03f      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8007024:	78fa      	ldrb	r2, [r7, #3]
 8007026:	6879      	ldr	r1, [r7, #4]
 8007028:	4613      	mov	r3, r2
 800702a:	011b      	lsls	r3, r3, #4
 800702c:	1a9b      	subs	r3, r3, r2
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	440b      	add	r3, r1
 8007032:	334d      	adds	r3, #77	@ 0x4d
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	2b08      	cmp	r3, #8
 8007038:	d126      	bne.n	8007088 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800703a:	78fa      	ldrb	r2, [r7, #3]
 800703c:	6879      	ldr	r1, [r7, #4]
 800703e:	4613      	mov	r3, r2
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	1a9b      	subs	r3, r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	440b      	add	r3, r1
 8007048:	334d      	adds	r3, #77	@ 0x4d
 800704a:	2202      	movs	r2, #2
 800704c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800704e:	78fa      	ldrb	r2, [r7, #3]
 8007050:	6879      	ldr	r1, [r7, #4]
 8007052:	4613      	mov	r3, r2
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	440b      	add	r3, r1
 800705c:	3344      	adds	r3, #68	@ 0x44
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	1c59      	adds	r1, r3, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	4613      	mov	r3, r2
 8007066:	011b      	lsls	r3, r3, #4
 8007068:	1a9b      	subs	r3, r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	4403      	add	r3, r0
 800706e:	3344      	adds	r3, #68	@ 0x44
 8007070:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8007072:	78fa      	ldrb	r2, [r7, #3]
 8007074:	6879      	ldr	r1, [r7, #4]
 8007076:	4613      	mov	r3, r2
 8007078:	011b      	lsls	r3, r3, #4
 800707a:	1a9b      	subs	r3, r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	440b      	add	r3, r1
 8007080:	334c      	adds	r3, #76	@ 0x4c
 8007082:	2204      	movs	r2, #4
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	e00d      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8007088:	78fa      	ldrb	r2, [r7, #3]
 800708a:	6879      	ldr	r1, [r7, #4]
 800708c:	4613      	mov	r3, r2
 800708e:	011b      	lsls	r3, r3, #4
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	440b      	add	r3, r1
 8007096:	334d      	adds	r3, #77	@ 0x4d
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	2b02      	cmp	r3, #2
 800709c:	f000 8100 	beq.w	80072a0 <HCD_HC_IN_IRQHandler+0xcca>
 80070a0:	e000      	b.n	80070a4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80070a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80070a4:	78fa      	ldrb	r2, [r7, #3]
 80070a6:	6879      	ldr	r1, [r7, #4]
 80070a8:	4613      	mov	r3, r2
 80070aa:	011b      	lsls	r3, r3, #4
 80070ac:	1a9b      	subs	r3, r3, r2
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	440b      	add	r3, r1
 80070b2:	334c      	adds	r3, #76	@ 0x4c
 80070b4:	781a      	ldrb	r2, [r3, #0]
 80070b6:	78fb      	ldrb	r3, [r7, #3]
 80070b8:	4619      	mov	r1, r3
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7ff fa7d 	bl	80065ba <HAL_HCD_HC_NotifyURBChange_Callback>
 80070c0:	e0ef      	b.n	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	78fa      	ldrb	r2, [r7, #3]
 80070c8:	4611      	mov	r1, r2
 80070ca:	4618      	mov	r0, r3
 80070cc:	f00c ff98 	bl	8014000 <USB_ReadChInterrupts>
 80070d0:	4603      	mov	r3, r0
 80070d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d6:	2b40      	cmp	r3, #64	@ 0x40
 80070d8:	d12f      	bne.n	800713a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80070da:	78fb      	ldrb	r3, [r7, #3]
 80070dc:	015a      	lsls	r2, r3, #5
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	4413      	add	r3, r2
 80070e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070e6:	461a      	mov	r2, r3
 80070e8:	2340      	movs	r3, #64	@ 0x40
 80070ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80070ec:	78fa      	ldrb	r2, [r7, #3]
 80070ee:	6879      	ldr	r1, [r7, #4]
 80070f0:	4613      	mov	r3, r2
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	1a9b      	subs	r3, r3, r2
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	440b      	add	r3, r1
 80070fa:	334d      	adds	r3, #77	@ 0x4d
 80070fc:	2205      	movs	r2, #5
 80070fe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007100:	78fa      	ldrb	r2, [r7, #3]
 8007102:	6879      	ldr	r1, [r7, #4]
 8007104:	4613      	mov	r3, r2
 8007106:	011b      	lsls	r3, r3, #4
 8007108:	1a9b      	subs	r3, r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	440b      	add	r3, r1
 800710e:	331a      	adds	r3, #26
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d109      	bne.n	800712a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8007116:	78fa      	ldrb	r2, [r7, #3]
 8007118:	6879      	ldr	r1, [r7, #4]
 800711a:	4613      	mov	r3, r2
 800711c:	011b      	lsls	r3, r3, #4
 800711e:	1a9b      	subs	r3, r3, r2
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	440b      	add	r3, r1
 8007124:	3344      	adds	r3, #68	@ 0x44
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	78fa      	ldrb	r2, [r7, #3]
 8007130:	4611      	mov	r1, r2
 8007132:	4618      	mov	r0, r3
 8007134:	f00d f9c0 	bl	80144b8 <USB_HC_Halt>
 8007138:	e0b3      	b.n	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	78fa      	ldrb	r2, [r7, #3]
 8007140:	4611      	mov	r1, r2
 8007142:	4618      	mov	r0, r3
 8007144:	f00c ff5c 	bl	8014000 <USB_ReadChInterrupts>
 8007148:	4603      	mov	r3, r0
 800714a:	f003 0310 	and.w	r3, r3, #16
 800714e:	2b10      	cmp	r3, #16
 8007150:	f040 80a7 	bne.w	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8007154:	78fa      	ldrb	r2, [r7, #3]
 8007156:	6879      	ldr	r1, [r7, #4]
 8007158:	4613      	mov	r3, r2
 800715a:	011b      	lsls	r3, r3, #4
 800715c:	1a9b      	subs	r3, r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	3326      	adds	r3, #38	@ 0x26
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	2b03      	cmp	r3, #3
 8007168:	d11b      	bne.n	80071a2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800716a:	78fa      	ldrb	r2, [r7, #3]
 800716c:	6879      	ldr	r1, [r7, #4]
 800716e:	4613      	mov	r3, r2
 8007170:	011b      	lsls	r3, r3, #4
 8007172:	1a9b      	subs	r3, r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	440b      	add	r3, r1
 8007178:	3344      	adds	r3, #68	@ 0x44
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800717e:	78fa      	ldrb	r2, [r7, #3]
 8007180:	6879      	ldr	r1, [r7, #4]
 8007182:	4613      	mov	r3, r2
 8007184:	011b      	lsls	r3, r3, #4
 8007186:	1a9b      	subs	r3, r3, r2
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	440b      	add	r3, r1
 800718c:	334d      	adds	r3, #77	@ 0x4d
 800718e:	2204      	movs	r2, #4
 8007190:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	78fa      	ldrb	r2, [r7, #3]
 8007198:	4611      	mov	r1, r2
 800719a:	4618      	mov	r0, r3
 800719c:	f00d f98c 	bl	80144b8 <USB_HC_Halt>
 80071a0:	e03f      	b.n	8007222 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80071a2:	78fa      	ldrb	r2, [r7, #3]
 80071a4:	6879      	ldr	r1, [r7, #4]
 80071a6:	4613      	mov	r3, r2
 80071a8:	011b      	lsls	r3, r3, #4
 80071aa:	1a9b      	subs	r3, r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	440b      	add	r3, r1
 80071b0:	3326      	adds	r3, #38	@ 0x26
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80071b8:	78fa      	ldrb	r2, [r7, #3]
 80071ba:	6879      	ldr	r1, [r7, #4]
 80071bc:	4613      	mov	r3, r2
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	1a9b      	subs	r3, r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	440b      	add	r3, r1
 80071c6:	3326      	adds	r3, #38	@ 0x26
 80071c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d129      	bne.n	8007222 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80071ce:	78fa      	ldrb	r2, [r7, #3]
 80071d0:	6879      	ldr	r1, [r7, #4]
 80071d2:	4613      	mov	r3, r2
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	1a9b      	subs	r3, r3, r2
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	440b      	add	r3, r1
 80071dc:	3344      	adds	r3, #68	@ 0x44
 80071de:	2200      	movs	r2, #0
 80071e0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	799b      	ldrb	r3, [r3, #6]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <HCD_HC_IN_IRQHandler+0xc2a>
 80071ea:	78fa      	ldrb	r2, [r7, #3]
 80071ec:	6879      	ldr	r1, [r7, #4]
 80071ee:	4613      	mov	r3, r2
 80071f0:	011b      	lsls	r3, r3, #4
 80071f2:	1a9b      	subs	r3, r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	440b      	add	r3, r1
 80071f8:	331b      	adds	r3, #27
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d110      	bne.n	8007222 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8007200:	78fa      	ldrb	r2, [r7, #3]
 8007202:	6879      	ldr	r1, [r7, #4]
 8007204:	4613      	mov	r3, r2
 8007206:	011b      	lsls	r3, r3, #4
 8007208:	1a9b      	subs	r3, r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	440b      	add	r3, r1
 800720e:	334d      	adds	r3, #77	@ 0x4d
 8007210:	2204      	movs	r2, #4
 8007212:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	78fa      	ldrb	r2, [r7, #3]
 800721a:	4611      	mov	r1, r2
 800721c:	4618      	mov	r0, r3
 800721e:	f00d f94b 	bl	80144b8 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8007222:	78fa      	ldrb	r2, [r7, #3]
 8007224:	6879      	ldr	r1, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	011b      	lsls	r3, r3, #4
 800722a:	1a9b      	subs	r3, r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	440b      	add	r3, r1
 8007230:	331b      	adds	r3, #27
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d129      	bne.n	800728c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8007238:	78fa      	ldrb	r2, [r7, #3]
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4613      	mov	r3, r2
 800723e:	011b      	lsls	r3, r3, #4
 8007240:	1a9b      	subs	r3, r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	331b      	adds	r3, #27
 8007248:	2200      	movs	r2, #0
 800724a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800724c:	78fb      	ldrb	r3, [r7, #3]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	4413      	add	r3, r2
 8007254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	78fa      	ldrb	r2, [r7, #3]
 800725c:	0151      	lsls	r1, r2, #5
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	440a      	add	r2, r1
 8007262:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007266:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800726a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800726c:	78fb      	ldrb	r3, [r7, #3]
 800726e:	015a      	lsls	r2, r3, #5
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	4413      	add	r3, r2
 8007274:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	78fa      	ldrb	r2, [r7, #3]
 800727c:	0151      	lsls	r1, r2, #5
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	440a      	add	r2, r1
 8007282:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007286:	f043 0320 	orr.w	r3, r3, #32
 800728a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	4413      	add	r3, r2
 8007294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007298:	461a      	mov	r2, r3
 800729a:	2310      	movs	r3, #16
 800729c:	6093      	str	r3, [r2, #8]
 800729e:	e000      	b.n	80072a2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80072a0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80072a2:	3718      	adds	r7, #24
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	460b      	mov	r3, r1
 80072b2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	78fa      	ldrb	r2, [r7, #3]
 80072c4:	4611      	mov	r1, r2
 80072c6:	4618      	mov	r0, r3
 80072c8:	f00c fe9a 	bl	8014000 <USB_ReadChInterrupts>
 80072cc:	4603      	mov	r3, r0
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d11b      	bne.n	800730e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80072d6:	78fb      	ldrb	r3, [r7, #3]
 80072d8:	015a      	lsls	r2, r3, #5
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	4413      	add	r3, r2
 80072de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072e2:	461a      	mov	r2, r3
 80072e4:	2304      	movs	r3, #4
 80072e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80072e8:	78fa      	ldrb	r2, [r7, #3]
 80072ea:	6879      	ldr	r1, [r7, #4]
 80072ec:	4613      	mov	r3, r2
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	440b      	add	r3, r1
 80072f6:	334d      	adds	r3, #77	@ 0x4d
 80072f8:	2207      	movs	r2, #7
 80072fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	78fa      	ldrb	r2, [r7, #3]
 8007302:	4611      	mov	r1, r2
 8007304:	4618      	mov	r0, r3
 8007306:	f00d f8d7 	bl	80144b8 <USB_HC_Halt>
 800730a:	f000 bc89 	b.w	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	78fa      	ldrb	r2, [r7, #3]
 8007314:	4611      	mov	r1, r2
 8007316:	4618      	mov	r0, r3
 8007318:	f00c fe72 	bl	8014000 <USB_ReadChInterrupts>
 800731c:	4603      	mov	r3, r0
 800731e:	f003 0320 	and.w	r3, r3, #32
 8007322:	2b20      	cmp	r3, #32
 8007324:	f040 8082 	bne.w	800742c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8007328:	78fb      	ldrb	r3, [r7, #3]
 800732a:	015a      	lsls	r2, r3, #5
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	4413      	add	r3, r2
 8007330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007334:	461a      	mov	r2, r3
 8007336:	2320      	movs	r3, #32
 8007338:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800733a:	78fa      	ldrb	r2, [r7, #3]
 800733c:	6879      	ldr	r1, [r7, #4]
 800733e:	4613      	mov	r3, r2
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	1a9b      	subs	r3, r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	440b      	add	r3, r1
 8007348:	3319      	adds	r3, #25
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d124      	bne.n	800739a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8007350:	78fa      	ldrb	r2, [r7, #3]
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	1a9b      	subs	r3, r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	440b      	add	r3, r1
 800735e:	3319      	adds	r3, #25
 8007360:	2200      	movs	r2, #0
 8007362:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007364:	78fa      	ldrb	r2, [r7, #3]
 8007366:	6879      	ldr	r1, [r7, #4]
 8007368:	4613      	mov	r3, r2
 800736a:	011b      	lsls	r3, r3, #4
 800736c:	1a9b      	subs	r3, r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	440b      	add	r3, r1
 8007372:	334c      	adds	r3, #76	@ 0x4c
 8007374:	2202      	movs	r2, #2
 8007376:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8007378:	78fa      	ldrb	r2, [r7, #3]
 800737a:	6879      	ldr	r1, [r7, #4]
 800737c:	4613      	mov	r3, r2
 800737e:	011b      	lsls	r3, r3, #4
 8007380:	1a9b      	subs	r3, r3, r2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	440b      	add	r3, r1
 8007386:	334d      	adds	r3, #77	@ 0x4d
 8007388:	2203      	movs	r2, #3
 800738a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	78fa      	ldrb	r2, [r7, #3]
 8007392:	4611      	mov	r1, r2
 8007394:	4618      	mov	r0, r3
 8007396:	f00d f88f 	bl	80144b8 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800739a:	78fa      	ldrb	r2, [r7, #3]
 800739c:	6879      	ldr	r1, [r7, #4]
 800739e:	4613      	mov	r3, r2
 80073a0:	011b      	lsls	r3, r3, #4
 80073a2:	1a9b      	subs	r3, r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	440b      	add	r3, r1
 80073a8:	331a      	adds	r3, #26
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	f040 8437 	bne.w	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
 80073b2:	78fa      	ldrb	r2, [r7, #3]
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	4613      	mov	r3, r2
 80073b8:	011b      	lsls	r3, r3, #4
 80073ba:	1a9b      	subs	r3, r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	331b      	adds	r3, #27
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f040 842b 	bne.w	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80073ca:	78fa      	ldrb	r2, [r7, #3]
 80073cc:	6879      	ldr	r1, [r7, #4]
 80073ce:	4613      	mov	r3, r2
 80073d0:	011b      	lsls	r3, r3, #4
 80073d2:	1a9b      	subs	r3, r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	440b      	add	r3, r1
 80073d8:	3326      	adds	r3, #38	@ 0x26
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d009      	beq.n	80073f4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80073e0:	78fa      	ldrb	r2, [r7, #3]
 80073e2:	6879      	ldr	r1, [r7, #4]
 80073e4:	4613      	mov	r3, r2
 80073e6:	011b      	lsls	r3, r3, #4
 80073e8:	1a9b      	subs	r3, r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	440b      	add	r3, r1
 80073ee:	331b      	adds	r3, #27
 80073f0:	2201      	movs	r2, #1
 80073f2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80073f4:	78fa      	ldrb	r2, [r7, #3]
 80073f6:	6879      	ldr	r1, [r7, #4]
 80073f8:	4613      	mov	r3, r2
 80073fa:	011b      	lsls	r3, r3, #4
 80073fc:	1a9b      	subs	r3, r3, r2
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	440b      	add	r3, r1
 8007402:	334d      	adds	r3, #77	@ 0x4d
 8007404:	2203      	movs	r2, #3
 8007406:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	78fa      	ldrb	r2, [r7, #3]
 800740e:	4611      	mov	r1, r2
 8007410:	4618      	mov	r0, r3
 8007412:	f00d f851 	bl	80144b8 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8007416:	78fa      	ldrb	r2, [r7, #3]
 8007418:	6879      	ldr	r1, [r7, #4]
 800741a:	4613      	mov	r3, r2
 800741c:	011b      	lsls	r3, r3, #4
 800741e:	1a9b      	subs	r3, r3, r2
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	440b      	add	r3, r1
 8007424:	3344      	adds	r3, #68	@ 0x44
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
 800742a:	e3f9      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	78fa      	ldrb	r2, [r7, #3]
 8007432:	4611      	mov	r1, r2
 8007434:	4618      	mov	r0, r3
 8007436:	f00c fde3 	bl	8014000 <USB_ReadChInterrupts>
 800743a:	4603      	mov	r3, r0
 800743c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007444:	d111      	bne.n	800746a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8007446:	78fb      	ldrb	r3, [r7, #3]
 8007448:	015a      	lsls	r2, r3, #5
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	4413      	add	r3, r2
 800744e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007452:	461a      	mov	r2, r3
 8007454:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007458:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	78fa      	ldrb	r2, [r7, #3]
 8007460:	4611      	mov	r1, r2
 8007462:	4618      	mov	r0, r3
 8007464:	f00d f828 	bl	80144b8 <USB_HC_Halt>
 8007468:	e3da      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	78fa      	ldrb	r2, [r7, #3]
 8007470:	4611      	mov	r1, r2
 8007472:	4618      	mov	r0, r3
 8007474:	f00c fdc4 	bl	8014000 <USB_ReadChInterrupts>
 8007478:	4603      	mov	r3, r0
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	2b01      	cmp	r3, #1
 8007480:	d168      	bne.n	8007554 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8007482:	78fa      	ldrb	r2, [r7, #3]
 8007484:	6879      	ldr	r1, [r7, #4]
 8007486:	4613      	mov	r3, r2
 8007488:	011b      	lsls	r3, r3, #4
 800748a:	1a9b      	subs	r3, r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	440b      	add	r3, r1
 8007490:	3344      	adds	r3, #68	@ 0x44
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	78fa      	ldrb	r2, [r7, #3]
 800749c:	4611      	mov	r1, r2
 800749e:	4618      	mov	r0, r3
 80074a0:	f00c fdae 	bl	8014000 <USB_ReadChInterrupts>
 80074a4:	4603      	mov	r3, r0
 80074a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074aa:	2b40      	cmp	r3, #64	@ 0x40
 80074ac:	d112      	bne.n	80074d4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80074ae:	78fa      	ldrb	r2, [r7, #3]
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	4613      	mov	r3, r2
 80074b4:	011b      	lsls	r3, r3, #4
 80074b6:	1a9b      	subs	r3, r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	440b      	add	r3, r1
 80074bc:	3319      	adds	r3, #25
 80074be:	2201      	movs	r2, #1
 80074c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80074c2:	78fb      	ldrb	r3, [r7, #3]
 80074c4:	015a      	lsls	r2, r3, #5
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	4413      	add	r3, r2
 80074ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ce:	461a      	mov	r2, r3
 80074d0:	2340      	movs	r3, #64	@ 0x40
 80074d2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80074d4:	78fa      	ldrb	r2, [r7, #3]
 80074d6:	6879      	ldr	r1, [r7, #4]
 80074d8:	4613      	mov	r3, r2
 80074da:	011b      	lsls	r3, r3, #4
 80074dc:	1a9b      	subs	r3, r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	440b      	add	r3, r1
 80074e2:	331b      	adds	r3, #27
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d019      	beq.n	800751e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80074ea:	78fa      	ldrb	r2, [r7, #3]
 80074ec:	6879      	ldr	r1, [r7, #4]
 80074ee:	4613      	mov	r3, r2
 80074f0:	011b      	lsls	r3, r3, #4
 80074f2:	1a9b      	subs	r3, r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	440b      	add	r3, r1
 80074f8:	331b      	adds	r3, #27
 80074fa:	2200      	movs	r2, #0
 80074fc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80074fe:	78fb      	ldrb	r3, [r7, #3]
 8007500:	015a      	lsls	r2, r3, #5
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	4413      	add	r3, r2
 8007506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	78fa      	ldrb	r2, [r7, #3]
 800750e:	0151      	lsls	r1, r2, #5
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	440a      	add	r2, r1
 8007514:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007518:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800751c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800751e:	78fb      	ldrb	r3, [r7, #3]
 8007520:	015a      	lsls	r2, r3, #5
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	4413      	add	r3, r2
 8007526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800752a:	461a      	mov	r2, r3
 800752c:	2301      	movs	r3, #1
 800752e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8007530:	78fa      	ldrb	r2, [r7, #3]
 8007532:	6879      	ldr	r1, [r7, #4]
 8007534:	4613      	mov	r3, r2
 8007536:	011b      	lsls	r3, r3, #4
 8007538:	1a9b      	subs	r3, r3, r2
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	440b      	add	r3, r1
 800753e:	334d      	adds	r3, #77	@ 0x4d
 8007540:	2201      	movs	r2, #1
 8007542:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	78fa      	ldrb	r2, [r7, #3]
 800754a:	4611      	mov	r1, r2
 800754c:	4618      	mov	r0, r3
 800754e:	f00c ffb3 	bl	80144b8 <USB_HC_Halt>
 8007552:	e365      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	78fa      	ldrb	r2, [r7, #3]
 800755a:	4611      	mov	r1, r2
 800755c:	4618      	mov	r0, r3
 800755e:	f00c fd4f 	bl	8014000 <USB_ReadChInterrupts>
 8007562:	4603      	mov	r3, r0
 8007564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007568:	2b40      	cmp	r3, #64	@ 0x40
 800756a:	d139      	bne.n	80075e0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800756c:	78fa      	ldrb	r2, [r7, #3]
 800756e:	6879      	ldr	r1, [r7, #4]
 8007570:	4613      	mov	r3, r2
 8007572:	011b      	lsls	r3, r3, #4
 8007574:	1a9b      	subs	r3, r3, r2
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	440b      	add	r3, r1
 800757a:	334d      	adds	r3, #77	@ 0x4d
 800757c:	2205      	movs	r2, #5
 800757e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007580:	78fa      	ldrb	r2, [r7, #3]
 8007582:	6879      	ldr	r1, [r7, #4]
 8007584:	4613      	mov	r3, r2
 8007586:	011b      	lsls	r3, r3, #4
 8007588:	1a9b      	subs	r3, r3, r2
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	440b      	add	r3, r1
 800758e:	331a      	adds	r3, #26
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d109      	bne.n	80075aa <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8007596:	78fa      	ldrb	r2, [r7, #3]
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	4613      	mov	r3, r2
 800759c:	011b      	lsls	r3, r3, #4
 800759e:	1a9b      	subs	r3, r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	3319      	adds	r3, #25
 80075a6:	2201      	movs	r2, #1
 80075a8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80075aa:	78fa      	ldrb	r2, [r7, #3]
 80075ac:	6879      	ldr	r1, [r7, #4]
 80075ae:	4613      	mov	r3, r2
 80075b0:	011b      	lsls	r3, r3, #4
 80075b2:	1a9b      	subs	r3, r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	440b      	add	r3, r1
 80075b8:	3344      	adds	r3, #68	@ 0x44
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	78fa      	ldrb	r2, [r7, #3]
 80075c4:	4611      	mov	r1, r2
 80075c6:	4618      	mov	r0, r3
 80075c8:	f00c ff76 	bl	80144b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80075cc:	78fb      	ldrb	r3, [r7, #3]
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075d8:	461a      	mov	r2, r3
 80075da:	2340      	movs	r3, #64	@ 0x40
 80075dc:	6093      	str	r3, [r2, #8]
 80075de:	e31f      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	78fa      	ldrb	r2, [r7, #3]
 80075e6:	4611      	mov	r1, r2
 80075e8:	4618      	mov	r0, r3
 80075ea:	f00c fd09 	bl	8014000 <USB_ReadChInterrupts>
 80075ee:	4603      	mov	r3, r0
 80075f0:	f003 0308 	and.w	r3, r3, #8
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d11a      	bne.n	800762e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80075f8:	78fb      	ldrb	r3, [r7, #3]
 80075fa:	015a      	lsls	r2, r3, #5
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	4413      	add	r3, r2
 8007600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007604:	461a      	mov	r2, r3
 8007606:	2308      	movs	r3, #8
 8007608:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800760a:	78fa      	ldrb	r2, [r7, #3]
 800760c:	6879      	ldr	r1, [r7, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	1a9b      	subs	r3, r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	440b      	add	r3, r1
 8007618:	334d      	adds	r3, #77	@ 0x4d
 800761a:	2206      	movs	r2, #6
 800761c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	78fa      	ldrb	r2, [r7, #3]
 8007624:	4611      	mov	r1, r2
 8007626:	4618      	mov	r0, r3
 8007628:	f00c ff46 	bl	80144b8 <USB_HC_Halt>
 800762c:	e2f8      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	78fa      	ldrb	r2, [r7, #3]
 8007634:	4611      	mov	r1, r2
 8007636:	4618      	mov	r0, r3
 8007638:	f00c fce2 	bl	8014000 <USB_ReadChInterrupts>
 800763c:	4603      	mov	r3, r0
 800763e:	f003 0310 	and.w	r3, r3, #16
 8007642:	2b10      	cmp	r3, #16
 8007644:	d144      	bne.n	80076d0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8007646:	78fa      	ldrb	r2, [r7, #3]
 8007648:	6879      	ldr	r1, [r7, #4]
 800764a:	4613      	mov	r3, r2
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	1a9b      	subs	r3, r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	440b      	add	r3, r1
 8007654:	3344      	adds	r3, #68	@ 0x44
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800765a:	78fa      	ldrb	r2, [r7, #3]
 800765c:	6879      	ldr	r1, [r7, #4]
 800765e:	4613      	mov	r3, r2
 8007660:	011b      	lsls	r3, r3, #4
 8007662:	1a9b      	subs	r3, r3, r2
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	440b      	add	r3, r1
 8007668:	334d      	adds	r3, #77	@ 0x4d
 800766a:	2204      	movs	r2, #4
 800766c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800766e:	78fa      	ldrb	r2, [r7, #3]
 8007670:	6879      	ldr	r1, [r7, #4]
 8007672:	4613      	mov	r3, r2
 8007674:	011b      	lsls	r3, r3, #4
 8007676:	1a9b      	subs	r3, r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	440b      	add	r3, r1
 800767c:	3319      	adds	r3, #25
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d114      	bne.n	80076ae <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8007684:	78fa      	ldrb	r2, [r7, #3]
 8007686:	6879      	ldr	r1, [r7, #4]
 8007688:	4613      	mov	r3, r2
 800768a:	011b      	lsls	r3, r3, #4
 800768c:	1a9b      	subs	r3, r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	440b      	add	r3, r1
 8007692:	3318      	adds	r3, #24
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d109      	bne.n	80076ae <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800769a:	78fa      	ldrb	r2, [r7, #3]
 800769c:	6879      	ldr	r1, [r7, #4]
 800769e:	4613      	mov	r3, r2
 80076a0:	011b      	lsls	r3, r3, #4
 80076a2:	1a9b      	subs	r3, r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	440b      	add	r3, r1
 80076a8:	3319      	adds	r3, #25
 80076aa:	2201      	movs	r2, #1
 80076ac:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	78fa      	ldrb	r2, [r7, #3]
 80076b4:	4611      	mov	r1, r2
 80076b6:	4618      	mov	r0, r3
 80076b8:	f00c fefe 	bl	80144b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80076bc:	78fb      	ldrb	r3, [r7, #3]
 80076be:	015a      	lsls	r2, r3, #5
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	4413      	add	r3, r2
 80076c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c8:	461a      	mov	r2, r3
 80076ca:	2310      	movs	r3, #16
 80076cc:	6093      	str	r3, [r2, #8]
 80076ce:	e2a7      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	4611      	mov	r1, r2
 80076d8:	4618      	mov	r0, r3
 80076da:	f00c fc91 	bl	8014000 <USB_ReadChInterrupts>
 80076de:	4603      	mov	r3, r0
 80076e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076e4:	2b80      	cmp	r3, #128	@ 0x80
 80076e6:	f040 8083 	bne.w	80077f0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	799b      	ldrb	r3, [r3, #6]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d111      	bne.n	8007716 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80076f2:	78fa      	ldrb	r2, [r7, #3]
 80076f4:	6879      	ldr	r1, [r7, #4]
 80076f6:	4613      	mov	r3, r2
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	1a9b      	subs	r3, r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	440b      	add	r3, r1
 8007700:	334d      	adds	r3, #77	@ 0x4d
 8007702:	2207      	movs	r2, #7
 8007704:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	78fa      	ldrb	r2, [r7, #3]
 800770c:	4611      	mov	r1, r2
 800770e:	4618      	mov	r0, r3
 8007710:	f00c fed2 	bl	80144b8 <USB_HC_Halt>
 8007714:	e062      	b.n	80077dc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8007716:	78fa      	ldrb	r2, [r7, #3]
 8007718:	6879      	ldr	r1, [r7, #4]
 800771a:	4613      	mov	r3, r2
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	1a9b      	subs	r3, r3, r2
 8007720:	009b      	lsls	r3, r3, #2
 8007722:	440b      	add	r3, r1
 8007724:	3344      	adds	r3, #68	@ 0x44
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	1c59      	adds	r1, r3, #1
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	4613      	mov	r3, r2
 800772e:	011b      	lsls	r3, r3, #4
 8007730:	1a9b      	subs	r3, r3, r2
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	4403      	add	r3, r0
 8007736:	3344      	adds	r3, #68	@ 0x44
 8007738:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800773a:	78fa      	ldrb	r2, [r7, #3]
 800773c:	6879      	ldr	r1, [r7, #4]
 800773e:	4613      	mov	r3, r2
 8007740:	011b      	lsls	r3, r3, #4
 8007742:	1a9b      	subs	r3, r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	440b      	add	r3, r1
 8007748:	3344      	adds	r3, #68	@ 0x44
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2b02      	cmp	r3, #2
 800774e:	d922      	bls.n	8007796 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007750:	78fa      	ldrb	r2, [r7, #3]
 8007752:	6879      	ldr	r1, [r7, #4]
 8007754:	4613      	mov	r3, r2
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	1a9b      	subs	r3, r3, r2
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	440b      	add	r3, r1
 800775e:	3344      	adds	r3, #68	@ 0x44
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007764:	78fa      	ldrb	r2, [r7, #3]
 8007766:	6879      	ldr	r1, [r7, #4]
 8007768:	4613      	mov	r3, r2
 800776a:	011b      	lsls	r3, r3, #4
 800776c:	1a9b      	subs	r3, r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	440b      	add	r3, r1
 8007772:	334c      	adds	r3, #76	@ 0x4c
 8007774:	2204      	movs	r2, #4
 8007776:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007778:	78fa      	ldrb	r2, [r7, #3]
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	4613      	mov	r3, r2
 800777e:	011b      	lsls	r3, r3, #4
 8007780:	1a9b      	subs	r3, r3, r2
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	440b      	add	r3, r1
 8007786:	334c      	adds	r3, #76	@ 0x4c
 8007788:	781a      	ldrb	r2, [r3, #0]
 800778a:	78fb      	ldrb	r3, [r7, #3]
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7fe ff13 	bl	80065ba <HAL_HCD_HC_NotifyURBChange_Callback>
 8007794:	e022      	b.n	80077dc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007796:	78fa      	ldrb	r2, [r7, #3]
 8007798:	6879      	ldr	r1, [r7, #4]
 800779a:	4613      	mov	r3, r2
 800779c:	011b      	lsls	r3, r3, #4
 800779e:	1a9b      	subs	r3, r3, r2
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	440b      	add	r3, r1
 80077a4:	334c      	adds	r3, #76	@ 0x4c
 80077a6:	2202      	movs	r2, #2
 80077a8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80077aa:	78fb      	ldrb	r3, [r7, #3]
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077c0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80077c8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80077ca:	78fb      	ldrb	r3, [r7, #3]
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077d6:	461a      	mov	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80077dc:	78fb      	ldrb	r3, [r7, #3]
 80077de:	015a      	lsls	r2, r3, #5
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	4413      	add	r3, r2
 80077e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e8:	461a      	mov	r2, r3
 80077ea:	2380      	movs	r3, #128	@ 0x80
 80077ec:	6093      	str	r3, [r2, #8]
 80077ee:	e217      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	78fa      	ldrb	r2, [r7, #3]
 80077f6:	4611      	mov	r1, r2
 80077f8:	4618      	mov	r0, r3
 80077fa:	f00c fc01 	bl	8014000 <USB_ReadChInterrupts>
 80077fe:	4603      	mov	r3, r0
 8007800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007808:	d11b      	bne.n	8007842 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800780a:	78fa      	ldrb	r2, [r7, #3]
 800780c:	6879      	ldr	r1, [r7, #4]
 800780e:	4613      	mov	r3, r2
 8007810:	011b      	lsls	r3, r3, #4
 8007812:	1a9b      	subs	r3, r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	440b      	add	r3, r1
 8007818:	334d      	adds	r3, #77	@ 0x4d
 800781a:	2209      	movs	r2, #9
 800781c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	78fa      	ldrb	r2, [r7, #3]
 8007824:	4611      	mov	r1, r2
 8007826:	4618      	mov	r0, r3
 8007828:	f00c fe46 	bl	80144b8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800782c:	78fb      	ldrb	r3, [r7, #3]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	4413      	add	r3, r2
 8007834:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007838:	461a      	mov	r2, r3
 800783a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800783e:	6093      	str	r3, [r2, #8]
 8007840:	e1ee      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	78fa      	ldrb	r2, [r7, #3]
 8007848:	4611      	mov	r1, r2
 800784a:	4618      	mov	r0, r3
 800784c:	f00c fbd8 	bl	8014000 <USB_ReadChInterrupts>
 8007850:	4603      	mov	r3, r0
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b02      	cmp	r3, #2
 8007858:	f040 81df 	bne.w	8007c1a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800785c:	78fb      	ldrb	r3, [r7, #3]
 800785e:	015a      	lsls	r2, r3, #5
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	4413      	add	r3, r2
 8007864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007868:	461a      	mov	r2, r3
 800786a:	2302      	movs	r3, #2
 800786c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800786e:	78fa      	ldrb	r2, [r7, #3]
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	4613      	mov	r3, r2
 8007874:	011b      	lsls	r3, r3, #4
 8007876:	1a9b      	subs	r3, r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	440b      	add	r3, r1
 800787c:	334d      	adds	r3, #77	@ 0x4d
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	2b01      	cmp	r3, #1
 8007882:	f040 8093 	bne.w	80079ac <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007886:	78fa      	ldrb	r2, [r7, #3]
 8007888:	6879      	ldr	r1, [r7, #4]
 800788a:	4613      	mov	r3, r2
 800788c:	011b      	lsls	r3, r3, #4
 800788e:	1a9b      	subs	r3, r3, r2
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	440b      	add	r3, r1
 8007894:	334d      	adds	r3, #77	@ 0x4d
 8007896:	2202      	movs	r2, #2
 8007898:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800789a:	78fa      	ldrb	r2, [r7, #3]
 800789c:	6879      	ldr	r1, [r7, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	011b      	lsls	r3, r3, #4
 80078a2:	1a9b      	subs	r3, r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	440b      	add	r3, r1
 80078a8:	334c      	adds	r3, #76	@ 0x4c
 80078aa:	2201      	movs	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80078ae:	78fa      	ldrb	r2, [r7, #3]
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	4613      	mov	r3, r2
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	1a9b      	subs	r3, r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	3326      	adds	r3, #38	@ 0x26
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d00b      	beq.n	80078dc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80078c4:	78fa      	ldrb	r2, [r7, #3]
 80078c6:	6879      	ldr	r1, [r7, #4]
 80078c8:	4613      	mov	r3, r2
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	3326      	adds	r3, #38	@ 0x26
 80078d4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	f040 8190 	bne.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	799b      	ldrb	r3, [r3, #6]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d115      	bne.n	8007910 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80078e4:	78fa      	ldrb	r2, [r7, #3]
 80078e6:	6879      	ldr	r1, [r7, #4]
 80078e8:	4613      	mov	r3, r2
 80078ea:	011b      	lsls	r3, r3, #4
 80078ec:	1a9b      	subs	r3, r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	440b      	add	r3, r1
 80078f2:	333d      	adds	r3, #61	@ 0x3d
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	78fa      	ldrb	r2, [r7, #3]
 80078f8:	f083 0301 	eor.w	r3, r3, #1
 80078fc:	b2d8      	uxtb	r0, r3
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	4613      	mov	r3, r2
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	1a9b      	subs	r3, r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	440b      	add	r3, r1
 800790a:	333d      	adds	r3, #61	@ 0x3d
 800790c:	4602      	mov	r2, r0
 800790e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	799b      	ldrb	r3, [r3, #6]
 8007914:	2b01      	cmp	r3, #1
 8007916:	f040 8171 	bne.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
 800791a:	78fa      	ldrb	r2, [r7, #3]
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	1a9b      	subs	r3, r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	3334      	adds	r3, #52	@ 0x34
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	f000 8165 	beq.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8007932:	78fa      	ldrb	r2, [r7, #3]
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	4613      	mov	r3, r2
 8007938:	011b      	lsls	r3, r3, #4
 800793a:	1a9b      	subs	r3, r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	440b      	add	r3, r1
 8007940:	3334      	adds	r3, #52	@ 0x34
 8007942:	6819      	ldr	r1, [r3, #0]
 8007944:	78fa      	ldrb	r2, [r7, #3]
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	4613      	mov	r3, r2
 800794a:	011b      	lsls	r3, r3, #4
 800794c:	1a9b      	subs	r3, r3, r2
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4403      	add	r3, r0
 8007952:	3328      	adds	r3, #40	@ 0x28
 8007954:	881b      	ldrh	r3, [r3, #0]
 8007956:	440b      	add	r3, r1
 8007958:	1e59      	subs	r1, r3, #1
 800795a:	78fa      	ldrb	r2, [r7, #3]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	4613      	mov	r3, r2
 8007960:	011b      	lsls	r3, r3, #4
 8007962:	1a9b      	subs	r3, r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	4403      	add	r3, r0
 8007968:	3328      	adds	r3, #40	@ 0x28
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007970:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 813f 	beq.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800797e:	78fa      	ldrb	r2, [r7, #3]
 8007980:	6879      	ldr	r1, [r7, #4]
 8007982:	4613      	mov	r3, r2
 8007984:	011b      	lsls	r3, r3, #4
 8007986:	1a9b      	subs	r3, r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	440b      	add	r3, r1
 800798c:	333d      	adds	r3, #61	@ 0x3d
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	78fa      	ldrb	r2, [r7, #3]
 8007992:	f083 0301 	eor.w	r3, r3, #1
 8007996:	b2d8      	uxtb	r0, r3
 8007998:	6879      	ldr	r1, [r7, #4]
 800799a:	4613      	mov	r3, r2
 800799c:	011b      	lsls	r3, r3, #4
 800799e:	1a9b      	subs	r3, r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	440b      	add	r3, r1
 80079a4:	333d      	adds	r3, #61	@ 0x3d
 80079a6:	4602      	mov	r2, r0
 80079a8:	701a      	strb	r2, [r3, #0]
 80079aa:	e127      	b.n	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80079ac:	78fa      	ldrb	r2, [r7, #3]
 80079ae:	6879      	ldr	r1, [r7, #4]
 80079b0:	4613      	mov	r3, r2
 80079b2:	011b      	lsls	r3, r3, #4
 80079b4:	1a9b      	subs	r3, r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	440b      	add	r3, r1
 80079ba:	334d      	adds	r3, #77	@ 0x4d
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	2b03      	cmp	r3, #3
 80079c0:	d120      	bne.n	8007a04 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80079c2:	78fa      	ldrb	r2, [r7, #3]
 80079c4:	6879      	ldr	r1, [r7, #4]
 80079c6:	4613      	mov	r3, r2
 80079c8:	011b      	lsls	r3, r3, #4
 80079ca:	1a9b      	subs	r3, r3, r2
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	440b      	add	r3, r1
 80079d0:	334d      	adds	r3, #77	@ 0x4d
 80079d2:	2202      	movs	r2, #2
 80079d4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80079d6:	78fa      	ldrb	r2, [r7, #3]
 80079d8:	6879      	ldr	r1, [r7, #4]
 80079da:	4613      	mov	r3, r2
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	1a9b      	subs	r3, r3, r2
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	440b      	add	r3, r1
 80079e4:	331b      	adds	r3, #27
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	f040 8107 	bne.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80079ee:	78fa      	ldrb	r2, [r7, #3]
 80079f0:	6879      	ldr	r1, [r7, #4]
 80079f2:	4613      	mov	r3, r2
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	1a9b      	subs	r3, r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	440b      	add	r3, r1
 80079fc:	334c      	adds	r3, #76	@ 0x4c
 80079fe:	2202      	movs	r2, #2
 8007a00:	701a      	strb	r2, [r3, #0]
 8007a02:	e0fb      	b.n	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8007a04:	78fa      	ldrb	r2, [r7, #3]
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	4613      	mov	r3, r2
 8007a0a:	011b      	lsls	r3, r3, #4
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	440b      	add	r3, r1
 8007a12:	334d      	adds	r3, #77	@ 0x4d
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	2b04      	cmp	r3, #4
 8007a18:	d13a      	bne.n	8007a90 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a1a:	78fa      	ldrb	r2, [r7, #3]
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	011b      	lsls	r3, r3, #4
 8007a22:	1a9b      	subs	r3, r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	440b      	add	r3, r1
 8007a28:	334d      	adds	r3, #77	@ 0x4d
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007a2e:	78fa      	ldrb	r2, [r7, #3]
 8007a30:	6879      	ldr	r1, [r7, #4]
 8007a32:	4613      	mov	r3, r2
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	1a9b      	subs	r3, r3, r2
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	440b      	add	r3, r1
 8007a3c:	334c      	adds	r3, #76	@ 0x4c
 8007a3e:	2202      	movs	r2, #2
 8007a40:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007a42:	78fa      	ldrb	r2, [r7, #3]
 8007a44:	6879      	ldr	r1, [r7, #4]
 8007a46:	4613      	mov	r3, r2
 8007a48:	011b      	lsls	r3, r3, #4
 8007a4a:	1a9b      	subs	r3, r3, r2
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	440b      	add	r3, r1
 8007a50:	331b      	adds	r3, #27
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	f040 80d1 	bne.w	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8007a5a:	78fa      	ldrb	r2, [r7, #3]
 8007a5c:	6879      	ldr	r1, [r7, #4]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	1a9b      	subs	r3, r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	440b      	add	r3, r1
 8007a68:	331b      	adds	r3, #27
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8007a6e:	78fb      	ldrb	r3, [r7, #3]
 8007a70:	015a      	lsls	r2, r3, #5
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	4413      	add	r3, r2
 8007a76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	78fa      	ldrb	r2, [r7, #3]
 8007a7e:	0151      	lsls	r1, r2, #5
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	440a      	add	r2, r1
 8007a84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a8c:	6053      	str	r3, [r2, #4]
 8007a8e:	e0b5      	b.n	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8007a90:	78fa      	ldrb	r2, [r7, #3]
 8007a92:	6879      	ldr	r1, [r7, #4]
 8007a94:	4613      	mov	r3, r2
 8007a96:	011b      	lsls	r3, r3, #4
 8007a98:	1a9b      	subs	r3, r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	440b      	add	r3, r1
 8007a9e:	334d      	adds	r3, #77	@ 0x4d
 8007aa0:	781b      	ldrb	r3, [r3, #0]
 8007aa2:	2b05      	cmp	r3, #5
 8007aa4:	d114      	bne.n	8007ad0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007aa6:	78fa      	ldrb	r2, [r7, #3]
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	4613      	mov	r3, r2
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	1a9b      	subs	r3, r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	440b      	add	r3, r1
 8007ab4:	334d      	adds	r3, #77	@ 0x4d
 8007ab6:	2202      	movs	r2, #2
 8007ab8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8007aba:	78fa      	ldrb	r2, [r7, #3]
 8007abc:	6879      	ldr	r1, [r7, #4]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	1a9b      	subs	r3, r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	440b      	add	r3, r1
 8007ac8:	334c      	adds	r3, #76	@ 0x4c
 8007aca:	2202      	movs	r2, #2
 8007acc:	701a      	strb	r2, [r3, #0]
 8007ace:	e095      	b.n	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8007ad0:	78fa      	ldrb	r2, [r7, #3]
 8007ad2:	6879      	ldr	r1, [r7, #4]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	011b      	lsls	r3, r3, #4
 8007ad8:	1a9b      	subs	r3, r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	440b      	add	r3, r1
 8007ade:	334d      	adds	r3, #77	@ 0x4d
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	2b06      	cmp	r3, #6
 8007ae4:	d114      	bne.n	8007b10 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007ae6:	78fa      	ldrb	r2, [r7, #3]
 8007ae8:	6879      	ldr	r1, [r7, #4]
 8007aea:	4613      	mov	r3, r2
 8007aec:	011b      	lsls	r3, r3, #4
 8007aee:	1a9b      	subs	r3, r3, r2
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	440b      	add	r3, r1
 8007af4:	334d      	adds	r3, #77	@ 0x4d
 8007af6:	2202      	movs	r2, #2
 8007af8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8007afa:	78fa      	ldrb	r2, [r7, #3]
 8007afc:	6879      	ldr	r1, [r7, #4]
 8007afe:	4613      	mov	r3, r2
 8007b00:	011b      	lsls	r3, r3, #4
 8007b02:	1a9b      	subs	r3, r3, r2
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	440b      	add	r3, r1
 8007b08:	334c      	adds	r3, #76	@ 0x4c
 8007b0a:	2205      	movs	r2, #5
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e075      	b.n	8007bfc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007b10:	78fa      	ldrb	r2, [r7, #3]
 8007b12:	6879      	ldr	r1, [r7, #4]
 8007b14:	4613      	mov	r3, r2
 8007b16:	011b      	lsls	r3, r3, #4
 8007b18:	1a9b      	subs	r3, r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	440b      	add	r3, r1
 8007b1e:	334d      	adds	r3, #77	@ 0x4d
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	2b07      	cmp	r3, #7
 8007b24:	d00a      	beq.n	8007b3c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8007b26:	78fa      	ldrb	r2, [r7, #3]
 8007b28:	6879      	ldr	r1, [r7, #4]
 8007b2a:	4613      	mov	r3, r2
 8007b2c:	011b      	lsls	r3, r3, #4
 8007b2e:	1a9b      	subs	r3, r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	440b      	add	r3, r1
 8007b34:	334d      	adds	r3, #77	@ 0x4d
 8007b36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007b38:	2b09      	cmp	r3, #9
 8007b3a:	d170      	bne.n	8007c1e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007b3c:	78fa      	ldrb	r2, [r7, #3]
 8007b3e:	6879      	ldr	r1, [r7, #4]
 8007b40:	4613      	mov	r3, r2
 8007b42:	011b      	lsls	r3, r3, #4
 8007b44:	1a9b      	subs	r3, r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	440b      	add	r3, r1
 8007b4a:	334d      	adds	r3, #77	@ 0x4d
 8007b4c:	2202      	movs	r2, #2
 8007b4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007b50:	78fa      	ldrb	r2, [r7, #3]
 8007b52:	6879      	ldr	r1, [r7, #4]
 8007b54:	4613      	mov	r3, r2
 8007b56:	011b      	lsls	r3, r3, #4
 8007b58:	1a9b      	subs	r3, r3, r2
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	440b      	add	r3, r1
 8007b5e:	3344      	adds	r3, #68	@ 0x44
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	1c59      	adds	r1, r3, #1
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	4613      	mov	r3, r2
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	4403      	add	r3, r0
 8007b70:	3344      	adds	r3, #68	@ 0x44
 8007b72:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007b74:	78fa      	ldrb	r2, [r7, #3]
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	1a9b      	subs	r3, r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	440b      	add	r3, r1
 8007b82:	3344      	adds	r3, #68	@ 0x44
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d914      	bls.n	8007bb4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007b8a:	78fa      	ldrb	r2, [r7, #3]
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	011b      	lsls	r3, r3, #4
 8007b92:	1a9b      	subs	r3, r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	440b      	add	r3, r1
 8007b98:	3344      	adds	r3, #68	@ 0x44
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007b9e:	78fa      	ldrb	r2, [r7, #3]
 8007ba0:	6879      	ldr	r1, [r7, #4]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	011b      	lsls	r3, r3, #4
 8007ba6:	1a9b      	subs	r3, r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	440b      	add	r3, r1
 8007bac:	334c      	adds	r3, #76	@ 0x4c
 8007bae:	2204      	movs	r2, #4
 8007bb0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007bb2:	e022      	b.n	8007bfa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007bb4:	78fa      	ldrb	r2, [r7, #3]
 8007bb6:	6879      	ldr	r1, [r7, #4]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	1a9b      	subs	r3, r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	440b      	add	r3, r1
 8007bc2:	334c      	adds	r3, #76	@ 0x4c
 8007bc4:	2202      	movs	r2, #2
 8007bc6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007bc8:	78fb      	ldrb	r3, [r7, #3]
 8007bca:	015a      	lsls	r2, r3, #5
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	4413      	add	r3, r2
 8007bd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007bde:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007be6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007be8:	78fb      	ldrb	r3, [r7, #3]
 8007bea:	015a      	lsls	r2, r3, #5
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	4413      	add	r3, r2
 8007bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007bfa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007bfc:	78fa      	ldrb	r2, [r7, #3]
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	4613      	mov	r3, r2
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	1a9b      	subs	r3, r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	440b      	add	r3, r1
 8007c0a:	334c      	adds	r3, #76	@ 0x4c
 8007c0c:	781a      	ldrb	r2, [r3, #0]
 8007c0e:	78fb      	ldrb	r3, [r7, #3]
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f7fe fcd1 	bl	80065ba <HAL_HCD_HC_NotifyURBChange_Callback>
 8007c18:	e002      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8007c1a:	bf00      	nop
 8007c1c:	e000      	b.n	8007c20 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8007c1e:	bf00      	nop
  }
}
 8007c20:	3718      	adds	r7, #24
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b08a      	sub	sp, #40	@ 0x28
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c36:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007c40:	69fb      	ldr	r3, [r7, #28]
 8007c42:	f003 030f 	and.w	r3, r3, #15
 8007c46:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	0c5b      	lsrs	r3, r3, #17
 8007c4c:	f003 030f 	and.w	r3, r3, #15
 8007c50:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	091b      	lsrs	r3, r3, #4
 8007c56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c5a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d004      	beq.n	8007c6c <HCD_RXQLVL_IRQHandler+0x46>
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2b05      	cmp	r3, #5
 8007c66:	f000 80b6 	beq.w	8007dd6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007c6a:	e0b7      	b.n	8007ddc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 80b3 	beq.w	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
 8007c74:	6879      	ldr	r1, [r7, #4]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	011b      	lsls	r3, r3, #4
 8007c7c:	1a9b      	subs	r3, r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	440b      	add	r3, r1
 8007c82:	332c      	adds	r3, #44	@ 0x2c
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f000 80a7 	beq.w	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007c8c:	6879      	ldr	r1, [r7, #4]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	4613      	mov	r3, r2
 8007c92:	011b      	lsls	r3, r3, #4
 8007c94:	1a9b      	subs	r3, r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	440b      	add	r3, r1
 8007c9a:	3338      	adds	r3, #56	@ 0x38
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	18d1      	adds	r1, r2, r3
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	69ba      	ldr	r2, [r7, #24]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	011b      	lsls	r3, r3, #4
 8007caa:	1a9b      	subs	r3, r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4403      	add	r3, r0
 8007cb0:	3334      	adds	r3, #52	@ 0x34
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4299      	cmp	r1, r3
 8007cb6:	f200 8083 	bhi.w	8007dc0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6818      	ldr	r0, [r3, #0]
 8007cbe:	6879      	ldr	r1, [r7, #4]
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	1a9b      	subs	r3, r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	440b      	add	r3, r1
 8007ccc:	332c      	adds	r3, #44	@ 0x2c
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	b292      	uxth	r2, r2
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	f00c f907 	bl	8013ee8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	69ba      	ldr	r2, [r7, #24]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	011b      	lsls	r3, r3, #4
 8007ce2:	1a9b      	subs	r3, r3, r2
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	440b      	add	r3, r1
 8007ce8:	332c      	adds	r3, #44	@ 0x2c
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	18d1      	adds	r1, r2, r3
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	011b      	lsls	r3, r3, #4
 8007cf8:	1a9b      	subs	r3, r3, r2
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4403      	add	r3, r0
 8007cfe:	332c      	adds	r3, #44	@ 0x2c
 8007d00:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8007d02:	6879      	ldr	r1, [r7, #4]
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	4613      	mov	r3, r2
 8007d08:	011b      	lsls	r3, r3, #4
 8007d0a:	1a9b      	subs	r3, r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	440b      	add	r3, r1
 8007d10:	3338      	adds	r3, #56	@ 0x38
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	18d1      	adds	r1, r2, r3
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	69ba      	ldr	r2, [r7, #24]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	011b      	lsls	r3, r3, #4
 8007d20:	1a9b      	subs	r3, r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4403      	add	r3, r0
 8007d26:	3338      	adds	r3, #56	@ 0x38
 8007d28:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	015a      	lsls	r2, r3, #5
 8007d2e:	6a3b      	ldr	r3, [r7, #32]
 8007d30:	4413      	add	r3, r2
 8007d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d36:	691b      	ldr	r3, [r3, #16]
 8007d38:	0cdb      	lsrs	r3, r3, #19
 8007d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d3e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007d40:	6879      	ldr	r1, [r7, #4]
 8007d42:	69ba      	ldr	r2, [r7, #24]
 8007d44:	4613      	mov	r3, r2
 8007d46:	011b      	lsls	r3, r3, #4
 8007d48:	1a9b      	subs	r3, r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	3328      	adds	r3, #40	@ 0x28
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d13f      	bne.n	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d03c      	beq.n	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d76:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d7e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	6a3b      	ldr	r3, [r7, #32]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8007d92:	6879      	ldr	r1, [r7, #4]
 8007d94:	69ba      	ldr	r2, [r7, #24]
 8007d96:	4613      	mov	r3, r2
 8007d98:	011b      	lsls	r3, r3, #4
 8007d9a:	1a9b      	subs	r3, r3, r2
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	440b      	add	r3, r1
 8007da0:	333c      	adds	r3, #60	@ 0x3c
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	f083 0301 	eor.w	r3, r3, #1
 8007da8:	b2d8      	uxtb	r0, r3
 8007daa:	6879      	ldr	r1, [r7, #4]
 8007dac:	69ba      	ldr	r2, [r7, #24]
 8007dae:	4613      	mov	r3, r2
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	1a9b      	subs	r3, r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	440b      	add	r3, r1
 8007db8:	333c      	adds	r3, #60	@ 0x3c
 8007dba:	4602      	mov	r2, r0
 8007dbc:	701a      	strb	r2, [r3, #0]
      break;
 8007dbe:	e00c      	b.n	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8007dc0:	6879      	ldr	r1, [r7, #4]
 8007dc2:	69ba      	ldr	r2, [r7, #24]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	011b      	lsls	r3, r3, #4
 8007dc8:	1a9b      	subs	r3, r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	440b      	add	r3, r1
 8007dce:	334c      	adds	r3, #76	@ 0x4c
 8007dd0:	2204      	movs	r2, #4
 8007dd2:	701a      	strb	r2, [r3, #0]
      break;
 8007dd4:	e001      	b.n	8007dda <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007dd6:	bf00      	nop
 8007dd8:	e000      	b.n	8007ddc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007dda:	bf00      	nop
  }
}
 8007ddc:	bf00      	nop
 8007dde:	3728      	adds	r7, #40	@ 0x28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007e10:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f003 0302 	and.w	r3, r3, #2
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d10b      	bne.n	8007e34 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d102      	bne.n	8007e2c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7fe fb9f 	bl	800656a <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	f043 0302 	orr.w	r3, r3, #2
 8007e32:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f003 0308 	and.w	r3, r3, #8
 8007e3a:	2b08      	cmp	r3, #8
 8007e3c:	d132      	bne.n	8007ea4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	f043 0308 	orr.w	r3, r3, #8
 8007e44:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f003 0304 	and.w	r3, r3, #4
 8007e4c:	2b04      	cmp	r3, #4
 8007e4e:	d126      	bne.n	8007e9e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	7a5b      	ldrb	r3, [r3, #9]
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d113      	bne.n	8007e80 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007e5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e62:	d106      	bne.n	8007e72 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2102      	movs	r1, #2
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f00c fad6 	bl	801441c <USB_InitFSLSPClkSel>
 8007e70:	e011      	b.n	8007e96 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2101      	movs	r1, #1
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f00c facf 	bl	801441c <USB_InitFSLSPClkSel>
 8007e7e:	e00a      	b.n	8007e96 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	79db      	ldrb	r3, [r3, #7]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d106      	bne.n	8007e96 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e8e:	461a      	mov	r2, r3
 8007e90:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007e94:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7fe fb7b 	bl	8006592 <HAL_HCD_PortEnabled_Callback>
 8007e9c:	e002      	b.n	8007ea4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7fe fb81 	bl	80065a6 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	d103      	bne.n	8007eb6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f043 0320 	orr.w	r3, r3, #32
 8007eb4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	6013      	str	r3, [r2, #0]
}
 8007ec2:	bf00      	nop
 8007ec4:	3718      	adds	r7, #24
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
	...

08007ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d101      	bne.n	8007ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e08b      	b.n	8007ff6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d106      	bne.n	8007ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f7f9 fcb0 	bl	8001858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2224      	movs	r2, #36	@ 0x24
 8007efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f022 0201 	bic.w	r2, r2, #1
 8007f0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007f1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	689a      	ldr	r2, [r3, #8]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007f2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	68db      	ldr	r3, [r3, #12]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d107      	bne.n	8007f46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	689a      	ldr	r2, [r3, #8]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f42:	609a      	str	r2, [r3, #8]
 8007f44:	e006      	b.n	8007f54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689a      	ldr	r2, [r3, #8]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007f52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d108      	bne.n	8007f6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	685a      	ldr	r2, [r3, #4]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f6a:	605a      	str	r2, [r3, #4]
 8007f6c:	e007      	b.n	8007f7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	685a      	ldr	r2, [r3, #4]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	6859      	ldr	r1, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	4b1d      	ldr	r3, [pc, #116]	@ (8008000 <HAL_I2C_Init+0x134>)
 8007f8a:	430b      	orrs	r3, r1
 8007f8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68da      	ldr	r2, [r3, #12]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007f9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	430a      	orrs	r2, r1
 8007fb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	69d9      	ldr	r1, [r3, #28]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a1a      	ldr	r2, [r3, #32]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	430a      	orrs	r2, r1
 8007fc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f042 0201 	orr.w	r2, r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2220      	movs	r2, #32
 8007fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3708      	adds	r7, #8
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	02008000 	.word	0x02008000

08008004 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	68f9      	ldr	r1, [r7, #12]
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	4798      	blx	r3
  }
}
 8008030:	bf00      	nop
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	699b      	ldr	r3, [r3, #24]
 8008046:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	0a1b      	lsrs	r3, r3, #8
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	d010      	beq.n	800807e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	09db      	lsrs	r3, r3, #7
 8008060:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008064:	2b00      	cmp	r3, #0
 8008066:	d00a      	beq.n	800807e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800806c:	f043 0201 	orr.w	r2, r3, #1
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800807c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	0a9b      	lsrs	r3, r3, #10
 8008082:	f003 0301 	and.w	r3, r3, #1
 8008086:	2b00      	cmp	r3, #0
 8008088:	d010      	beq.n	80080ac <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	09db      	lsrs	r3, r3, #7
 800808e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800809a:	f043 0208 	orr.w	r2, r3, #8
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80080aa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	0a5b      	lsrs	r3, r3, #9
 80080b0:	f003 0301 	and.w	r3, r3, #1
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d010      	beq.n	80080da <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	09db      	lsrs	r3, r3, #7
 80080bc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00a      	beq.n	80080da <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080c8:	f043 0202 	orr.w	r2, r3, #2
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080d8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080de:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f003 030b 	and.w	r3, r3, #11
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d003      	beq.n	80080f2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80080ea:	68f9      	ldr	r1, [r7, #12]
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fcdb 	bl	8008aa8 <I2C_ITError>
  }
}
 80080f2:	bf00      	nop
 80080f4:	3718      	adds	r7, #24
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b083      	sub	sp, #12
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008102:	bf00      	nop
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008122:	b480      	push	{r7}
 8008124:	b083      	sub	sp, #12
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
 800812a:	460b      	mov	r3, r1
 800812c:	70fb      	strb	r3, [r7, #3]
 800812e:	4613      	mov	r3, r2
 8008130:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008132:	bf00      	nop
 8008134:	370c      	adds	r7, #12
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800813e:	b480      	push	{r7}
 8008140:	b083      	sub	sp, #12
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008152:	b480      	push	{r7}
 8008154:	b083      	sub	sp, #12
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800815a:	bf00      	nop
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008166:	b480      	push	{r7}
 8008168:	b083      	sub	sp, #12
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800816e:	bf00      	nop
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr

0800817a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b086      	sub	sp, #24
 800817e:	af00      	add	r7, sp, #0
 8008180:	60f8      	str	r0, [r7, #12]
 8008182:	60b9      	str	r1, [r7, #8]
 8008184:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008196:	2b01      	cmp	r3, #1
 8008198:	d101      	bne.n	800819e <I2C_Slave_ISR_IT+0x24>
 800819a:	2302      	movs	r3, #2
 800819c:	e0ed      	b.n	800837a <I2C_Slave_ISR_IT+0x200>
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2201      	movs	r2, #1
 80081a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	095b      	lsrs	r3, r3, #5
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00a      	beq.n	80081c8 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	095b      	lsrs	r3, r3, #5
 80081b6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d004      	beq.n	80081c8 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80081be:	6939      	ldr	r1, [r7, #16]
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 f9c1 	bl	8008548 <I2C_ITSlaveCplt>
 80081c6:	e0d3      	b.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	091b      	lsrs	r3, r3, #4
 80081cc:	f003 0301 	and.w	r3, r3, #1
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d04d      	beq.n	8008270 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	091b      	lsrs	r3, r3, #4
 80081d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d047      	beq.n	8008270 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d128      	bne.n	800823c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b28      	cmp	r3, #40	@ 0x28
 80081f4:	d108      	bne.n	8008208 <I2C_Slave_ISR_IT+0x8e>
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081fc:	d104      	bne.n	8008208 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80081fe:	6939      	ldr	r1, [r7, #16]
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f000 fbfb 	bl	80089fc <I2C_ITListenCplt>
 8008206:	e032      	b.n	800826e <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800820e:	b2db      	uxtb	r3, r3
 8008210:	2b29      	cmp	r3, #41	@ 0x29
 8008212:	d10e      	bne.n	8008232 <I2C_Slave_ISR_IT+0xb8>
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800821a:	d00a      	beq.n	8008232 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2210      	movs	r2, #16
 8008222:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008224:	68f8      	ldr	r0, [r7, #12]
 8008226:	f000 fd56 	bl	8008cd6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800822a:	68f8      	ldr	r0, [r7, #12]
 800822c:	f000 f92d 	bl	800848a <I2C_ITSlaveSeqCplt>
 8008230:	e01d      	b.n	800826e <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2210      	movs	r2, #16
 8008238:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800823a:	e096      	b.n	800836a <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2210      	movs	r2, #16
 8008242:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008248:	f043 0204 	orr.w	r2, r3, #4
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d004      	beq.n	8008260 <I2C_Slave_ISR_IT+0xe6>
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800825c:	f040 8085 	bne.w	800836a <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008264:	4619      	mov	r1, r3
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 fc1e 	bl	8008aa8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800826c:	e07d      	b.n	800836a <I2C_Slave_ISR_IT+0x1f0>
 800826e:	e07c      	b.n	800836a <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	089b      	lsrs	r3, r3, #2
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b00      	cmp	r3, #0
 800827a:	d030      	beq.n	80082de <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	089b      	lsrs	r3, r3, #2
 8008280:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008284:	2b00      	cmp	r3, #0
 8008286:	d02a      	beq.n	80082de <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d018      	beq.n	80082c4 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829c:	b2d2      	uxtb	r2, r2
 800829e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a4:	1c5a      	adds	r2, r3, #1
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082ae:	3b01      	subs	r3, #1
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	3b01      	subs	r3, #1
 80082be:	b29a      	uxth	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d14f      	bne.n	800836e <I2C_Slave_ISR_IT+0x1f4>
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80082d4:	d04b      	beq.n	800836e <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f8d7 	bl	800848a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80082dc:	e047      	b.n	800836e <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	08db      	lsrs	r3, r3, #3
 80082e2:	f003 0301 	and.w	r3, r3, #1
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00a      	beq.n	8008300 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	08db      	lsrs	r3, r3, #3
 80082ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d004      	beq.n	8008300 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80082f6:	6939      	ldr	r1, [r7, #16]
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f000 f842 	bl	8008382 <I2C_ITAddrCplt>
 80082fe:	e037      	b.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	085b      	lsrs	r3, r3, #1
 8008304:	f003 0301 	and.w	r3, r3, #1
 8008308:	2b00      	cmp	r3, #0
 800830a:	d031      	beq.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	085b      	lsrs	r3, r3, #1
 8008310:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008314:	2b00      	cmp	r3, #0
 8008316:	d02b      	beq.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d018      	beq.n	8008354 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008326:	781a      	ldrb	r2, [r3, #0]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008332:	1c5a      	adds	r2, r3, #1
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800833c:	b29b      	uxth	r3, r3
 800833e:	3b01      	subs	r3, #1
 8008340:	b29a      	uxth	r2, r3
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800834a:	3b01      	subs	r3, #1
 800834c:	b29a      	uxth	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008352:	e00d      	b.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800835a:	d002      	beq.n	8008362 <I2C_Slave_ISR_IT+0x1e8>
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d106      	bne.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f000 f891 	bl	800848a <I2C_ITSlaveSeqCplt>
 8008368:	e002      	b.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800836a:	bf00      	nop
 800836c:	e000      	b.n	8008370 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800836e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3718      	adds	r7, #24
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008382:	b580      	push	{r7, lr}
 8008384:	b084      	sub	sp, #16
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
 800838a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008392:	b2db      	uxtb	r3, r3
 8008394:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008398:	2b28      	cmp	r3, #40	@ 0x28
 800839a:	d16a      	bne.n	8008472 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	0c1b      	lsrs	r3, r3, #16
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	0c1b      	lsrs	r3, r3, #16
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80083ba:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083c8:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80083d6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d138      	bne.n	8008452 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80083e0:	897b      	ldrh	r3, [r7, #10]
 80083e2:	09db      	lsrs	r3, r3, #7
 80083e4:	b29a      	uxth	r2, r3
 80083e6:	89bb      	ldrh	r3, [r7, #12]
 80083e8:	4053      	eors	r3, r2
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	f003 0306 	and.w	r3, r3, #6
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d11c      	bne.n	800842e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80083f4:	897b      	ldrh	r3, [r7, #10]
 80083f6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083fc:	1c5a      	adds	r2, r3, #1
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008406:	2b02      	cmp	r3, #2
 8008408:	d13b      	bne.n	8008482 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2208      	movs	r2, #8
 8008416:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008420:	89ba      	ldrh	r2, [r7, #12]
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff fe7b 	bl	8008122 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800842c:	e029      	b.n	8008482 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800842e:	893b      	ldrh	r3, [r7, #8]
 8008430:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008432:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 fc8f 	bl	8008d5a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008444:	89ba      	ldrh	r2, [r7, #12]
 8008446:	7bfb      	ldrb	r3, [r7, #15]
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff fe69 	bl	8008122 <HAL_I2C_AddrCallback>
}
 8008450:	e017      	b.n	8008482 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008452:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fc7f 	bl	8008d5a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008464:	89ba      	ldrh	r2, [r7, #12]
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	4619      	mov	r1, r3
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f7ff fe59 	bl	8008122 <HAL_I2C_AddrCallback>
}
 8008470:	e007      	b.n	8008482 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2208      	movs	r2, #8
 8008478:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8008482:	bf00      	nop
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b084      	sub	sp, #16
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	0b9b      	lsrs	r3, r3, #14
 80084a6:	f003 0301 	and.w	r3, r3, #1
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d008      	beq.n	80084c0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80084bc:	601a      	str	r2, [r3, #0]
 80084be:	e00d      	b.n	80084dc <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	0bdb      	lsrs	r3, r3, #15
 80084c4:	f003 0301 	and.w	r3, r3, #1
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d007      	beq.n	80084dc <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80084da:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b29      	cmp	r3, #41	@ 0x29
 80084e6:	d112      	bne.n	800850e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2228      	movs	r2, #40	@ 0x28
 80084ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2221      	movs	r2, #33	@ 0x21
 80084f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80084f6:	2101      	movs	r1, #1
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fc2e 	bl	8008d5a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f7ff fdf7 	bl	80080fa <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800850c:	e017      	b.n	800853e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b2a      	cmp	r3, #42	@ 0x2a
 8008518:	d111      	bne.n	800853e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2228      	movs	r2, #40	@ 0x28
 800851e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2222      	movs	r2, #34	@ 0x22
 8008526:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008528:	2102      	movs	r1, #2
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 fc15 	bl	8008d5a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7ff fde8 	bl	800810e <HAL_I2C_SlaveRxCpltCallback>
}
 800853e:	bf00      	nop
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
	...

08008548 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008562:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800856a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2220      	movs	r2, #32
 8008572:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008574:	7afb      	ldrb	r3, [r7, #11]
 8008576:	2b21      	cmp	r3, #33	@ 0x21
 8008578:	d002      	beq.n	8008580 <I2C_ITSlaveCplt+0x38>
 800857a:	7afb      	ldrb	r3, [r7, #11]
 800857c:	2b29      	cmp	r3, #41	@ 0x29
 800857e:	d108      	bne.n	8008592 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008580:	f248 0101 	movw	r1, #32769	@ 0x8001
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fbe8 	bl	8008d5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2221      	movs	r2, #33	@ 0x21
 800858e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008590:	e019      	b.n	80085c6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008592:	7afb      	ldrb	r3, [r7, #11]
 8008594:	2b22      	cmp	r3, #34	@ 0x22
 8008596:	d002      	beq.n	800859e <I2C_ITSlaveCplt+0x56>
 8008598:	7afb      	ldrb	r3, [r7, #11]
 800859a:	2b2a      	cmp	r3, #42	@ 0x2a
 800859c:	d108      	bne.n	80085b0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800859e:	f248 0102 	movw	r1, #32770	@ 0x8002
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 fbd9 	bl	8008d5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2222      	movs	r2, #34	@ 0x22
 80085ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80085ae:	e00a      	b.n	80085c6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80085b0:	7afb      	ldrb	r3, [r7, #11]
 80085b2:	2b28      	cmp	r3, #40	@ 0x28
 80085b4:	d107      	bne.n	80085c6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80085b6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 fbcd 	bl	8008d5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085d4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	6859      	ldr	r1, [r3, #4]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	4b80      	ldr	r3, [pc, #512]	@ (80087e4 <I2C_ITSlaveCplt+0x29c>)
 80085e2:	400b      	ands	r3, r1
 80085e4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fb75 	bl	8008cd6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	0b9b      	lsrs	r3, r3, #14
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d07a      	beq.n	80086ee <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008606:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 8112 	beq.w	8008836 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a73      	ldr	r2, [pc, #460]	@ (80087e8 <I2C_ITSlaveCplt+0x2a0>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d059      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a71      	ldr	r2, [pc, #452]	@ (80087ec <I2C_ITSlaveCplt+0x2a4>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d053      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a6f      	ldr	r2, [pc, #444]	@ (80087f0 <I2C_ITSlaveCplt+0x2a8>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d04d      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a6d      	ldr	r2, [pc, #436]	@ (80087f4 <I2C_ITSlaveCplt+0x2ac>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d047      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a6b      	ldr	r2, [pc, #428]	@ (80087f8 <I2C_ITSlaveCplt+0x2b0>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d041      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a69      	ldr	r2, [pc, #420]	@ (80087fc <I2C_ITSlaveCplt+0x2b4>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d03b      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a67      	ldr	r2, [pc, #412]	@ (8008800 <I2C_ITSlaveCplt+0x2b8>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d035      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a65      	ldr	r2, [pc, #404]	@ (8008804 <I2C_ITSlaveCplt+0x2bc>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d02f      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a63      	ldr	r2, [pc, #396]	@ (8008808 <I2C_ITSlaveCplt+0x2c0>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d029      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a61      	ldr	r2, [pc, #388]	@ (800880c <I2C_ITSlaveCplt+0x2c4>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d023      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a5f      	ldr	r2, [pc, #380]	@ (8008810 <I2C_ITSlaveCplt+0x2c8>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d01d      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a5d      	ldr	r2, [pc, #372]	@ (8008814 <I2C_ITSlaveCplt+0x2cc>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d017      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a5b      	ldr	r2, [pc, #364]	@ (8008818 <I2C_ITSlaveCplt+0x2d0>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d011      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a59      	ldr	r2, [pc, #356]	@ (800881c <I2C_ITSlaveCplt+0x2d4>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d00b      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a57      	ldr	r2, [pc, #348]	@ (8008820 <I2C_ITSlaveCplt+0x2d8>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d005      	beq.n	80086d2 <I2C_ITSlaveCplt+0x18a>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a55      	ldr	r2, [pc, #340]	@ (8008824 <I2C_ITSlaveCplt+0x2dc>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d105      	bne.n	80086de <I2C_ITSlaveCplt+0x196>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	b29b      	uxth	r3, r3
 80086dc:	e004      	b.n	80086e8 <I2C_ITSlaveCplt+0x1a0>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	8553      	strh	r3, [r2, #42]	@ 0x2a
 80086ec:	e0a3      	b.n	8008836 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	0bdb      	lsrs	r3, r3, #15
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	f000 809d 	beq.w	8008836 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800870a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008710:	2b00      	cmp	r3, #0
 8008712:	f000 8090 	beq.w	8008836 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a32      	ldr	r2, [pc, #200]	@ (80087e8 <I2C_ITSlaveCplt+0x2a0>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d059      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a30      	ldr	r2, [pc, #192]	@ (80087ec <I2C_ITSlaveCplt+0x2a4>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d053      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a2e      	ldr	r2, [pc, #184]	@ (80087f0 <I2C_ITSlaveCplt+0x2a8>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d04d      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a2c      	ldr	r2, [pc, #176]	@ (80087f4 <I2C_ITSlaveCplt+0x2ac>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d047      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a2a      	ldr	r2, [pc, #168]	@ (80087f8 <I2C_ITSlaveCplt+0x2b0>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d041      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a28      	ldr	r2, [pc, #160]	@ (80087fc <I2C_ITSlaveCplt+0x2b4>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d03b      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a26      	ldr	r2, [pc, #152]	@ (8008800 <I2C_ITSlaveCplt+0x2b8>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d035      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a24      	ldr	r2, [pc, #144]	@ (8008804 <I2C_ITSlaveCplt+0x2bc>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d02f      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a22      	ldr	r2, [pc, #136]	@ (8008808 <I2C_ITSlaveCplt+0x2c0>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d029      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a20      	ldr	r2, [pc, #128]	@ (800880c <I2C_ITSlaveCplt+0x2c4>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d023      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a1e      	ldr	r2, [pc, #120]	@ (8008810 <I2C_ITSlaveCplt+0x2c8>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d01d      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a1c      	ldr	r2, [pc, #112]	@ (8008814 <I2C_ITSlaveCplt+0x2cc>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d017      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008818 <I2C_ITSlaveCplt+0x2d0>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d011      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a18      	ldr	r2, [pc, #96]	@ (800881c <I2C_ITSlaveCplt+0x2d4>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d00b      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a16      	ldr	r2, [pc, #88]	@ (8008820 <I2C_ITSlaveCplt+0x2d8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d005      	beq.n	80087d6 <I2C_ITSlaveCplt+0x28e>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a14      	ldr	r2, [pc, #80]	@ (8008824 <I2C_ITSlaveCplt+0x2dc>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d128      	bne.n	8008828 <I2C_ITSlaveCplt+0x2e0>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	b29b      	uxth	r3, r3
 80087e0:	e027      	b.n	8008832 <I2C_ITSlaveCplt+0x2ea>
 80087e2:	bf00      	nop
 80087e4:	fe00e800 	.word	0xfe00e800
 80087e8:	40020010 	.word	0x40020010
 80087ec:	40020028 	.word	0x40020028
 80087f0:	40020040 	.word	0x40020040
 80087f4:	40020058 	.word	0x40020058
 80087f8:	40020070 	.word	0x40020070
 80087fc:	40020088 	.word	0x40020088
 8008800:	400200a0 	.word	0x400200a0
 8008804:	400200b8 	.word	0x400200b8
 8008808:	40020410 	.word	0x40020410
 800880c:	40020428 	.word	0x40020428
 8008810:	40020440 	.word	0x40020440
 8008814:	40020458 	.word	0x40020458
 8008818:	40020470 	.word	0x40020470
 800881c:	40020488 	.word	0x40020488
 8008820:	400204a0 	.word	0x400204a0
 8008824:	400204b8 	.word	0x400204b8
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	b29b      	uxth	r3, r3
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	089b      	lsrs	r3, r3, #2
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d020      	beq.n	8008884 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f023 0304 	bic.w	r3, r3, #4
 8008848:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008854:	b2d2      	uxtb	r2, r2
 8008856:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00c      	beq.n	8008884 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800886e:	3b01      	subs	r3, #1
 8008870:	b29a      	uxth	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800887a:	b29b      	uxth	r3, r3
 800887c:	3b01      	subs	r3, #1
 800887e:	b29a      	uxth	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008888:	b29b      	uxth	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d005      	beq.n	800889a <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008892:	f043 0204 	orr.w	r2, r3, #4
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	091b      	lsrs	r3, r3, #4
 800889e:	f003 0301 	and.w	r3, r3, #1
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d04a      	beq.n	800893c <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	091b      	lsrs	r3, r3, #4
 80088aa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d044      	beq.n	800893c <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d128      	bne.n	800890e <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	2b28      	cmp	r3, #40	@ 0x28
 80088c6:	d108      	bne.n	80088da <I2C_ITSlaveCplt+0x392>
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088ce:	d104      	bne.n	80088da <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80088d0:	6979      	ldr	r1, [r7, #20]
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f892 	bl	80089fc <I2C_ITListenCplt>
 80088d8:	e030      	b.n	800893c <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b29      	cmp	r3, #41	@ 0x29
 80088e4:	d10e      	bne.n	8008904 <I2C_ITSlaveCplt+0x3bc>
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80088ec:	d00a      	beq.n	8008904 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2210      	movs	r2, #16
 80088f4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 f9ed 	bl	8008cd6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f7ff fdc4 	bl	800848a <I2C_ITSlaveSeqCplt>
 8008902:	e01b      	b.n	800893c <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2210      	movs	r2, #16
 800890a:	61da      	str	r2, [r3, #28]
 800890c:	e016      	b.n	800893c <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2210      	movs	r2, #16
 8008914:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891a:	f043 0204 	orr.w	r2, r3, #4
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <I2C_ITSlaveCplt+0x3e8>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800892e:	d105      	bne.n	800893c <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008934:	4619      	mov	r1, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f8b6 	bl	8008aa8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800894e:	2b00      	cmp	r3, #0
 8008950:	d010      	beq.n	8008974 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008956:	4619      	mov	r1, r3
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 f8a5 	bl	8008aa8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b28      	cmp	r3, #40	@ 0x28
 8008968:	d141      	bne.n	80089ee <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f845 	bl	80089fc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008972:	e03c      	b.n	80089ee <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008978:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800897c:	d014      	beq.n	80089a8 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff fd83 	bl	800848a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a1c      	ldr	r2, [pc, #112]	@ (80089f8 <I2C_ITSlaveCplt+0x4b0>)
 8008988:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2220      	movs	r2, #32
 800898e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff fbcc 	bl	800813e <HAL_I2C_ListenCpltCallback>
}
 80089a6:	e022      	b.n	80089ee <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b22      	cmp	r3, #34	@ 0x22
 80089b2:	d10e      	bne.n	80089d2 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2220      	movs	r2, #32
 80089b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f7ff fb9f 	bl	800810e <HAL_I2C_SlaveRxCpltCallback>
}
 80089d0:	e00d      	b.n	80089ee <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f7ff fb86 	bl	80080fa <HAL_I2C_SlaveTxCpltCallback>
}
 80089ee:	bf00      	nop
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	ffff0000 	.word	0xffff0000

080089fc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	4a26      	ldr	r2, [pc, #152]	@ (8008aa4 <I2C_ITListenCplt+0xa8>)
 8008a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2220      	movs	r2, #32
 8008a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	089b      	lsrs	r3, r3, #2
 8008a2c:	f003 0301 	and.w	r3, r3, #1
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d022      	beq.n	8008a7a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3e:	b2d2      	uxtb	r2, r2
 8008a40:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a46:	1c5a      	adds	r2, r3, #1
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d012      	beq.n	8008a7a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	3b01      	subs	r3, #1
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a72:	f043 0204 	orr.w	r2, r3, #4
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008a7a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 f96b 	bl	8008d5a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2210      	movs	r2, #16
 8008a8a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7ff fb52 	bl	800813e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008a9a:	bf00      	nop
 8008a9c:	3708      	adds	r7, #8
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	ffff0000 	.word	0xffff0000

08008aa8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ab8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a6d      	ldr	r2, [pc, #436]	@ (8008c7c <I2C_ITError+0x1d4>)
 8008ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	431a      	orrs	r2, r3
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008ada:	7bfb      	ldrb	r3, [r7, #15]
 8008adc:	2b28      	cmp	r3, #40	@ 0x28
 8008ade:	d005      	beq.n	8008aec <I2C_ITError+0x44>
 8008ae0:	7bfb      	ldrb	r3, [r7, #15]
 8008ae2:	2b29      	cmp	r3, #41	@ 0x29
 8008ae4:	d002      	beq.n	8008aec <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
 8008ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008aea:	d10b      	bne.n	8008b04 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008aec:	2103      	movs	r1, #3
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 f933 	bl	8008d5a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2228      	movs	r2, #40	@ 0x28
 8008af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a60      	ldr	r2, [pc, #384]	@ (8008c80 <I2C_ITError+0x1d8>)
 8008b00:	635a      	str	r2, [r3, #52]	@ 0x34
 8008b02:	e030      	b.n	8008b66 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008b04:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f926 	bl	8008d5a <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f8e1 	bl	8008cd6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b60      	cmp	r3, #96	@ 0x60
 8008b1e:	d01f      	beq.n	8008b60 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2220      	movs	r2, #32
 8008b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	f003 0320 	and.w	r3, r3, #32
 8008b32:	2b20      	cmp	r3, #32
 8008b34:	d114      	bne.n	8008b60 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	699b      	ldr	r3, [r3, #24]
 8008b3c:	f003 0310 	and.w	r3, r3, #16
 8008b40:	2b10      	cmp	r3, #16
 8008b42:	d109      	bne.n	8008b58 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2210      	movs	r2, #16
 8008b4a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b50:	f043 0204 	orr.w	r2, r3, #4
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2220      	movs	r2, #32
 8008b5e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b6a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d039      	beq.n	8008be8 <I2C_ITError+0x140>
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	2b11      	cmp	r3, #17
 8008b78:	d002      	beq.n	8008b80 <I2C_ITError+0xd8>
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2b21      	cmp	r3, #33	@ 0x21
 8008b7e:	d133      	bne.n	8008be8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b8e:	d107      	bne.n	8008ba0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008b9e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fc ff31 	bl	8005a0c <HAL_DMA_GetState>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d017      	beq.n	8008be0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb4:	4a33      	ldr	r2, [pc, #204]	@ (8008c84 <I2C_ITError+0x1dc>)
 8008bb6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7fb fdb1 	bl	800472c <HAL_DMA_Abort_IT>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d04d      	beq.n	8008c6c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008bda:	4610      	mov	r0, r2
 8008bdc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008bde:	e045      	b.n	8008c6c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f851 	bl	8008c88 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008be6:	e041      	b.n	8008c6c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d039      	beq.n	8008c64 <I2C_ITError+0x1bc>
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	2b12      	cmp	r3, #18
 8008bf4:	d002      	beq.n	8008bfc <I2C_ITError+0x154>
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	2b22      	cmp	r3, #34	@ 0x22
 8008bfa:	d133      	bne.n	8008c64 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c0a:	d107      	bne.n	8008c1c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c1a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fc fef3 	bl	8005a0c <HAL_DMA_GetState>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d017      	beq.n	8008c5c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c30:	4a14      	ldr	r2, [pc, #80]	@ (8008c84 <I2C_ITError+0x1dc>)
 8008c32:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7fb fd73 	bl	800472c <HAL_DMA_Abort_IT>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d011      	beq.n	8008c70 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008c56:	4610      	mov	r0, r2
 8008c58:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008c5a:	e009      	b.n	8008c70 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f813 	bl	8008c88 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008c62:	e005      	b.n	8008c70 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 f80f 	bl	8008c88 <I2C_TreatErrorCallback>
  }
}
 8008c6a:	e002      	b.n	8008c72 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008c6c:	bf00      	nop
 8008c6e:	e000      	b.n	8008c72 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008c70:	bf00      	nop
}
 8008c72:	bf00      	nop
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	ffff0000 	.word	0xffff0000
 8008c80:	0800817b 	.word	0x0800817b
 8008c84:	08008d1f 	.word	0x08008d1f

08008c88 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	2b60      	cmp	r3, #96	@ 0x60
 8008c9a:	d10e      	bne.n	8008cba <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f7ff fa57 	bl	8008166 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008cb8:	e009      	b.n	8008cce <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff fa42 	bl	8008152 <HAL_I2C_ErrorCallback>
}
 8008cce:	bf00      	nop
 8008cd0:	3708      	adds	r7, #8
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	699b      	ldr	r3, [r3, #24]
 8008ce4:	f003 0302 	and.w	r3, r3, #2
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d103      	bne.n	8008cf4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d007      	beq.n	8008d12 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	699a      	ldr	r2, [r3, #24]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f042 0201 	orr.w	r2, r2, #1
 8008d10:	619a      	str	r2, [r3, #24]
  }
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b084      	sub	sp, #16
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d003      	beq.n	8008d3c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d38:	2200      	movs	r2, #0
 8008d3a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d003      	beq.n	8008d4c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d48:	2200      	movs	r2, #0
 8008d4a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff ff9b 	bl	8008c88 <I2C_TreatErrorCallback>
}
 8008d52:	bf00      	nop
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
 8008d62:	460b      	mov	r3, r1
 8008d64:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008d66:	2300      	movs	r3, #0
 8008d68:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008d6a:	887b      	ldrh	r3, [r7, #2]
 8008d6c:	f003 0301 	and.w	r3, r3, #1
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d00f      	beq.n	8008d94 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008d7a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008d88:	2b28      	cmp	r3, #40	@ 0x28
 8008d8a:	d003      	beq.n	8008d94 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008d92:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008d94:	887b      	ldrh	r3, [r7, #2]
 8008d96:	f003 0302 	and.w	r3, r3, #2
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00f      	beq.n	8008dbe <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008da4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008db2:	2b28      	cmp	r3, #40	@ 0x28
 8008db4:	d003      	beq.n	8008dbe <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008dbc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008dbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	da03      	bge.n	8008dce <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008dcc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008dce:	887b      	ldrh	r3, [r7, #2]
 8008dd0:	2b10      	cmp	r3, #16
 8008dd2:	d103      	bne.n	8008ddc <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008dda:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008ddc:	887b      	ldrh	r3, [r7, #2]
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	d103      	bne.n	8008dea <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f043 0320 	orr.w	r3, r3, #32
 8008de8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008dea:	887b      	ldrh	r3, [r7, #2]
 8008dec:	2b40      	cmp	r3, #64	@ 0x40
 8008dee:	d103      	bne.n	8008df8 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df6:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6819      	ldr	r1, [r3, #0]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	43da      	mvns	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	400a      	ands	r2, r1
 8008e08:	601a      	str	r2, [r3, #0]
}
 8008e0a:	bf00      	nop
 8008e0c:	3714      	adds	r7, #20
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008e16:	b480      	push	{r7}
 8008e18:	b083      	sub	sp, #12
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	6078      	str	r0, [r7, #4]
 8008e1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b20      	cmp	r3, #32
 8008e2a:	d138      	bne.n	8008e9e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d101      	bne.n	8008e3a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008e36:	2302      	movs	r3, #2
 8008e38:	e032      	b.n	8008ea0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2224      	movs	r2, #36	@ 0x24
 8008e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f022 0201 	bic.w	r2, r2, #1
 8008e58:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008e68:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6819      	ldr	r1, [r3, #0]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f042 0201 	orr.w	r2, r2, #1
 8008e88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	e000      	b.n	8008ea0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008e9e:	2302      	movs	r3, #2
  }
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b20      	cmp	r3, #32
 8008ec0:	d139      	bne.n	8008f36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d101      	bne.n	8008ed0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008ecc:	2302      	movs	r3, #2
 8008ece:	e033      	b.n	8008f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2224      	movs	r2, #36	@ 0x24
 8008edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	681a      	ldr	r2, [r3, #0]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f022 0201 	bic.w	r2, r2, #1
 8008eee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008efe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	021b      	lsls	r3, r3, #8
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f042 0201 	orr.w	r2, r2, #1
 8008f20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2220      	movs	r2, #32
 8008f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	e000      	b.n	8008f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008f36:	2302      	movs	r3, #2
  }
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3714      	adds	r7, #20
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af02      	add	r7, sp, #8
 8008f4a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d101      	bne.n	8008f56 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008f52:	2301      	movs	r3, #1
 8008f54:	e0fe      	b.n	8009154 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d106      	bne.n	8008f70 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f7f8 ff18 	bl	8001da0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2203      	movs	r2, #3
 8008f74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f00a fc71 	bl	8013864 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6818      	ldr	r0, [r3, #0]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	7c1a      	ldrb	r2, [r3, #16]
 8008f8a:	f88d 2000 	strb.w	r2, [sp]
 8008f8e:	3304      	adds	r3, #4
 8008f90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008f92:	f00a fb53 	bl	801363c <USB_CoreInit>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d005      	beq.n	8008fa8 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2202      	movs	r2, #2
 8008fa0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e0d5      	b.n	8009154 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2100      	movs	r1, #0
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f00a fc69 	bl	8013886 <USB_SetCurrentMode>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d005      	beq.n	8008fc6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2202      	movs	r2, #2
 8008fbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e0c6      	b.n	8009154 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]
 8008fca:	e04a      	b.n	8009062 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008fcc:	7bfa      	ldrb	r2, [r7, #15]
 8008fce:	6879      	ldr	r1, [r7, #4]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	00db      	lsls	r3, r3, #3
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	440b      	add	r3, r1
 8008fda:	3315      	adds	r3, #21
 8008fdc:	2201      	movs	r2, #1
 8008fde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008fe0:	7bfa      	ldrb	r2, [r7, #15]
 8008fe2:	6879      	ldr	r1, [r7, #4]
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	00db      	lsls	r3, r3, #3
 8008fe8:	4413      	add	r3, r2
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	440b      	add	r3, r1
 8008fee:	3314      	adds	r3, #20
 8008ff0:	7bfa      	ldrb	r2, [r7, #15]
 8008ff2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008ff4:	7bfa      	ldrb	r2, [r7, #15]
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	b298      	uxth	r0, r3
 8008ffa:	6879      	ldr	r1, [r7, #4]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	00db      	lsls	r3, r3, #3
 8009000:	4413      	add	r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	440b      	add	r3, r1
 8009006:	332e      	adds	r3, #46	@ 0x2e
 8009008:	4602      	mov	r2, r0
 800900a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800900c:	7bfa      	ldrb	r2, [r7, #15]
 800900e:	6879      	ldr	r1, [r7, #4]
 8009010:	4613      	mov	r3, r2
 8009012:	00db      	lsls	r3, r3, #3
 8009014:	4413      	add	r3, r2
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	440b      	add	r3, r1
 800901a:	3318      	adds	r3, #24
 800901c:	2200      	movs	r2, #0
 800901e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009020:	7bfa      	ldrb	r2, [r7, #15]
 8009022:	6879      	ldr	r1, [r7, #4]
 8009024:	4613      	mov	r3, r2
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	331c      	adds	r3, #28
 8009030:	2200      	movs	r2, #0
 8009032:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009034:	7bfa      	ldrb	r2, [r7, #15]
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	4613      	mov	r3, r2
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	440b      	add	r3, r1
 8009042:	3320      	adds	r3, #32
 8009044:	2200      	movs	r2, #0
 8009046:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009048:	7bfa      	ldrb	r2, [r7, #15]
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	4613      	mov	r3, r2
 800904e:	00db      	lsls	r3, r3, #3
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	440b      	add	r3, r1
 8009056:	3324      	adds	r3, #36	@ 0x24
 8009058:	2200      	movs	r2, #0
 800905a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800905c:	7bfb      	ldrb	r3, [r7, #15]
 800905e:	3301      	adds	r3, #1
 8009060:	73fb      	strb	r3, [r7, #15]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	791b      	ldrb	r3, [r3, #4]
 8009066:	7bfa      	ldrb	r2, [r7, #15]
 8009068:	429a      	cmp	r2, r3
 800906a:	d3af      	bcc.n	8008fcc <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800906c:	2300      	movs	r3, #0
 800906e:	73fb      	strb	r3, [r7, #15]
 8009070:	e044      	b.n	80090fc <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009072:	7bfa      	ldrb	r2, [r7, #15]
 8009074:	6879      	ldr	r1, [r7, #4]
 8009076:	4613      	mov	r3, r2
 8009078:	00db      	lsls	r3, r3, #3
 800907a:	4413      	add	r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	440b      	add	r3, r1
 8009080:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009084:	2200      	movs	r2, #0
 8009086:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009088:	7bfa      	ldrb	r2, [r7, #15]
 800908a:	6879      	ldr	r1, [r7, #4]
 800908c:	4613      	mov	r3, r2
 800908e:	00db      	lsls	r3, r3, #3
 8009090:	4413      	add	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	440b      	add	r3, r1
 8009096:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800909a:	7bfa      	ldrb	r2, [r7, #15]
 800909c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800909e:	7bfa      	ldrb	r2, [r7, #15]
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	00db      	lsls	r3, r3, #3
 80090a6:	4413      	add	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80090b0:	2200      	movs	r2, #0
 80090b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80090b4:	7bfa      	ldrb	r2, [r7, #15]
 80090b6:	6879      	ldr	r1, [r7, #4]
 80090b8:	4613      	mov	r3, r2
 80090ba:	00db      	lsls	r3, r3, #3
 80090bc:	4413      	add	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	440b      	add	r3, r1
 80090c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80090c6:	2200      	movs	r2, #0
 80090c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80090ca:	7bfa      	ldrb	r2, [r7, #15]
 80090cc:	6879      	ldr	r1, [r7, #4]
 80090ce:	4613      	mov	r3, r2
 80090d0:	00db      	lsls	r3, r3, #3
 80090d2:	4413      	add	r3, r2
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	440b      	add	r3, r1
 80090d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80090dc:	2200      	movs	r2, #0
 80090de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80090e0:	7bfa      	ldrb	r2, [r7, #15]
 80090e2:	6879      	ldr	r1, [r7, #4]
 80090e4:	4613      	mov	r3, r2
 80090e6:	00db      	lsls	r3, r3, #3
 80090e8:	4413      	add	r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	440b      	add	r3, r1
 80090ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80090f2:	2200      	movs	r2, #0
 80090f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090f6:	7bfb      	ldrb	r3, [r7, #15]
 80090f8:	3301      	adds	r3, #1
 80090fa:	73fb      	strb	r3, [r7, #15]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	791b      	ldrb	r3, [r3, #4]
 8009100:	7bfa      	ldrb	r2, [r7, #15]
 8009102:	429a      	cmp	r2, r3
 8009104:	d3b5      	bcc.n	8009072 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6818      	ldr	r0, [r3, #0]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	7c1a      	ldrb	r2, [r3, #16]
 800910e:	f88d 2000 	strb.w	r2, [sp]
 8009112:	3304      	adds	r3, #4
 8009114:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009116:	f00a fc03 	bl	8013920 <USB_DevInit>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d005      	beq.n	800912c <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2202      	movs	r2, #2
 8009124:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e013      	b.n	8009154 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2201      	movs	r2, #1
 8009136:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	7b1b      	ldrb	r3, [r3, #12]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d102      	bne.n	8009148 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 ff3a 	bl	8009fbc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4618      	mov	r0, r3
 800914e:	f00a ff23 	bl	8013f98 <USB_DevDisconnect>

  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800915c:	b590      	push	{r4, r7, lr}
 800915e:	b08d      	sub	sp, #52	@ 0x34
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800916a:	6a3b      	ldr	r3, [r7, #32]
 800916c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4618      	mov	r0, r3
 8009174:	f00a ffe5 	bl	8014142 <USB_GetMode>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 84b9 	bne.w	8009af2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4618      	mov	r0, r3
 8009186:	f00a ff28 	bl	8013fda <USB_ReadInterrupts>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 84af 	beq.w	8009af0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	0a1b      	lsrs	r3, r3, #8
 800919c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4618      	mov	r0, r3
 80091ac:	f00a ff15 	bl	8013fda <USB_ReadInterrupts>
 80091b0:	4603      	mov	r3, r0
 80091b2:	f003 0302 	and.w	r3, r3, #2
 80091b6:	2b02      	cmp	r3, #2
 80091b8:	d107      	bne.n	80091ca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	695a      	ldr	r2, [r3, #20]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f002 0202 	and.w	r2, r2, #2
 80091c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4618      	mov	r0, r3
 80091d0:	f00a ff03 	bl	8013fda <USB_ReadInterrupts>
 80091d4:	4603      	mov	r3, r0
 80091d6:	f003 0310 	and.w	r3, r3, #16
 80091da:	2b10      	cmp	r3, #16
 80091dc:	d161      	bne.n	80092a2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	699a      	ldr	r2, [r3, #24]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f022 0210 	bic.w	r2, r2, #16
 80091ec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80091ee:	6a3b      	ldr	r3, [r7, #32]
 80091f0:	6a1b      	ldr	r3, [r3, #32]
 80091f2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	f003 020f 	and.w	r2, r3, #15
 80091fa:	4613      	mov	r3, r2
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	4413      	add	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	4413      	add	r3, r2
 800920a:	3304      	adds	r3, #4
 800920c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009214:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009218:	d124      	bne.n	8009264 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800921a:	69ba      	ldr	r2, [r7, #24]
 800921c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8009220:	4013      	ands	r3, r2
 8009222:	2b00      	cmp	r3, #0
 8009224:	d035      	beq.n	8009292 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800922a:	69bb      	ldr	r3, [r7, #24]
 800922c:	091b      	lsrs	r3, r3, #4
 800922e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009234:	b29b      	uxth	r3, r3
 8009236:	461a      	mov	r2, r3
 8009238:	6a38      	ldr	r0, [r7, #32]
 800923a:	f00a fe55 	bl	8013ee8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	68da      	ldr	r2, [r3, #12]
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	091b      	lsrs	r3, r3, #4
 8009246:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800924a:	441a      	add	r2, r3
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	695a      	ldr	r2, [r3, #20]
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	091b      	lsrs	r3, r3, #4
 8009258:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800925c:	441a      	add	r2, r3
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	615a      	str	r2, [r3, #20]
 8009262:	e016      	b.n	8009292 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800926a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800926e:	d110      	bne.n	8009292 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009276:	2208      	movs	r2, #8
 8009278:	4619      	mov	r1, r3
 800927a:	6a38      	ldr	r0, [r7, #32]
 800927c:	f00a fe34 	bl	8013ee8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	695a      	ldr	r2, [r3, #20]
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	091b      	lsrs	r3, r3, #4
 8009288:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800928c:	441a      	add	r2, r3
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	699a      	ldr	r2, [r3, #24]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f042 0210 	orr.w	r2, r2, #16
 80092a0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f00a fe97 	bl	8013fda <USB_ReadInterrupts>
 80092ac:	4603      	mov	r3, r0
 80092ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80092b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80092b6:	f040 80a7 	bne.w	8009408 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80092ba:	2300      	movs	r3, #0
 80092bc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4618      	mov	r0, r3
 80092c4:	f00a febd 	bl	8014042 <USB_ReadDevAllOutEpInterrupt>
 80092c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80092ca:	e099      	b.n	8009400 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80092cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 808e 	beq.w	80093f4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092de:	b2d2      	uxtb	r2, r2
 80092e0:	4611      	mov	r1, r2
 80092e2:	4618      	mov	r0, r3
 80092e4:	f00a fee1 	bl	80140aa <USB_ReadDevOutEPInterrupt>
 80092e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	f003 0301 	and.w	r3, r3, #1
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00c      	beq.n	800930e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80092f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	69fb      	ldr	r3, [r7, #28]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009300:	461a      	mov	r2, r3
 8009302:	2301      	movs	r3, #1
 8009304:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009306:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fd29 	bl	8009d60 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	f003 0308 	and.w	r3, r3, #8
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00c      	beq.n	8009332 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931a:	015a      	lsls	r2, r3, #5
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	4413      	add	r3, r2
 8009320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009324:	461a      	mov	r2, r3
 8009326:	2308      	movs	r3, #8
 8009328:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800932a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fdff 	bl	8009f30 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	f003 0310 	and.w	r3, r3, #16
 8009338:	2b00      	cmp	r3, #0
 800933a:	d008      	beq.n	800934e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800933c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4413      	add	r3, r2
 8009344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009348:	461a      	mov	r2, r3
 800934a:	2310      	movs	r3, #16
 800934c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	f003 0302 	and.w	r3, r3, #2
 8009354:	2b00      	cmp	r3, #0
 8009356:	d030      	beq.n	80093ba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009358:	6a3b      	ldr	r3, [r7, #32]
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009360:	2b80      	cmp	r3, #128	@ 0x80
 8009362:	d109      	bne.n	8009378 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	69fa      	ldr	r2, [r7, #28]
 800936e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009372:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009376:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800937a:	4613      	mov	r3, r2
 800937c:	00db      	lsls	r3, r3, #3
 800937e:	4413      	add	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	4413      	add	r3, r2
 800938a:	3304      	adds	r3, #4
 800938c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	78db      	ldrb	r3, [r3, #3]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d108      	bne.n	80093a8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	2200      	movs	r2, #0
 800939a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800939c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	4619      	mov	r1, r3
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fbf2 	bl	8009b8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80093a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093aa:	015a      	lsls	r2, r3, #5
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	4413      	add	r3, r2
 80093b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b4:	461a      	mov	r2, r3
 80093b6:	2302      	movs	r3, #2
 80093b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	f003 0320 	and.w	r3, r3, #32
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d008      	beq.n	80093d6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80093c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093d0:	461a      	mov	r2, r3
 80093d2:	2320      	movs	r3, #32
 80093d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d009      	beq.n	80093f4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80093e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e2:	015a      	lsls	r2, r3, #5
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	4413      	add	r3, r2
 80093e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093ec:	461a      	mov	r2, r3
 80093ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80093f2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80093f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f6:	3301      	adds	r3, #1
 80093f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80093fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fc:	085b      	lsrs	r3, r3, #1
 80093fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009402:	2b00      	cmp	r3, #0
 8009404:	f47f af62 	bne.w	80092cc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4618      	mov	r0, r3
 800940e:	f00a fde4 	bl	8013fda <USB_ReadInterrupts>
 8009412:	4603      	mov	r3, r0
 8009414:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009418:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800941c:	f040 80db 	bne.w	80095d6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4618      	mov	r0, r3
 8009426:	f00a fe26 	bl	8014076 <USB_ReadDevAllInEpInterrupt>
 800942a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800942c:	2300      	movs	r3, #0
 800942e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8009430:	e0cd      	b.n	80095ce <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009434:	f003 0301 	and.w	r3, r3, #1
 8009438:	2b00      	cmp	r3, #0
 800943a:	f000 80c2 	beq.w	80095c2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009444:	b2d2      	uxtb	r2, r2
 8009446:	4611      	mov	r1, r2
 8009448:	4618      	mov	r0, r3
 800944a:	f00a fe4c 	bl	80140e6 <USB_ReadDevInEPInterrupt>
 800944e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d057      	beq.n	800950a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800945a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945c:	f003 030f 	and.w	r3, r3, #15
 8009460:	2201      	movs	r2, #1
 8009462:	fa02 f303 	lsl.w	r3, r2, r3
 8009466:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800946e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	43db      	mvns	r3, r3
 8009474:	69f9      	ldr	r1, [r7, #28]
 8009476:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800947a:	4013      	ands	r3, r2
 800947c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	015a      	lsls	r2, r3, #5
 8009482:	69fb      	ldr	r3, [r7, #28]
 8009484:	4413      	add	r3, r2
 8009486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800948a:	461a      	mov	r2, r3
 800948c:	2301      	movs	r3, #1
 800948e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	799b      	ldrb	r3, [r3, #6]
 8009494:	2b01      	cmp	r3, #1
 8009496:	d132      	bne.n	80094fe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009498:	6879      	ldr	r1, [r7, #4]
 800949a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800949c:	4613      	mov	r3, r2
 800949e:	00db      	lsls	r3, r3, #3
 80094a0:	4413      	add	r3, r2
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	440b      	add	r3, r1
 80094a6:	3320      	adds	r3, #32
 80094a8:	6819      	ldr	r1, [r3, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094ae:	4613      	mov	r3, r2
 80094b0:	00db      	lsls	r3, r3, #3
 80094b2:	4413      	add	r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4403      	add	r3, r0
 80094b8:	331c      	adds	r3, #28
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4419      	add	r1, r3
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094c2:	4613      	mov	r3, r2
 80094c4:	00db      	lsls	r3, r3, #3
 80094c6:	4413      	add	r3, r2
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	4403      	add	r3, r0
 80094cc:	3320      	adds	r3, #32
 80094ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80094d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d113      	bne.n	80094fe <HAL_PCD_IRQHandler+0x3a2>
 80094d6:	6879      	ldr	r1, [r7, #4]
 80094d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094da:	4613      	mov	r3, r2
 80094dc:	00db      	lsls	r3, r3, #3
 80094de:	4413      	add	r3, r2
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	440b      	add	r3, r1
 80094e4:	3324      	adds	r3, #36	@ 0x24
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d108      	bne.n	80094fe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6818      	ldr	r0, [r3, #0]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80094f6:	461a      	mov	r2, r3
 80094f8:	2101      	movs	r1, #1
 80094fa:	f00a fe55 	bl	80141a8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	b2db      	uxtb	r3, r3
 8009502:	4619      	mov	r1, r3
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fb03 	bl	8009b10 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	f003 0308 	and.w	r3, r3, #8
 8009510:	2b00      	cmp	r3, #0
 8009512:	d008      	beq.n	8009526 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009520:	461a      	mov	r2, r3
 8009522:	2308      	movs	r3, #8
 8009524:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f003 0310 	and.w	r3, r3, #16
 800952c:	2b00      	cmp	r3, #0
 800952e:	d008      	beq.n	8009542 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009532:	015a      	lsls	r2, r3, #5
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	4413      	add	r3, r2
 8009538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800953c:	461a      	mov	r2, r3
 800953e:	2310      	movs	r3, #16
 8009540:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009548:	2b00      	cmp	r3, #0
 800954a:	d008      	beq.n	800955e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009558:	461a      	mov	r2, r3
 800955a:	2340      	movs	r3, #64	@ 0x40
 800955c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	f003 0302 	and.w	r3, r3, #2
 8009564:	2b00      	cmp	r3, #0
 8009566:	d023      	beq.n	80095b0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009568:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800956a:	6a38      	ldr	r0, [r7, #32]
 800956c:	f00a fb36 	bl	8013bdc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009572:	4613      	mov	r3, r2
 8009574:	00db      	lsls	r3, r3, #3
 8009576:	4413      	add	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	3310      	adds	r3, #16
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	4413      	add	r3, r2
 8009580:	3304      	adds	r3, #4
 8009582:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	78db      	ldrb	r3, [r3, #3]
 8009588:	2b01      	cmp	r3, #1
 800958a:	d108      	bne.n	800959e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	2200      	movs	r2, #0
 8009590:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009594:	b2db      	uxtb	r3, r3
 8009596:	4619      	mov	r1, r3
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 fb03 	bl	8009ba4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800959e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a0:	015a      	lsls	r2, r3, #5
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	4413      	add	r3, r2
 80095a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095aa:	461a      	mov	r2, r3
 80095ac:	2302      	movs	r3, #2
 80095ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80095ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fb42 	bl	8009c46 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80095c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c4:	3301      	adds	r3, #1
 80095c6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	085b      	lsrs	r3, r3, #1
 80095cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80095ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f47f af2e 	bne.w	8009432 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4618      	mov	r0, r3
 80095dc:	f00a fcfd 	bl	8013fda <USB_ReadInterrupts>
 80095e0:	4603      	mov	r3, r0
 80095e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095ea:	d122      	bne.n	8009632 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	69fa      	ldr	r2, [r7, #28]
 80095f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095fa:	f023 0301 	bic.w	r3, r3, #1
 80095fe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009606:	2b01      	cmp	r3, #1
 8009608:	d108      	bne.n	800961c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009612:	2100      	movs	r1, #0
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 fcf5 	bl	800a004 <HAL_PCDEx_LPM_Callback>
 800961a:	e002      	b.n	8009622 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 faab 	bl	8009b78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	695a      	ldr	r2, [r3, #20]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8009630:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4618      	mov	r0, r3
 8009638:	f00a fccf 	bl	8013fda <USB_ReadInterrupts>
 800963c:	4603      	mov	r3, r0
 800963e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009646:	d112      	bne.n	800966e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	f003 0301 	and.w	r3, r3, #1
 8009654:	2b01      	cmp	r3, #1
 8009656:	d102      	bne.n	800965e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 fa83 	bl	8009b64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	695a      	ldr	r2, [r3, #20]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800966c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4618      	mov	r0, r3
 8009674:	f00a fcb1 	bl	8013fda <USB_ReadInterrupts>
 8009678:	4603      	mov	r3, r0
 800967a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800967e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009682:	d121      	bne.n	80096c8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	695a      	ldr	r2, [r3, #20]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8009692:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800969a:	2b00      	cmp	r3, #0
 800969c:	d111      	bne.n	80096c2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2201      	movs	r2, #1
 80096a2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096ac:	089b      	lsrs	r3, r3, #2
 80096ae:	f003 020f 	and.w	r2, r3, #15
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80096b8:	2101      	movs	r1, #1
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 fca2 	bl	800a004 <HAL_PCDEx_LPM_Callback>
 80096c0:	e002      	b.n	80096c8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 fa4e 	bl	8009b64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4618      	mov	r0, r3
 80096ce:	f00a fc84 	bl	8013fda <USB_ReadInterrupts>
 80096d2:	4603      	mov	r3, r0
 80096d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096dc:	f040 80b7 	bne.w	800984e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096ee:	f023 0301 	bic.w	r3, r3, #1
 80096f2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2110      	movs	r1, #16
 80096fa:	4618      	mov	r0, r3
 80096fc:	f00a fa6e 	bl	8013bdc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009700:	2300      	movs	r3, #0
 8009702:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009704:	e046      	b.n	8009794 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009708:	015a      	lsls	r2, r3, #5
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	4413      	add	r3, r2
 800970e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009712:	461a      	mov	r2, r3
 8009714:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009718:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800971a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800971c:	015a      	lsls	r2, r3, #5
 800971e:	69fb      	ldr	r3, [r7, #28]
 8009720:	4413      	add	r3, r2
 8009722:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800972a:	0151      	lsls	r1, r2, #5
 800972c:	69fa      	ldr	r2, [r7, #28]
 800972e:	440a      	add	r2, r1
 8009730:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009734:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009738:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800973a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973c:	015a      	lsls	r2, r3, #5
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4413      	add	r3, r2
 8009742:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009746:	461a      	mov	r2, r3
 8009748:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800974c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800974e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009750:	015a      	lsls	r2, r3, #5
 8009752:	69fb      	ldr	r3, [r7, #28]
 8009754:	4413      	add	r3, r2
 8009756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800975e:	0151      	lsls	r1, r2, #5
 8009760:	69fa      	ldr	r2, [r7, #28]
 8009762:	440a      	add	r2, r1
 8009764:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009768:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800976c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	015a      	lsls	r2, r3, #5
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	4413      	add	r3, r2
 8009776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800977e:	0151      	lsls	r1, r2, #5
 8009780:	69fa      	ldr	r2, [r7, #28]
 8009782:	440a      	add	r2, r1
 8009784:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009788:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800978c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800978e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009790:	3301      	adds	r3, #1
 8009792:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	791b      	ldrb	r3, [r3, #4]
 8009798:	461a      	mov	r2, r3
 800979a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800979c:	4293      	cmp	r3, r2
 800979e:	d3b2      	bcc.n	8009706 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097a6:	69db      	ldr	r3, [r3, #28]
 80097a8:	69fa      	ldr	r2, [r7, #28]
 80097aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097ae:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80097b2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	7bdb      	ldrb	r3, [r3, #15]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d016      	beq.n	80097ea <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80097c6:	69fa      	ldr	r2, [r7, #28]
 80097c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097cc:	f043 030b 	orr.w	r3, r3, #11
 80097d0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097dc:	69fa      	ldr	r2, [r7, #28]
 80097de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097e2:	f043 030b 	orr.w	r3, r3, #11
 80097e6:	6453      	str	r3, [r2, #68]	@ 0x44
 80097e8:	e015      	b.n	8009816 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097f0:	695a      	ldr	r2, [r3, #20]
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097f8:	4619      	mov	r1, r3
 80097fa:	f242 032b 	movw	r3, #8235	@ 0x202b
 80097fe:	4313      	orrs	r3, r2
 8009800:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	69fa      	ldr	r2, [r7, #28]
 800980c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009810:	f043 030b 	orr.w	r3, r3, #11
 8009814:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009824:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009828:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6818      	ldr	r0, [r3, #0]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009838:	461a      	mov	r2, r3
 800983a:	f00a fcb5 	bl	80141a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	695a      	ldr	r2, [r3, #20]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800984c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4618      	mov	r0, r3
 8009854:	f00a fbc1 	bl	8013fda <USB_ReadInterrupts>
 8009858:	4603      	mov	r3, r0
 800985a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800985e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009862:	d123      	bne.n	80098ac <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4618      	mov	r0, r3
 800986a:	f00a fc79 	bl	8014160 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4618      	mov	r0, r3
 8009874:	f00a fa2b 	bl	8013cce <USB_GetDevSpeed>
 8009878:	4603      	mov	r3, r0
 800987a:	461a      	mov	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681c      	ldr	r4, [r3, #0]
 8009884:	f001 fb9e 	bl	800afc4 <HAL_RCC_GetHCLKFreq>
 8009888:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800988e:	461a      	mov	r2, r3
 8009890:	4620      	mov	r0, r4
 8009892:	f009 ff45 	bl	8013720 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 f95a 	bl	8009b50 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	695a      	ldr	r2, [r3, #20]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80098aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f00a fb92 	bl	8013fda <USB_ReadInterrupts>
 80098b6:	4603      	mov	r3, r0
 80098b8:	f003 0308 	and.w	r3, r3, #8
 80098bc:	2b08      	cmp	r3, #8
 80098be:	d10a      	bne.n	80098d6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f93b 	bl	8009b3c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	695a      	ldr	r2, [r3, #20]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f002 0208 	and.w	r2, r2, #8
 80098d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4618      	mov	r0, r3
 80098dc:	f00a fb7d 	bl	8013fda <USB_ReadInterrupts>
 80098e0:	4603      	mov	r3, r0
 80098e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098e6:	2b80      	cmp	r3, #128	@ 0x80
 80098e8:	d123      	bne.n	8009932 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80098ea:	6a3b      	ldr	r3, [r7, #32]
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80098f2:	6a3b      	ldr	r3, [r7, #32]
 80098f4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80098f6:	2301      	movs	r3, #1
 80098f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80098fa:	e014      	b.n	8009926 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80098fc:	6879      	ldr	r1, [r7, #4]
 80098fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009900:	4613      	mov	r3, r2
 8009902:	00db      	lsls	r3, r3, #3
 8009904:	4413      	add	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	440b      	add	r3, r1
 800990a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	2b01      	cmp	r3, #1
 8009912:	d105      	bne.n	8009920 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009916:	b2db      	uxtb	r3, r3
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 f962 	bl	8009be4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009922:	3301      	adds	r3, #1
 8009924:	627b      	str	r3, [r7, #36]	@ 0x24
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	791b      	ldrb	r3, [r3, #4]
 800992a:	461a      	mov	r2, r3
 800992c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992e:	4293      	cmp	r3, r2
 8009930:	d3e4      	bcc.n	80098fc <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4618      	mov	r0, r3
 8009938:	f00a fb4f 	bl	8013fda <USB_ReadInterrupts>
 800993c:	4603      	mov	r3, r0
 800993e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009942:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009946:	d13c      	bne.n	80099c2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009948:	2301      	movs	r3, #1
 800994a:	627b      	str	r3, [r7, #36]	@ 0x24
 800994c:	e02b      	b.n	80099a6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009950:	015a      	lsls	r2, r3, #5
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	4413      	add	r3, r2
 8009956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800995e:	6879      	ldr	r1, [r7, #4]
 8009960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009962:	4613      	mov	r3, r2
 8009964:	00db      	lsls	r3, r3, #3
 8009966:	4413      	add	r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	440b      	add	r3, r1
 800996c:	3318      	adds	r3, #24
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	2b01      	cmp	r3, #1
 8009972:	d115      	bne.n	80099a0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009974:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009976:	2b00      	cmp	r3, #0
 8009978:	da12      	bge.n	80099a0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800997a:	6879      	ldr	r1, [r7, #4]
 800997c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800997e:	4613      	mov	r3, r2
 8009980:	00db      	lsls	r3, r3, #3
 8009982:	4413      	add	r3, r2
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	440b      	add	r3, r1
 8009988:	3317      	adds	r3, #23
 800998a:	2201      	movs	r2, #1
 800998c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800998e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009990:	b2db      	uxtb	r3, r3
 8009992:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009996:	b2db      	uxtb	r3, r3
 8009998:	4619      	mov	r1, r3
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f922 	bl	8009be4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80099a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a2:	3301      	adds	r3, #1
 80099a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	791b      	ldrb	r3, [r3, #4]
 80099aa:	461a      	mov	r2, r3
 80099ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d3cd      	bcc.n	800994e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	695a      	ldr	r2, [r3, #20]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80099c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4618      	mov	r0, r3
 80099c8:	f00a fb07 	bl	8013fda <USB_ReadInterrupts>
 80099cc:	4603      	mov	r3, r0
 80099ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80099d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80099d6:	d156      	bne.n	8009a86 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80099d8:	2301      	movs	r3, #1
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
 80099dc:	e045      	b.n	8009a6a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80099de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e0:	015a      	lsls	r2, r3, #5
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	4413      	add	r3, r2
 80099e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80099ee:	6879      	ldr	r1, [r7, #4]
 80099f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f2:	4613      	mov	r3, r2
 80099f4:	00db      	lsls	r3, r3, #3
 80099f6:	4413      	add	r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	440b      	add	r3, r1
 80099fc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d12e      	bne.n	8009a64 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009a06:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	da2b      	bge.n	8009a64 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	0c1a      	lsrs	r2, r3, #16
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009a16:	4053      	eors	r3, r2
 8009a18:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d121      	bne.n	8009a64 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009a20:	6879      	ldr	r1, [r7, #4]
 8009a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a24:	4613      	mov	r3, r2
 8009a26:	00db      	lsls	r3, r3, #3
 8009a28:	4413      	add	r3, r2
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	440b      	add	r3, r1
 8009a2e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8009a32:	2201      	movs	r2, #1
 8009a34:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	699b      	ldr	r3, [r3, #24]
 8009a3a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009a3e:	6a3b      	ldr	r3, [r7, #32]
 8009a40:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10a      	bne.n	8009a64 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	69fa      	ldr	r2, [r7, #28]
 8009a58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009a60:	6053      	str	r3, [r2, #4]
            break;
 8009a62:	e008      	b.n	8009a76 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a66:	3301      	adds	r3, #1
 8009a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	791b      	ldrb	r3, [r3, #4]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d3b3      	bcc.n	80099de <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	695a      	ldr	r2, [r3, #20]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009a84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f00a faa5 	bl	8013fda <USB_ReadInterrupts>
 8009a90:	4603      	mov	r3, r0
 8009a92:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a9a:	d10a      	bne.n	8009ab2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f88d 	bl	8009bbc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	695a      	ldr	r2, [r3, #20]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009ab0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f00a fa8f 	bl	8013fda <USB_ReadInterrupts>
 8009abc:	4603      	mov	r3, r0
 8009abe:	f003 0304 	and.w	r3, r3, #4
 8009ac2:	2b04      	cmp	r3, #4
 8009ac4:	d115      	bne.n	8009af2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	f003 0304 	and.w	r3, r3, #4
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d002      	beq.n	8009ade <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f879 	bl	8009bd0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	6859      	ldr	r1, [r3, #4]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	69ba      	ldr	r2, [r7, #24]
 8009aea:	430a      	orrs	r2, r1
 8009aec:	605a      	str	r2, [r3, #4]
 8009aee:	e000      	b.n	8009af2 <HAL_PCD_IRQHandler+0x996>
      return;
 8009af0:	bf00      	nop
    }
  }
}
 8009af2:	3734      	adds	r7, #52	@ 0x34
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd90      	pop	{r4, r7, pc}

08009af8 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	460b      	mov	r3, r1
 8009b02:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	460b      	mov	r3, r1
 8009b1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8009b30:	bf00      	nop
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b083      	sub	sp, #12
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8009b44:	bf00      	nop
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8009b58:	bf00      	nop
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8009b80:	bf00      	nop
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b083      	sub	sp, #12
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	460b      	mov	r3, r1
 8009b96:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8009b98:	bf00      	nop
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8009bc4:	bf00      	nop
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b083      	sub	sp, #12
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8009bd8:	bf00      	nop
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr

08009be4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	460b      	mov	r3, r1
 8009bee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009bf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	da0c      	bge.n	8009c12 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bf8:	78fb      	ldrb	r3, [r7, #3]
 8009bfa:	f003 020f 	and.w	r2, r3, #15
 8009bfe:	4613      	mov	r3, r2
 8009c00:	00db      	lsls	r3, r3, #3
 8009c02:	4413      	add	r3, r2
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	3310      	adds	r3, #16
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	3304      	adds	r3, #4
 8009c0e:	60fb      	str	r3, [r7, #12]
 8009c10:	e00c      	b.n	8009c2c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c12:	78fb      	ldrb	r3, [r7, #3]
 8009c14:	f003 020f 	and.w	r2, r3, #15
 8009c18:	4613      	mov	r3, r2
 8009c1a:	00db      	lsls	r3, r3, #3
 8009c1c:	4413      	add	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	4413      	add	r3, r2
 8009c28:	3304      	adds	r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68f9      	ldr	r1, [r7, #12]
 8009c32:	4618      	mov	r0, r3
 8009c34:	f00a f870 	bl	8013d18 <USB_EPStopXfer>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009c3c:	7afb      	ldrb	r3, [r7, #11]
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b08a      	sub	sp, #40	@ 0x28
 8009c4a:	af02      	add	r7, sp, #8
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009c5a:	683a      	ldr	r2, [r7, #0]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	00db      	lsls	r3, r3, #3
 8009c60:	4413      	add	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	3310      	adds	r3, #16
 8009c66:	687a      	ldr	r2, [r7, #4]
 8009c68:	4413      	add	r3, r2
 8009c6a:	3304      	adds	r3, #4
 8009c6c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	695a      	ldr	r2, [r3, #20]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d901      	bls.n	8009c7e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e06b      	b.n	8009d56 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	691a      	ldr	r2, [r3, #16]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	695b      	ldr	r3, [r3, #20]
 8009c86:	1ad3      	subs	r3, r2, r3
 8009c88:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	69fa      	ldr	r2, [r7, #28]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d902      	bls.n	8009c9a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009c9a:	69fb      	ldr	r3, [r7, #28]
 8009c9c:	3303      	adds	r3, #3
 8009c9e:	089b      	lsrs	r3, r3, #2
 8009ca0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009ca2:	e02a      	b.n	8009cfa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	691a      	ldr	r2, [r3, #16]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	1ad3      	subs	r3, r2, r3
 8009cae:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	69fa      	ldr	r2, [r7, #28]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d902      	bls.n	8009cc0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009cc0:	69fb      	ldr	r3, [r7, #28]
 8009cc2:	3303      	adds	r3, #3
 8009cc4:	089b      	lsrs	r3, r3, #2
 8009cc6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	68d9      	ldr	r1, [r3, #12]
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	b2da      	uxtb	r2, r3
 8009cd0:	69fb      	ldr	r3, [r7, #28]
 8009cd2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	4603      	mov	r3, r0
 8009cdc:	6978      	ldr	r0, [r7, #20]
 8009cde:	f00a f8c5 	bl	8013e6c <USB_WritePacket>

    ep->xfer_buff  += len;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	68da      	ldr	r2, [r3, #12]
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	441a      	add	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	695a      	ldr	r2, [r3, #20]
 8009cf2:	69fb      	ldr	r3, [r7, #28]
 8009cf4:	441a      	add	r2, r3
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	015a      	lsls	r2, r3, #5
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	4413      	add	r3, r2
 8009d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d06:	699b      	ldr	r3, [r3, #24]
 8009d08:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009d0a:	69ba      	ldr	r2, [r7, #24]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d809      	bhi.n	8009d24 <PCD_WriteEmptyTxFifo+0xde>
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	695a      	ldr	r2, [r3, #20]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d203      	bcs.n	8009d24 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1bf      	bne.n	8009ca4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	691a      	ldr	r2, [r3, #16]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	695b      	ldr	r3, [r3, #20]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d811      	bhi.n	8009d54 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	f003 030f 	and.w	r3, r3, #15
 8009d36:	2201      	movs	r2, #1
 8009d38:	fa02 f303 	lsl.w	r3, r2, r3
 8009d3c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	43db      	mvns	r3, r3
 8009d4a:	6939      	ldr	r1, [r7, #16]
 8009d4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d50:	4013      	ands	r3, r2
 8009d52:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3720      	adds	r7, #32
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
	...

08009d60 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b088      	sub	sp, #32
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009d74:	69fb      	ldr	r3, [r7, #28]
 8009d76:	333c      	adds	r3, #60	@ 0x3c
 8009d78:	3304      	adds	r3, #4
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	015a      	lsls	r2, r3, #5
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	4413      	add	r3, r2
 8009d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	799b      	ldrb	r3, [r3, #6]
 8009d92:	2b01      	cmp	r3, #1
 8009d94:	d17b      	bne.n	8009e8e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	f003 0308 	and.w	r3, r3, #8
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d015      	beq.n	8009dcc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	4a61      	ldr	r2, [pc, #388]	@ (8009f28 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	f240 80b9 	bls.w	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 80b3 	beq.w	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	015a      	lsls	r2, r3, #5
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dc8:	6093      	str	r3, [r2, #8]
 8009dca:	e0a7      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	f003 0320 	and.w	r3, r3, #32
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d009      	beq.n	8009dea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	015a      	lsls	r2, r3, #5
 8009dda:	69bb      	ldr	r3, [r7, #24]
 8009ddc:	4413      	add	r3, r2
 8009dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009de2:	461a      	mov	r2, r3
 8009de4:	2320      	movs	r3, #32
 8009de6:	6093      	str	r3, [r2, #8]
 8009de8:	e098      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f040 8093 	bne.w	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	4a4b      	ldr	r2, [pc, #300]	@ (8009f28 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d90f      	bls.n	8009e1e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00a      	beq.n	8009e1e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	015a      	lsls	r2, r3, #5
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	4413      	add	r3, r2
 8009e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e14:	461a      	mov	r2, r3
 8009e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e1a:	6093      	str	r3, [r2, #8]
 8009e1c:	e07e      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009e1e:	683a      	ldr	r2, [r7, #0]
 8009e20:	4613      	mov	r3, r2
 8009e22:	00db      	lsls	r3, r3, #3
 8009e24:	4413      	add	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	4413      	add	r3, r2
 8009e30:	3304      	adds	r3, #4
 8009e32:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6a1a      	ldr	r2, [r3, #32]
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	0159      	lsls	r1, r3, #5
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	440b      	add	r3, r1
 8009e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e44:	691b      	ldr	r3, [r3, #16]
 8009e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e4a:	1ad2      	subs	r2, r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d114      	bne.n	8009e80 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d109      	bne.n	8009e72 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6818      	ldr	r0, [r3, #0]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009e68:	461a      	mov	r2, r3
 8009e6a:	2101      	movs	r1, #1
 8009e6c:	f00a f99c 	bl	80141a8 <USB_EP0_OutStart>
 8009e70:	e006      	b.n	8009e80 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	68da      	ldr	r2, [r3, #12]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	695b      	ldr	r3, [r3, #20]
 8009e7a:	441a      	add	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	4619      	mov	r1, r3
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f7ff fe36 	bl	8009af8 <HAL_PCD_DataOutStageCallback>
 8009e8c:	e046      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	4a26      	ldr	r2, [pc, #152]	@ (8009f2c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d124      	bne.n	8009ee0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00a      	beq.n	8009eb6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	015a      	lsls	r2, r3, #5
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eac:	461a      	mov	r2, r3
 8009eae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009eb2:	6093      	str	r3, [r2, #8]
 8009eb4:	e032      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	f003 0320 	and.w	r3, r3, #32
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d008      	beq.n	8009ed2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	015a      	lsls	r2, r3, #5
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	4413      	add	r3, r2
 8009ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ecc:	461a      	mov	r2, r3
 8009ece:	2320      	movs	r3, #32
 8009ed0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f7ff fe0d 	bl	8009af8 <HAL_PCD_DataOutStageCallback>
 8009ede:	e01d      	b.n	8009f1c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d114      	bne.n	8009f10 <PCD_EP_OutXfrComplete_int+0x1b0>
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	4613      	mov	r3, r2
 8009eec:	00db      	lsls	r3, r3, #3
 8009eee:	4413      	add	r3, r2
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	440b      	add	r3, r1
 8009ef4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d108      	bne.n	8009f10 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6818      	ldr	r0, [r3, #0]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009f08:	461a      	mov	r2, r3
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	f00a f94c 	bl	80141a8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	4619      	mov	r1, r3
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f7ff fdee 	bl	8009af8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009f1c:	2300      	movs	r3, #0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3720      	adds	r7, #32
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	4f54300a 	.word	0x4f54300a
 8009f2c:	4f54310a 	.word	0x4f54310a

08009f30 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b086      	sub	sp, #24
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	333c      	adds	r3, #60	@ 0x3c
 8009f48:	3304      	adds	r3, #4
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	015a      	lsls	r2, r3, #5
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	4413      	add	r3, r2
 8009f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	4a15      	ldr	r2, [pc, #84]	@ (8009fb8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d90e      	bls.n	8009f84 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d009      	beq.n	8009f84 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	015a      	lsls	r2, r3, #5
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	4413      	add	r3, r2
 8009f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f82:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f7ff fdcf 	bl	8009b28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8009fb8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d90c      	bls.n	8009fac <PCD_EP_OutSetupPacket_int+0x7c>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	799b      	ldrb	r3, [r3, #6]
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d108      	bne.n	8009fac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6818      	ldr	r0, [r3, #0]
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	2101      	movs	r1, #1
 8009fa8:	f00a f8fe 	bl	80141a8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3718      	adds	r7, #24
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	4f54300a 	.word	0x4f54300a

08009fbc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	699b      	ldr	r3, [r3, #24]
 8009fde:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009fea:	4b05      	ldr	r3, [pc, #20]	@ (800a000 <HAL_PCDEx_ActivateLPM+0x44>)
 8009fec:	4313      	orrs	r3, r2
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3714      	adds	r7, #20
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	10000003 	.word	0x10000003

0800a004 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	460b      	mov	r3, r1
 800a00e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a024:	4b19      	ldr	r3, [pc, #100]	@ (800a08c <HAL_PWREx_ConfigSupply+0x70>)
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	f003 0304 	and.w	r3, r3, #4
 800a02c:	2b04      	cmp	r3, #4
 800a02e:	d00a      	beq.n	800a046 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a030:	4b16      	ldr	r3, [pc, #88]	@ (800a08c <HAL_PWREx_ConfigSupply+0x70>)
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f003 0307 	and.w	r3, r3, #7
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d001      	beq.n	800a042 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	e01f      	b.n	800a082 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a042:	2300      	movs	r3, #0
 800a044:	e01d      	b.n	800a082 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a046:	4b11      	ldr	r3, [pc, #68]	@ (800a08c <HAL_PWREx_ConfigSupply+0x70>)
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	f023 0207 	bic.w	r2, r3, #7
 800a04e:	490f      	ldr	r1, [pc, #60]	@ (800a08c <HAL_PWREx_ConfigSupply+0x70>)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4313      	orrs	r3, r2
 800a054:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a056:	f7f8 facb 	bl	80025f0 <HAL_GetTick>
 800a05a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a05c:	e009      	b.n	800a072 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a05e:	f7f8 fac7 	bl	80025f0 <HAL_GetTick>
 800a062:	4602      	mov	r2, r0
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	1ad3      	subs	r3, r2, r3
 800a068:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a06c:	d901      	bls.n	800a072 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a06e:	2301      	movs	r3, #1
 800a070:	e007      	b.n	800a082 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a072:	4b06      	ldr	r3, [pc, #24]	@ (800a08c <HAL_PWREx_ConfigSupply+0x70>)
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a07a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a07e:	d1ee      	bne.n	800a05e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	58024800 	.word	0x58024800

0800a090 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a090:	b480      	push	{r7}
 800a092:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a094:	4b05      	ldr	r3, [pc, #20]	@ (800a0ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	4a04      	ldr	r2, [pc, #16]	@ (800a0ac <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a09a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a09e:	60d3      	str	r3, [r2, #12]
}
 800a0a0:	bf00      	nop
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	58024800 	.word	0x58024800

0800a0b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b08c      	sub	sp, #48	@ 0x30
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d102      	bne.n	800a0c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	f000 bc48 	b.w	800a954 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f003 0301 	and.w	r3, r3, #1
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 8088 	beq.w	800a1e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0d2:	4b99      	ldr	r3, [pc, #612]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a0da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a0dc:	4b96      	ldr	r3, [pc, #600]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a0de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0e4:	2b10      	cmp	r3, #16
 800a0e6:	d007      	beq.n	800a0f8 <HAL_RCC_OscConfig+0x48>
 800a0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ea:	2b18      	cmp	r3, #24
 800a0ec:	d111      	bne.n	800a112 <HAL_RCC_OscConfig+0x62>
 800a0ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f0:	f003 0303 	and.w	r3, r3, #3
 800a0f4:	2b02      	cmp	r3, #2
 800a0f6:	d10c      	bne.n	800a112 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0f8:	4b8f      	ldr	r3, [pc, #572]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d06d      	beq.n	800a1e0 <HAL_RCC_OscConfig+0x130>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d169      	bne.n	800a1e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	f000 bc21 	b.w	800a954 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a11a:	d106      	bne.n	800a12a <HAL_RCC_OscConfig+0x7a>
 800a11c:	4b86      	ldr	r3, [pc, #536]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a85      	ldr	r2, [pc, #532]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a126:	6013      	str	r3, [r2, #0]
 800a128:	e02e      	b.n	800a188 <HAL_RCC_OscConfig+0xd8>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d10c      	bne.n	800a14c <HAL_RCC_OscConfig+0x9c>
 800a132:	4b81      	ldr	r3, [pc, #516]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a80      	ldr	r2, [pc, #512]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a13c:	6013      	str	r3, [r2, #0]
 800a13e:	4b7e      	ldr	r3, [pc, #504]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a7d      	ldr	r2, [pc, #500]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a144:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a148:	6013      	str	r3, [r2, #0]
 800a14a:	e01d      	b.n	800a188 <HAL_RCC_OscConfig+0xd8>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a154:	d10c      	bne.n	800a170 <HAL_RCC_OscConfig+0xc0>
 800a156:	4b78      	ldr	r3, [pc, #480]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a77      	ldr	r2, [pc, #476]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a15c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a160:	6013      	str	r3, [r2, #0]
 800a162:	4b75      	ldr	r3, [pc, #468]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a74      	ldr	r2, [pc, #464]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a168:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a16c:	6013      	str	r3, [r2, #0]
 800a16e:	e00b      	b.n	800a188 <HAL_RCC_OscConfig+0xd8>
 800a170:	4b71      	ldr	r3, [pc, #452]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a70      	ldr	r2, [pc, #448]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a176:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a17a:	6013      	str	r3, [r2, #0]
 800a17c:	4b6e      	ldr	r3, [pc, #440]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a6d      	ldr	r2, [pc, #436]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a182:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a186:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d013      	beq.n	800a1b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a190:	f7f8 fa2e 	bl	80025f0 <HAL_GetTick>
 800a194:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a196:	e008      	b.n	800a1aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a198:	f7f8 fa2a 	bl	80025f0 <HAL_GetTick>
 800a19c:	4602      	mov	r2, r0
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	1ad3      	subs	r3, r2, r3
 800a1a2:	2b64      	cmp	r3, #100	@ 0x64
 800a1a4:	d901      	bls.n	800a1aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a1a6:	2303      	movs	r3, #3
 800a1a8:	e3d4      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a1aa:	4b63      	ldr	r3, [pc, #396]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d0f0      	beq.n	800a198 <HAL_RCC_OscConfig+0xe8>
 800a1b6:	e014      	b.n	800a1e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1b8:	f7f8 fa1a 	bl	80025f0 <HAL_GetTick>
 800a1bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a1be:	e008      	b.n	800a1d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a1c0:	f7f8 fa16 	bl	80025f0 <HAL_GetTick>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	2b64      	cmp	r3, #100	@ 0x64
 800a1cc:	d901      	bls.n	800a1d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e3c0      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a1d2:	4b59      	ldr	r3, [pc, #356]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1f0      	bne.n	800a1c0 <HAL_RCC_OscConfig+0x110>
 800a1de:	e000      	b.n	800a1e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a1e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0302 	and.w	r3, r3, #2
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	f000 80ca 	beq.w	800a384 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1f0:	4b51      	ldr	r3, [pc, #324]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a1f2:	691b      	ldr	r3, [r3, #16]
 800a1f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a1f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a1fa:	4b4f      	ldr	r3, [pc, #316]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a1fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a200:	6a3b      	ldr	r3, [r7, #32]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d007      	beq.n	800a216 <HAL_RCC_OscConfig+0x166>
 800a206:	6a3b      	ldr	r3, [r7, #32]
 800a208:	2b18      	cmp	r3, #24
 800a20a:	d156      	bne.n	800a2ba <HAL_RCC_OscConfig+0x20a>
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	f003 0303 	and.w	r3, r3, #3
 800a212:	2b00      	cmp	r3, #0
 800a214:	d151      	bne.n	800a2ba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a216:	4b48      	ldr	r3, [pc, #288]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f003 0304 	and.w	r3, r3, #4
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d005      	beq.n	800a22e <HAL_RCC_OscConfig+0x17e>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d101      	bne.n	800a22e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a22a:	2301      	movs	r3, #1
 800a22c:	e392      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a22e:	4b42      	ldr	r3, [pc, #264]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f023 0219 	bic.w	r2, r3, #25
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	493f      	ldr	r1, [pc, #252]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a23c:	4313      	orrs	r3, r2
 800a23e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a240:	f7f8 f9d6 	bl	80025f0 <HAL_GetTick>
 800a244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a246:	e008      	b.n	800a25a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a248:	f7f8 f9d2 	bl	80025f0 <HAL_GetTick>
 800a24c:	4602      	mov	r2, r0
 800a24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a250:	1ad3      	subs	r3, r2, r3
 800a252:	2b02      	cmp	r3, #2
 800a254:	d901      	bls.n	800a25a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a256:	2303      	movs	r3, #3
 800a258:	e37c      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a25a:	4b37      	ldr	r3, [pc, #220]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f003 0304 	and.w	r3, r3, #4
 800a262:	2b00      	cmp	r3, #0
 800a264:	d0f0      	beq.n	800a248 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a266:	f7f8 f9f3 	bl	8002650 <HAL_GetREVID>
 800a26a:	4603      	mov	r3, r0
 800a26c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a270:	4293      	cmp	r3, r2
 800a272:	d817      	bhi.n	800a2a4 <HAL_RCC_OscConfig+0x1f4>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	2b40      	cmp	r3, #64	@ 0x40
 800a27a:	d108      	bne.n	800a28e <HAL_RCC_OscConfig+0x1de>
 800a27c:	4b2e      	ldr	r3, [pc, #184]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a284:	4a2c      	ldr	r2, [pc, #176]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a28a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a28c:	e07a      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a28e:	4b2a      	ldr	r3, [pc, #168]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	691b      	ldr	r3, [r3, #16]
 800a29a:	031b      	lsls	r3, r3, #12
 800a29c:	4926      	ldr	r1, [pc, #152]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a2a2:	e06f      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2a4:	4b24      	ldr	r3, [pc, #144]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	061b      	lsls	r3, r3, #24
 800a2b2:	4921      	ldr	r1, [pc, #132]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a2b8:	e064      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d047      	beq.n	800a352 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a2c2:	4b1d      	ldr	r3, [pc, #116]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f023 0219 	bic.w	r2, r3, #25
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	491a      	ldr	r1, [pc, #104]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2d4:	f7f8 f98c 	bl	80025f0 <HAL_GetTick>
 800a2d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a2da:	e008      	b.n	800a2ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a2dc:	f7f8 f988 	bl	80025f0 <HAL_GetTick>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	2b02      	cmp	r3, #2
 800a2e8:	d901      	bls.n	800a2ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e332      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a2ee:	4b12      	ldr	r3, [pc, #72]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f003 0304 	and.w	r3, r3, #4
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d0f0      	beq.n	800a2dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2fa:	f7f8 f9a9 	bl	8002650 <HAL_GetREVID>
 800a2fe:	4603      	mov	r3, r0
 800a300:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a304:	4293      	cmp	r3, r2
 800a306:	d819      	bhi.n	800a33c <HAL_RCC_OscConfig+0x28c>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	691b      	ldr	r3, [r3, #16]
 800a30c:	2b40      	cmp	r3, #64	@ 0x40
 800a30e:	d108      	bne.n	800a322 <HAL_RCC_OscConfig+0x272>
 800a310:	4b09      	ldr	r3, [pc, #36]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a318:	4a07      	ldr	r2, [pc, #28]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a31a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a31e:	6053      	str	r3, [r2, #4]
 800a320:	e030      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
 800a322:	4b05      	ldr	r3, [pc, #20]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	031b      	lsls	r3, r3, #12
 800a330:	4901      	ldr	r1, [pc, #4]	@ (800a338 <HAL_RCC_OscConfig+0x288>)
 800a332:	4313      	orrs	r3, r2
 800a334:	604b      	str	r3, [r1, #4]
 800a336:	e025      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
 800a338:	58024400 	.word	0x58024400
 800a33c:	4b9a      	ldr	r3, [pc, #616]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	691b      	ldr	r3, [r3, #16]
 800a348:	061b      	lsls	r3, r3, #24
 800a34a:	4997      	ldr	r1, [pc, #604]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	604b      	str	r3, [r1, #4]
 800a350:	e018      	b.n	800a384 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a352:	4b95      	ldr	r3, [pc, #596]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a94      	ldr	r2, [pc, #592]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a358:	f023 0301 	bic.w	r3, r3, #1
 800a35c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a35e:	f7f8 f947 	bl	80025f0 <HAL_GetTick>
 800a362:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a364:	e008      	b.n	800a378 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a366:	f7f8 f943 	bl	80025f0 <HAL_GetTick>
 800a36a:	4602      	mov	r2, r0
 800a36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b02      	cmp	r3, #2
 800a372:	d901      	bls.n	800a378 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e2ed      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a378:	4b8b      	ldr	r3, [pc, #556]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f003 0304 	and.w	r3, r3, #4
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1f0      	bne.n	800a366 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 0310 	and.w	r3, r3, #16
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 80a9 	beq.w	800a4e4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a392:	4b85      	ldr	r3, [pc, #532]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a39a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a39c:	4b82      	ldr	r3, [pc, #520]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3a0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	2b08      	cmp	r3, #8
 800a3a6:	d007      	beq.n	800a3b8 <HAL_RCC_OscConfig+0x308>
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	2b18      	cmp	r3, #24
 800a3ac:	d13a      	bne.n	800a424 <HAL_RCC_OscConfig+0x374>
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	f003 0303 	and.w	r3, r3, #3
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d135      	bne.n	800a424 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a3b8:	4b7b      	ldr	r3, [pc, #492]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d005      	beq.n	800a3d0 <HAL_RCC_OscConfig+0x320>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	69db      	ldr	r3, [r3, #28]
 800a3c8:	2b80      	cmp	r3, #128	@ 0x80
 800a3ca:	d001      	beq.n	800a3d0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e2c1      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a3d0:	f7f8 f93e 	bl	8002650 <HAL_GetREVID>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d817      	bhi.n	800a40e <HAL_RCC_OscConfig+0x35e>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	2b20      	cmp	r3, #32
 800a3e4:	d108      	bne.n	800a3f8 <HAL_RCC_OscConfig+0x348>
 800a3e6:	4b70      	ldr	r3, [pc, #448]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a3ee:	4a6e      	ldr	r2, [pc, #440]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a3f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a3f4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a3f6:	e075      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a3f8:	4b6b      	ldr	r3, [pc, #428]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6a1b      	ldr	r3, [r3, #32]
 800a404:	069b      	lsls	r3, r3, #26
 800a406:	4968      	ldr	r1, [pc, #416]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a408:	4313      	orrs	r3, r2
 800a40a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a40c:	e06a      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a40e:	4b66      	ldr	r3, [pc, #408]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a1b      	ldr	r3, [r3, #32]
 800a41a:	061b      	lsls	r3, r3, #24
 800a41c:	4962      	ldr	r1, [pc, #392]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a41e:	4313      	orrs	r3, r2
 800a420:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a422:	e05f      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d042      	beq.n	800a4b2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a42c:	4b5e      	ldr	r3, [pc, #376]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a5d      	ldr	r2, [pc, #372]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a438:	f7f8 f8da 	bl	80025f0 <HAL_GetTick>
 800a43c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a43e:	e008      	b.n	800a452 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a440:	f7f8 f8d6 	bl	80025f0 <HAL_GetTick>
 800a444:	4602      	mov	r2, r0
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	d901      	bls.n	800a452 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e280      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a452:	4b55      	ldr	r3, [pc, #340]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d0f0      	beq.n	800a440 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a45e:	f7f8 f8f7 	bl	8002650 <HAL_GetREVID>
 800a462:	4603      	mov	r3, r0
 800a464:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a468:	4293      	cmp	r3, r2
 800a46a:	d817      	bhi.n	800a49c <HAL_RCC_OscConfig+0x3ec>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a1b      	ldr	r3, [r3, #32]
 800a470:	2b20      	cmp	r3, #32
 800a472:	d108      	bne.n	800a486 <HAL_RCC_OscConfig+0x3d6>
 800a474:	4b4c      	ldr	r3, [pc, #304]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a47c:	4a4a      	ldr	r2, [pc, #296]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a47e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a482:	6053      	str	r3, [r2, #4]
 800a484:	e02e      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
 800a486:	4b48      	ldr	r3, [pc, #288]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a488:	685b      	ldr	r3, [r3, #4]
 800a48a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6a1b      	ldr	r3, [r3, #32]
 800a492:	069b      	lsls	r3, r3, #26
 800a494:	4944      	ldr	r1, [pc, #272]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a496:	4313      	orrs	r3, r2
 800a498:	604b      	str	r3, [r1, #4]
 800a49a:	e023      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
 800a49c:	4b42      	ldr	r3, [pc, #264]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6a1b      	ldr	r3, [r3, #32]
 800a4a8:	061b      	lsls	r3, r3, #24
 800a4aa:	493f      	ldr	r1, [pc, #252]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	60cb      	str	r3, [r1, #12]
 800a4b0:	e018      	b.n	800a4e4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a4b2:	4b3d      	ldr	r3, [pc, #244]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a3c      	ldr	r2, [pc, #240]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a4bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4be:	f7f8 f897 	bl	80025f0 <HAL_GetTick>
 800a4c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a4c4:	e008      	b.n	800a4d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a4c6:	f7f8 f893 	bl	80025f0 <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	2b02      	cmp	r3, #2
 800a4d2:	d901      	bls.n	800a4d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	e23d      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a4d8:	4b33      	ldr	r3, [pc, #204]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1f0      	bne.n	800a4c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f003 0308 	and.w	r3, r3, #8
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d036      	beq.n	800a55e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	695b      	ldr	r3, [r3, #20]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d019      	beq.n	800a52c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a4f8:	4b2b      	ldr	r3, [pc, #172]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4fc:	4a2a      	ldr	r2, [pc, #168]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a4fe:	f043 0301 	orr.w	r3, r3, #1
 800a502:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a504:	f7f8 f874 	bl	80025f0 <HAL_GetTick>
 800a508:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a50a:	e008      	b.n	800a51e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a50c:	f7f8 f870 	bl	80025f0 <HAL_GetTick>
 800a510:	4602      	mov	r2, r0
 800a512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a514:	1ad3      	subs	r3, r2, r3
 800a516:	2b02      	cmp	r3, #2
 800a518:	d901      	bls.n	800a51e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a51a:	2303      	movs	r3, #3
 800a51c:	e21a      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a51e:	4b22      	ldr	r3, [pc, #136]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a522:	f003 0302 	and.w	r3, r3, #2
 800a526:	2b00      	cmp	r3, #0
 800a528:	d0f0      	beq.n	800a50c <HAL_RCC_OscConfig+0x45c>
 800a52a:	e018      	b.n	800a55e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a52c:	4b1e      	ldr	r3, [pc, #120]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a52e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a530:	4a1d      	ldr	r2, [pc, #116]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a532:	f023 0301 	bic.w	r3, r3, #1
 800a536:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a538:	f7f8 f85a 	bl	80025f0 <HAL_GetTick>
 800a53c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a53e:	e008      	b.n	800a552 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a540:	f7f8 f856 	bl	80025f0 <HAL_GetTick>
 800a544:	4602      	mov	r2, r0
 800a546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	2b02      	cmp	r3, #2
 800a54c:	d901      	bls.n	800a552 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a54e:	2303      	movs	r3, #3
 800a550:	e200      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a552:	4b15      	ldr	r3, [pc, #84]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a556:	f003 0302 	and.w	r3, r3, #2
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d1f0      	bne.n	800a540 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f003 0320 	and.w	r3, r3, #32
 800a566:	2b00      	cmp	r3, #0
 800a568:	d039      	beq.n	800a5de <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	699b      	ldr	r3, [r3, #24]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d01c      	beq.n	800a5ac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a572:	4b0d      	ldr	r3, [pc, #52]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a0c      	ldr	r2, [pc, #48]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a578:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a57c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a57e:	f7f8 f837 	bl	80025f0 <HAL_GetTick>
 800a582:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a584:	e008      	b.n	800a598 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a586:	f7f8 f833 	bl	80025f0 <HAL_GetTick>
 800a58a:	4602      	mov	r2, r0
 800a58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58e:	1ad3      	subs	r3, r2, r3
 800a590:	2b02      	cmp	r3, #2
 800a592:	d901      	bls.n	800a598 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a594:	2303      	movs	r3, #3
 800a596:	e1dd      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a598:	4b03      	ldr	r3, [pc, #12]	@ (800a5a8 <HAL_RCC_OscConfig+0x4f8>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d0f0      	beq.n	800a586 <HAL_RCC_OscConfig+0x4d6>
 800a5a4:	e01b      	b.n	800a5de <HAL_RCC_OscConfig+0x52e>
 800a5a6:	bf00      	nop
 800a5a8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a5ac:	4b9b      	ldr	r3, [pc, #620]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a9a      	ldr	r2, [pc, #616]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a5b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5b6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a5b8:	f7f8 f81a 	bl	80025f0 <HAL_GetTick>
 800a5bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a5be:	e008      	b.n	800a5d2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a5c0:	f7f8 f816 	bl	80025f0 <HAL_GetTick>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c8:	1ad3      	subs	r3, r2, r3
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d901      	bls.n	800a5d2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e1c0      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a5d2:	4b92      	ldr	r3, [pc, #584]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d1f0      	bne.n	800a5c0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0304 	and.w	r3, r3, #4
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f000 8081 	beq.w	800a6ee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a5ec:	4b8c      	ldr	r3, [pc, #560]	@ (800a820 <HAL_RCC_OscConfig+0x770>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a8b      	ldr	r2, [pc, #556]	@ (800a820 <HAL_RCC_OscConfig+0x770>)
 800a5f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a5f8:	f7f7 fffa 	bl	80025f0 <HAL_GetTick>
 800a5fc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a5fe:	e008      	b.n	800a612 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a600:	f7f7 fff6 	bl	80025f0 <HAL_GetTick>
 800a604:	4602      	mov	r2, r0
 800a606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a608:	1ad3      	subs	r3, r2, r3
 800a60a:	2b64      	cmp	r3, #100	@ 0x64
 800a60c:	d901      	bls.n	800a612 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a60e:	2303      	movs	r3, #3
 800a610:	e1a0      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a612:	4b83      	ldr	r3, [pc, #524]	@ (800a820 <HAL_RCC_OscConfig+0x770>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d0f0      	beq.n	800a600 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d106      	bne.n	800a634 <HAL_RCC_OscConfig+0x584>
 800a626:	4b7d      	ldr	r3, [pc, #500]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a62a:	4a7c      	ldr	r2, [pc, #496]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a62c:	f043 0301 	orr.w	r3, r3, #1
 800a630:	6713      	str	r3, [r2, #112]	@ 0x70
 800a632:	e02d      	b.n	800a690 <HAL_RCC_OscConfig+0x5e0>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10c      	bne.n	800a656 <HAL_RCC_OscConfig+0x5a6>
 800a63c:	4b77      	ldr	r3, [pc, #476]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a63e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a640:	4a76      	ldr	r2, [pc, #472]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a642:	f023 0301 	bic.w	r3, r3, #1
 800a646:	6713      	str	r3, [r2, #112]	@ 0x70
 800a648:	4b74      	ldr	r3, [pc, #464]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a64a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a64c:	4a73      	ldr	r2, [pc, #460]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a64e:	f023 0304 	bic.w	r3, r3, #4
 800a652:	6713      	str	r3, [r2, #112]	@ 0x70
 800a654:	e01c      	b.n	800a690 <HAL_RCC_OscConfig+0x5e0>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	2b05      	cmp	r3, #5
 800a65c:	d10c      	bne.n	800a678 <HAL_RCC_OscConfig+0x5c8>
 800a65e:	4b6f      	ldr	r3, [pc, #444]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a662:	4a6e      	ldr	r2, [pc, #440]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a664:	f043 0304 	orr.w	r3, r3, #4
 800a668:	6713      	str	r3, [r2, #112]	@ 0x70
 800a66a:	4b6c      	ldr	r3, [pc, #432]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a66c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a66e:	4a6b      	ldr	r2, [pc, #428]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a670:	f043 0301 	orr.w	r3, r3, #1
 800a674:	6713      	str	r3, [r2, #112]	@ 0x70
 800a676:	e00b      	b.n	800a690 <HAL_RCC_OscConfig+0x5e0>
 800a678:	4b68      	ldr	r3, [pc, #416]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a67a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a67c:	4a67      	ldr	r2, [pc, #412]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a67e:	f023 0301 	bic.w	r3, r3, #1
 800a682:	6713      	str	r3, [r2, #112]	@ 0x70
 800a684:	4b65      	ldr	r3, [pc, #404]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a688:	4a64      	ldr	r2, [pc, #400]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a68a:	f023 0304 	bic.w	r3, r3, #4
 800a68e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d015      	beq.n	800a6c4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a698:	f7f7 ffaa 	bl	80025f0 <HAL_GetTick>
 800a69c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a69e:	e00a      	b.n	800a6b6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6a0:	f7f7 ffa6 	bl	80025f0 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d901      	bls.n	800a6b6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e14e      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a6b6:	4b59      	ldr	r3, [pc, #356]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a6b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6ba:	f003 0302 	and.w	r3, r3, #2
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d0ee      	beq.n	800a6a0 <HAL_RCC_OscConfig+0x5f0>
 800a6c2:	e014      	b.n	800a6ee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6c4:	f7f7 ff94 	bl	80025f0 <HAL_GetTick>
 800a6c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a6ca:	e00a      	b.n	800a6e2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6cc:	f7f7 ff90 	bl	80025f0 <HAL_GetTick>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d901      	bls.n	800a6e2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e138      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a6e2:	4b4e      	ldr	r3, [pc, #312]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a6e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6e6:	f003 0302 	and.w	r3, r3, #2
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1ee      	bne.n	800a6cc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	f000 812d 	beq.w	800a952 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a6f8:	4b48      	ldr	r3, [pc, #288]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a700:	2b18      	cmp	r3, #24
 800a702:	f000 80bd 	beq.w	800a880 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a70a:	2b02      	cmp	r3, #2
 800a70c:	f040 809e 	bne.w	800a84c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a710:	4b42      	ldr	r3, [pc, #264]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a41      	ldr	r2, [pc, #260]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a716:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a71a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a71c:	f7f7 ff68 	bl	80025f0 <HAL_GetTick>
 800a720:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a722:	e008      	b.n	800a736 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a724:	f7f7 ff64 	bl	80025f0 <HAL_GetTick>
 800a728:	4602      	mov	r2, r0
 800a72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72c:	1ad3      	subs	r3, r2, r3
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d901      	bls.n	800a736 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a732:	2303      	movs	r3, #3
 800a734:	e10e      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a736:	4b39      	ldr	r3, [pc, #228]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d1f0      	bne.n	800a724 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a742:	4b36      	ldr	r3, [pc, #216]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a744:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a746:	4b37      	ldr	r3, [pc, #220]	@ (800a824 <HAL_RCC_OscConfig+0x774>)
 800a748:	4013      	ands	r3, r2
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a752:	0112      	lsls	r2, r2, #4
 800a754:	430a      	orrs	r2, r1
 800a756:	4931      	ldr	r1, [pc, #196]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a758:	4313      	orrs	r3, r2
 800a75a:	628b      	str	r3, [r1, #40]	@ 0x28
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a760:	3b01      	subs	r3, #1
 800a762:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a76a:	3b01      	subs	r3, #1
 800a76c:	025b      	lsls	r3, r3, #9
 800a76e:	b29b      	uxth	r3, r3
 800a770:	431a      	orrs	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a776:	3b01      	subs	r3, #1
 800a778:	041b      	lsls	r3, r3, #16
 800a77a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a77e:	431a      	orrs	r2, r3
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a784:	3b01      	subs	r3, #1
 800a786:	061b      	lsls	r3, r3, #24
 800a788:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a78c:	4923      	ldr	r1, [pc, #140]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a78e:	4313      	orrs	r3, r2
 800a790:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a792:	4b22      	ldr	r3, [pc, #136]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a796:	4a21      	ldr	r2, [pc, #132]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a798:	f023 0301 	bic.w	r3, r3, #1
 800a79c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a79e:	4b1f      	ldr	r3, [pc, #124]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a7a2:	4b21      	ldr	r3, [pc, #132]	@ (800a828 <HAL_RCC_OscConfig+0x778>)
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a7aa:	00d2      	lsls	r2, r2, #3
 800a7ac:	491b      	ldr	r1, [pc, #108]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a7b2:	4b1a      	ldr	r3, [pc, #104]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b6:	f023 020c 	bic.w	r2, r3, #12
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7be:	4917      	ldr	r1, [pc, #92]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a7c4:	4b15      	ldr	r3, [pc, #84]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c8:	f023 0202 	bic.w	r2, r3, #2
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7d0:	4912      	ldr	r1, [pc, #72]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a7d6:	4b11      	ldr	r3, [pc, #68]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7da:	4a10      	ldr	r2, [pc, #64]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e6:	4a0d      	ldr	r2, [pc, #52]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a7ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f2:	4a0a      	ldr	r2, [pc, #40]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a7f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a7fa:	4b08      	ldr	r3, [pc, #32]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7fe:	4a07      	ldr	r2, [pc, #28]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a800:	f043 0301 	orr.w	r3, r3, #1
 800a804:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a806:	4b05      	ldr	r3, [pc, #20]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a04      	ldr	r2, [pc, #16]	@ (800a81c <HAL_RCC_OscConfig+0x76c>)
 800a80c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a810:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a812:	f7f7 feed 	bl	80025f0 <HAL_GetTick>
 800a816:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a818:	e011      	b.n	800a83e <HAL_RCC_OscConfig+0x78e>
 800a81a:	bf00      	nop
 800a81c:	58024400 	.word	0x58024400
 800a820:	58024800 	.word	0x58024800
 800a824:	fffffc0c 	.word	0xfffffc0c
 800a828:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a82c:	f7f7 fee0 	bl	80025f0 <HAL_GetTick>
 800a830:	4602      	mov	r2, r0
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	1ad3      	subs	r3, r2, r3
 800a836:	2b02      	cmp	r3, #2
 800a838:	d901      	bls.n	800a83e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a83a:	2303      	movs	r3, #3
 800a83c:	e08a      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a83e:	4b47      	ldr	r3, [pc, #284]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a846:	2b00      	cmp	r3, #0
 800a848:	d0f0      	beq.n	800a82c <HAL_RCC_OscConfig+0x77c>
 800a84a:	e082      	b.n	800a952 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a84c:	4b43      	ldr	r3, [pc, #268]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a42      	ldr	r2, [pc, #264]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a856:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a858:	f7f7 feca 	bl	80025f0 <HAL_GetTick>
 800a85c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a85e:	e008      	b.n	800a872 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a860:	f7f7 fec6 	bl	80025f0 <HAL_GetTick>
 800a864:	4602      	mov	r2, r0
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d901      	bls.n	800a872 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e070      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a872:	4b3a      	ldr	r3, [pc, #232]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1f0      	bne.n	800a860 <HAL_RCC_OscConfig+0x7b0>
 800a87e:	e068      	b.n	800a952 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a880:	4b36      	ldr	r3, [pc, #216]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a884:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a886:	4b35      	ldr	r3, [pc, #212]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a88a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a890:	2b01      	cmp	r3, #1
 800a892:	d031      	beq.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	f003 0203 	and.w	r2, r3, #3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d12a      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	091b      	lsrs	r3, r3, #4
 800a8a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d122      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8bc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d11a      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	0a5b      	lsrs	r3, r3, #9
 800a8c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ce:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d111      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	0c1b      	lsrs	r3, r3, #16
 800a8d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d108      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	0e1b      	lsrs	r3, r3, #24
 800a8ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8f2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d001      	beq.n	800a8fc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e02b      	b.n	800a954 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a8fc:	4b17      	ldr	r3, [pc, #92]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a8fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a900:	08db      	lsrs	r3, r3, #3
 800a902:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a906:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d01f      	beq.n	800a952 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a912:	4b12      	ldr	r3, [pc, #72]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a916:	4a11      	ldr	r2, [pc, #68]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a918:	f023 0301 	bic.w	r3, r3, #1
 800a91c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a91e:	f7f7 fe67 	bl	80025f0 <HAL_GetTick>
 800a922:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a924:	bf00      	nop
 800a926:	f7f7 fe63 	bl	80025f0 <HAL_GetTick>
 800a92a:	4602      	mov	r2, r0
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	4293      	cmp	r3, r2
 800a930:	d0f9      	beq.n	800a926 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a932:	4b0a      	ldr	r3, [pc, #40]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a936:	4b0a      	ldr	r3, [pc, #40]	@ (800a960 <HAL_RCC_OscConfig+0x8b0>)
 800a938:	4013      	ands	r3, r2
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a93e:	00d2      	lsls	r2, r2, #3
 800a940:	4906      	ldr	r1, [pc, #24]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a942:	4313      	orrs	r3, r2
 800a944:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a946:	4b05      	ldr	r3, [pc, #20]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94a:	4a04      	ldr	r2, [pc, #16]	@ (800a95c <HAL_RCC_OscConfig+0x8ac>)
 800a94c:	f043 0301 	orr.w	r3, r3, #1
 800a950:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3730      	adds	r7, #48	@ 0x30
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	58024400 	.word	0x58024400
 800a960:	ffff0007 	.word	0xffff0007

0800a964 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b086      	sub	sp, #24
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d101      	bne.n	800a978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	e19c      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a978:	4b8a      	ldr	r3, [pc, #552]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f003 030f 	and.w	r3, r3, #15
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	429a      	cmp	r2, r3
 800a984:	d910      	bls.n	800a9a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a986:	4b87      	ldr	r3, [pc, #540]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f023 020f 	bic.w	r2, r3, #15
 800a98e:	4985      	ldr	r1, [pc, #532]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	4313      	orrs	r3, r2
 800a994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a996:	4b83      	ldr	r3, [pc, #524]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f003 030f 	and.w	r3, r3, #15
 800a99e:	683a      	ldr	r2, [r7, #0]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d001      	beq.n	800a9a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	e184      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f003 0304 	and.w	r3, r3, #4
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d010      	beq.n	800a9d6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	691a      	ldr	r2, [r3, #16]
 800a9b8:	4b7b      	ldr	r3, [pc, #492]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800a9ba:	699b      	ldr	r3, [r3, #24]
 800a9bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d908      	bls.n	800a9d6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a9c4:	4b78      	ldr	r3, [pc, #480]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	691b      	ldr	r3, [r3, #16]
 800a9d0:	4975      	ldr	r1, [pc, #468]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f003 0308 	and.w	r3, r3, #8
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d010      	beq.n	800aa04 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	695a      	ldr	r2, [r3, #20]
 800a9e6:	4b70      	ldr	r3, [pc, #448]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800a9e8:	69db      	ldr	r3, [r3, #28]
 800a9ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d908      	bls.n	800aa04 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a9f2:	4b6d      	ldr	r3, [pc, #436]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800a9f4:	69db      	ldr	r3, [r3, #28]
 800a9f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	695b      	ldr	r3, [r3, #20]
 800a9fe:	496a      	ldr	r1, [pc, #424]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa00:	4313      	orrs	r3, r2
 800aa02:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 0310 	and.w	r3, r3, #16
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d010      	beq.n	800aa32 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	699a      	ldr	r2, [r3, #24]
 800aa14:	4b64      	ldr	r3, [pc, #400]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa16:	69db      	ldr	r3, [r3, #28]
 800aa18:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d908      	bls.n	800aa32 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aa20:	4b61      	ldr	r3, [pc, #388]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa22:	69db      	ldr	r3, [r3, #28]
 800aa24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	495e      	ldr	r1, [pc, #376]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 0320 	and.w	r3, r3, #32
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d010      	beq.n	800aa60 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	69da      	ldr	r2, [r3, #28]
 800aa42:	4b59      	ldr	r3, [pc, #356]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa44:	6a1b      	ldr	r3, [r3, #32]
 800aa46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d908      	bls.n	800aa60 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aa4e:	4b56      	ldr	r3, [pc, #344]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa50:	6a1b      	ldr	r3, [r3, #32]
 800aa52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	69db      	ldr	r3, [r3, #28]
 800aa5a:	4953      	ldr	r1, [pc, #332]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f003 0302 	and.w	r3, r3, #2
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d010      	beq.n	800aa8e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	68da      	ldr	r2, [r3, #12]
 800aa70:	4b4d      	ldr	r3, [pc, #308]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	f003 030f 	and.w	r3, r3, #15
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d908      	bls.n	800aa8e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa7c:	4b4a      	ldr	r3, [pc, #296]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa7e:	699b      	ldr	r3, [r3, #24]
 800aa80:	f023 020f 	bic.w	r2, r3, #15
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	68db      	ldr	r3, [r3, #12]
 800aa88:	4947      	ldr	r1, [pc, #284]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f003 0301 	and.w	r3, r3, #1
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d055      	beq.n	800ab46 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800aa9a:	4b43      	ldr	r3, [pc, #268]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aa9c:	699b      	ldr	r3, [r3, #24]
 800aa9e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	4940      	ldr	r1, [pc, #256]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d107      	bne.n	800aac4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aab4:	4b3c      	ldr	r3, [pc, #240]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d121      	bne.n	800ab04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800aac0:	2301      	movs	r3, #1
 800aac2:	e0f6      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	685b      	ldr	r3, [r3, #4]
 800aac8:	2b03      	cmp	r3, #3
 800aaca:	d107      	bne.n	800aadc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aacc:	4b36      	ldr	r3, [pc, #216]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d115      	bne.n	800ab04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	e0ea      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d107      	bne.n	800aaf4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aae4:	4b30      	ldr	r3, [pc, #192]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d109      	bne.n	800ab04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	e0de      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aaf4:	4b2c      	ldr	r3, [pc, #176]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f003 0304 	and.w	r3, r3, #4
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d101      	bne.n	800ab04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ab00:	2301      	movs	r3, #1
 800ab02:	e0d6      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ab04:	4b28      	ldr	r3, [pc, #160]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	f023 0207 	bic.w	r2, r3, #7
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	4925      	ldr	r1, [pc, #148]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab12:	4313      	orrs	r3, r2
 800ab14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab16:	f7f7 fd6b 	bl	80025f0 <HAL_GetTick>
 800ab1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab1c:	e00a      	b.n	800ab34 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab1e:	f7f7 fd67 	bl	80025f0 <HAL_GetTick>
 800ab22:	4602      	mov	r2, r0
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	1ad3      	subs	r3, r2, r3
 800ab28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d901      	bls.n	800ab34 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ab30:	2303      	movs	r3, #3
 800ab32:	e0be      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab34:	4b1c      	ldr	r3, [pc, #112]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab36:	691b      	ldr	r3, [r3, #16]
 800ab38:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	00db      	lsls	r3, r3, #3
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d1eb      	bne.n	800ab1e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f003 0302 	and.w	r3, r3, #2
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d010      	beq.n	800ab74 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	68da      	ldr	r2, [r3, #12]
 800ab56:	4b14      	ldr	r3, [pc, #80]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab58:	699b      	ldr	r3, [r3, #24]
 800ab5a:	f003 030f 	and.w	r3, r3, #15
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d208      	bcs.n	800ab74 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab62:	4b11      	ldr	r3, [pc, #68]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab64:	699b      	ldr	r3, [r3, #24]
 800ab66:	f023 020f 	bic.w	r2, r3, #15
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	490e      	ldr	r1, [pc, #56]	@ (800aba8 <HAL_RCC_ClockConfig+0x244>)
 800ab70:	4313      	orrs	r3, r2
 800ab72:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ab74:	4b0b      	ldr	r3, [pc, #44]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 030f 	and.w	r3, r3, #15
 800ab7c:	683a      	ldr	r2, [r7, #0]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d214      	bcs.n	800abac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab82:	4b08      	ldr	r3, [pc, #32]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f023 020f 	bic.w	r2, r3, #15
 800ab8a:	4906      	ldr	r1, [pc, #24]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab92:	4b04      	ldr	r3, [pc, #16]	@ (800aba4 <HAL_RCC_ClockConfig+0x240>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f003 030f 	and.w	r3, r3, #15
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d005      	beq.n	800abac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	e086      	b.n	800acb2 <HAL_RCC_ClockConfig+0x34e>
 800aba4:	52002000 	.word	0x52002000
 800aba8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f003 0304 	and.w	r3, r3, #4
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d010      	beq.n	800abda <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	691a      	ldr	r2, [r3, #16]
 800abbc:	4b3f      	ldr	r3, [pc, #252]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d208      	bcs.n	800abda <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800abc8:	4b3c      	ldr	r3, [pc, #240]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800abca:	699b      	ldr	r3, [r3, #24]
 800abcc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	691b      	ldr	r3, [r3, #16]
 800abd4:	4939      	ldr	r1, [pc, #228]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800abd6:	4313      	orrs	r3, r2
 800abd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f003 0308 	and.w	r3, r3, #8
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d010      	beq.n	800ac08 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	695a      	ldr	r2, [r3, #20]
 800abea:	4b34      	ldr	r3, [pc, #208]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800abec:	69db      	ldr	r3, [r3, #28]
 800abee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d208      	bcs.n	800ac08 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800abf6:	4b31      	ldr	r3, [pc, #196]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800abf8:	69db      	ldr	r3, [r3, #28]
 800abfa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	695b      	ldr	r3, [r3, #20]
 800ac02:	492e      	ldr	r1, [pc, #184]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac04:	4313      	orrs	r3, r2
 800ac06:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f003 0310 	and.w	r3, r3, #16
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d010      	beq.n	800ac36 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	699a      	ldr	r2, [r3, #24]
 800ac18:	4b28      	ldr	r3, [pc, #160]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac1a:	69db      	ldr	r3, [r3, #28]
 800ac1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d208      	bcs.n	800ac36 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ac24:	4b25      	ldr	r3, [pc, #148]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac26:	69db      	ldr	r3, [r3, #28]
 800ac28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	699b      	ldr	r3, [r3, #24]
 800ac30:	4922      	ldr	r1, [pc, #136]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac32:	4313      	orrs	r3, r2
 800ac34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f003 0320 	and.w	r3, r3, #32
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d010      	beq.n	800ac64 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	69da      	ldr	r2, [r3, #28]
 800ac46:	4b1d      	ldr	r3, [pc, #116]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac48:	6a1b      	ldr	r3, [r3, #32]
 800ac4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d208      	bcs.n	800ac64 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ac52:	4b1a      	ldr	r3, [pc, #104]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac54:	6a1b      	ldr	r3, [r3, #32]
 800ac56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	69db      	ldr	r3, [r3, #28]
 800ac5e:	4917      	ldr	r1, [pc, #92]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac60:	4313      	orrs	r3, r2
 800ac62:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ac64:	f000 f834 	bl	800acd0 <HAL_RCC_GetSysClockFreq>
 800ac68:	4602      	mov	r2, r0
 800ac6a:	4b14      	ldr	r3, [pc, #80]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac6c:	699b      	ldr	r3, [r3, #24]
 800ac6e:	0a1b      	lsrs	r3, r3, #8
 800ac70:	f003 030f 	and.w	r3, r3, #15
 800ac74:	4912      	ldr	r1, [pc, #72]	@ (800acc0 <HAL_RCC_ClockConfig+0x35c>)
 800ac76:	5ccb      	ldrb	r3, [r1, r3]
 800ac78:	f003 031f 	and.w	r3, r3, #31
 800ac7c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac80:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac82:	4b0e      	ldr	r3, [pc, #56]	@ (800acbc <HAL_RCC_ClockConfig+0x358>)
 800ac84:	699b      	ldr	r3, [r3, #24]
 800ac86:	f003 030f 	and.w	r3, r3, #15
 800ac8a:	4a0d      	ldr	r2, [pc, #52]	@ (800acc0 <HAL_RCC_ClockConfig+0x35c>)
 800ac8c:	5cd3      	ldrb	r3, [r2, r3]
 800ac8e:	f003 031f 	and.w	r3, r3, #31
 800ac92:	693a      	ldr	r2, [r7, #16]
 800ac94:	fa22 f303 	lsr.w	r3, r2, r3
 800ac98:	4a0a      	ldr	r2, [pc, #40]	@ (800acc4 <HAL_RCC_ClockConfig+0x360>)
 800ac9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ac9c:	4a0a      	ldr	r2, [pc, #40]	@ (800acc8 <HAL_RCC_ClockConfig+0x364>)
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800aca2:	4b0a      	ldr	r3, [pc, #40]	@ (800accc <HAL_RCC_ClockConfig+0x368>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7f7 fc58 	bl	800255c <HAL_InitTick>
 800acac:	4603      	mov	r3, r0
 800acae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800acb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3718      	adds	r7, #24
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	58024400 	.word	0x58024400
 800acc0:	08014768 	.word	0x08014768
 800acc4:	24000004 	.word	0x24000004
 800acc8:	24000000 	.word	0x24000000
 800accc:	24000008 	.word	0x24000008

0800acd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b089      	sub	sp, #36	@ 0x24
 800acd4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800acd6:	4bb3      	ldr	r3, [pc, #716]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800acde:	2b18      	cmp	r3, #24
 800ace0:	f200 8155 	bhi.w	800af8e <HAL_RCC_GetSysClockFreq+0x2be>
 800ace4:	a201      	add	r2, pc, #4	@ (adr r2, 800acec <HAL_RCC_GetSysClockFreq+0x1c>)
 800ace6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acea:	bf00      	nop
 800acec:	0800ad51 	.word	0x0800ad51
 800acf0:	0800af8f 	.word	0x0800af8f
 800acf4:	0800af8f 	.word	0x0800af8f
 800acf8:	0800af8f 	.word	0x0800af8f
 800acfc:	0800af8f 	.word	0x0800af8f
 800ad00:	0800af8f 	.word	0x0800af8f
 800ad04:	0800af8f 	.word	0x0800af8f
 800ad08:	0800af8f 	.word	0x0800af8f
 800ad0c:	0800ad77 	.word	0x0800ad77
 800ad10:	0800af8f 	.word	0x0800af8f
 800ad14:	0800af8f 	.word	0x0800af8f
 800ad18:	0800af8f 	.word	0x0800af8f
 800ad1c:	0800af8f 	.word	0x0800af8f
 800ad20:	0800af8f 	.word	0x0800af8f
 800ad24:	0800af8f 	.word	0x0800af8f
 800ad28:	0800af8f 	.word	0x0800af8f
 800ad2c:	0800ad7d 	.word	0x0800ad7d
 800ad30:	0800af8f 	.word	0x0800af8f
 800ad34:	0800af8f 	.word	0x0800af8f
 800ad38:	0800af8f 	.word	0x0800af8f
 800ad3c:	0800af8f 	.word	0x0800af8f
 800ad40:	0800af8f 	.word	0x0800af8f
 800ad44:	0800af8f 	.word	0x0800af8f
 800ad48:	0800af8f 	.word	0x0800af8f
 800ad4c:	0800ad83 	.word	0x0800ad83
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad50:	4b94      	ldr	r3, [pc, #592]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 0320 	and.w	r3, r3, #32
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d009      	beq.n	800ad70 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad5c:	4b91      	ldr	r3, [pc, #580]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	08db      	lsrs	r3, r3, #3
 800ad62:	f003 0303 	and.w	r3, r3, #3
 800ad66:	4a90      	ldr	r2, [pc, #576]	@ (800afa8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ad68:	fa22 f303 	lsr.w	r3, r2, r3
 800ad6c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800ad6e:	e111      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ad70:	4b8d      	ldr	r3, [pc, #564]	@ (800afa8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ad72:	61bb      	str	r3, [r7, #24]
      break;
 800ad74:	e10e      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ad76:	4b8d      	ldr	r3, [pc, #564]	@ (800afac <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ad78:	61bb      	str	r3, [r7, #24]
      break;
 800ad7a:	e10b      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ad7c:	4b8c      	ldr	r3, [pc, #560]	@ (800afb0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ad7e:	61bb      	str	r3, [r7, #24]
      break;
 800ad80:	e108      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad82:	4b88      	ldr	r3, [pc, #544]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad86:	f003 0303 	and.w	r3, r3, #3
 800ad8a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ad8c:	4b85      	ldr	r3, [pc, #532]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad90:	091b      	lsrs	r3, r3, #4
 800ad92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad96:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ad98:	4b82      	ldr	r3, [pc, #520]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9c:	f003 0301 	and.w	r3, r3, #1
 800ada0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ada2:	4b80      	ldr	r3, [pc, #512]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ada4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ada6:	08db      	lsrs	r3, r3, #3
 800ada8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	fb02 f303 	mul.w	r3, r2, r3
 800adb2:	ee07 3a90 	vmov	s15, r3
 800adb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f000 80e1 	beq.w	800af88 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	2b02      	cmp	r3, #2
 800adca:	f000 8083 	beq.w	800aed4 <HAL_RCC_GetSysClockFreq+0x204>
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	2b02      	cmp	r3, #2
 800add2:	f200 80a1 	bhi.w	800af18 <HAL_RCC_GetSysClockFreq+0x248>
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d003      	beq.n	800ade4 <HAL_RCC_GetSysClockFreq+0x114>
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	2b01      	cmp	r3, #1
 800ade0:	d056      	beq.n	800ae90 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ade2:	e099      	b.n	800af18 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ade4:	4b6f      	ldr	r3, [pc, #444]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f003 0320 	and.w	r3, r3, #32
 800adec:	2b00      	cmp	r3, #0
 800adee:	d02d      	beq.n	800ae4c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800adf0:	4b6c      	ldr	r3, [pc, #432]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	08db      	lsrs	r3, r3, #3
 800adf6:	f003 0303 	and.w	r3, r3, #3
 800adfa:	4a6b      	ldr	r2, [pc, #428]	@ (800afa8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800adfc:	fa22 f303 	lsr.w	r3, r2, r3
 800ae00:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	ee07 3a90 	vmov	s15, r3
 800ae08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	ee07 3a90 	vmov	s15, r3
 800ae12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae1a:	4b62      	ldr	r3, [pc, #392]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ae1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae22:	ee07 3a90 	vmov	s15, r3
 800ae26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae2a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ae2e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800afb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ae32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae46:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ae4a:	e087      	b.n	800af5c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae4c:	693b      	ldr	r3, [r7, #16]
 800ae4e:	ee07 3a90 	vmov	s15, r3
 800ae52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae56:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800afb8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ae5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae5e:	4b51      	ldr	r3, [pc, #324]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ae60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae66:	ee07 3a90 	vmov	s15, r3
 800ae6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae6e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ae72:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800afb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ae76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ae8e:	e065      	b.n	800af5c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	ee07 3a90 	vmov	s15, r3
 800ae96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae9a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800afbc <HAL_RCC_GetSysClockFreq+0x2ec>
 800ae9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aea2:	4b40      	ldr	r3, [pc, #256]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeaa:	ee07 3a90 	vmov	s15, r3
 800aeae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeb2:	ed97 6a02 	vldr	s12, [r7, #8]
 800aeb6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800afb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aeba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aece:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aed2:	e043      	b.n	800af5c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	ee07 3a90 	vmov	s15, r3
 800aeda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aede:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800afc0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800aee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aee6:	4b2f      	ldr	r3, [pc, #188]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeee:	ee07 3a90 	vmov	s15, r3
 800aef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aef6:	ed97 6a02 	vldr	s12, [r7, #8]
 800aefa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800afb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aefe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800af16:	e021      	b.n	800af5c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	ee07 3a90 	vmov	s15, r3
 800af1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af22:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800afbc <HAL_RCC_GetSysClockFreq+0x2ec>
 800af26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af2a:	4b1e      	ldr	r3, [pc, #120]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af32:	ee07 3a90 	vmov	s15, r3
 800af36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af3a:	ed97 6a02 	vldr	s12, [r7, #8]
 800af3e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800afb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800af42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800af5a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800af5c:	4b11      	ldr	r3, [pc, #68]	@ (800afa4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af60:	0a5b      	lsrs	r3, r3, #9
 800af62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af66:	3301      	adds	r3, #1
 800af68:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	ee07 3a90 	vmov	s15, r3
 800af70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800af74:	edd7 6a07 	vldr	s13, [r7, #28]
 800af78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af80:	ee17 3a90 	vmov	r3, s15
 800af84:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800af86:	e005      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800af88:	2300      	movs	r3, #0
 800af8a:	61bb      	str	r3, [r7, #24]
      break;
 800af8c:	e002      	b.n	800af94 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800af8e:	4b07      	ldr	r3, [pc, #28]	@ (800afac <HAL_RCC_GetSysClockFreq+0x2dc>)
 800af90:	61bb      	str	r3, [r7, #24]
      break;
 800af92:	bf00      	nop
  }

  return sysclockfreq;
 800af94:	69bb      	ldr	r3, [r7, #24]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3724      	adds	r7, #36	@ 0x24
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	58024400 	.word	0x58024400
 800afa8:	03d09000 	.word	0x03d09000
 800afac:	003d0900 	.word	0x003d0900
 800afb0:	017d7840 	.word	0x017d7840
 800afb4:	46000000 	.word	0x46000000
 800afb8:	4c742400 	.word	0x4c742400
 800afbc:	4a742400 	.word	0x4a742400
 800afc0:	4bbebc20 	.word	0x4bbebc20

0800afc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800afca:	f7ff fe81 	bl	800acd0 <HAL_RCC_GetSysClockFreq>
 800afce:	4602      	mov	r2, r0
 800afd0:	4b10      	ldr	r3, [pc, #64]	@ (800b014 <HAL_RCC_GetHCLKFreq+0x50>)
 800afd2:	699b      	ldr	r3, [r3, #24]
 800afd4:	0a1b      	lsrs	r3, r3, #8
 800afd6:	f003 030f 	and.w	r3, r3, #15
 800afda:	490f      	ldr	r1, [pc, #60]	@ (800b018 <HAL_RCC_GetHCLKFreq+0x54>)
 800afdc:	5ccb      	ldrb	r3, [r1, r3]
 800afde:	f003 031f 	and.w	r3, r3, #31
 800afe2:	fa22 f303 	lsr.w	r3, r2, r3
 800afe6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800afe8:	4b0a      	ldr	r3, [pc, #40]	@ (800b014 <HAL_RCC_GetHCLKFreq+0x50>)
 800afea:	699b      	ldr	r3, [r3, #24]
 800afec:	f003 030f 	and.w	r3, r3, #15
 800aff0:	4a09      	ldr	r2, [pc, #36]	@ (800b018 <HAL_RCC_GetHCLKFreq+0x54>)
 800aff2:	5cd3      	ldrb	r3, [r2, r3]
 800aff4:	f003 031f 	and.w	r3, r3, #31
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	fa22 f303 	lsr.w	r3, r2, r3
 800affe:	4a07      	ldr	r2, [pc, #28]	@ (800b01c <HAL_RCC_GetHCLKFreq+0x58>)
 800b000:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b002:	4a07      	ldr	r2, [pc, #28]	@ (800b020 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b008:	4b04      	ldr	r3, [pc, #16]	@ (800b01c <HAL_RCC_GetHCLKFreq+0x58>)
 800b00a:	681b      	ldr	r3, [r3, #0]
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}
 800b014:	58024400 	.word	0x58024400
 800b018:	08014768 	.word	0x08014768
 800b01c:	24000004 	.word	0x24000004
 800b020:	24000000 	.word	0x24000000

0800b024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b028:	f7ff ffcc 	bl	800afc4 <HAL_RCC_GetHCLKFreq>
 800b02c:	4602      	mov	r2, r0
 800b02e:	4b06      	ldr	r3, [pc, #24]	@ (800b048 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b030:	69db      	ldr	r3, [r3, #28]
 800b032:	091b      	lsrs	r3, r3, #4
 800b034:	f003 0307 	and.w	r3, r3, #7
 800b038:	4904      	ldr	r1, [pc, #16]	@ (800b04c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b03a:	5ccb      	ldrb	r3, [r1, r3]
 800b03c:	f003 031f 	and.w	r3, r3, #31
 800b040:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b044:	4618      	mov	r0, r3
 800b046:	bd80      	pop	{r7, pc}
 800b048:	58024400 	.word	0x58024400
 800b04c:	08014768 	.word	0x08014768

0800b050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b054:	f7ff ffb6 	bl	800afc4 <HAL_RCC_GetHCLKFreq>
 800b058:	4602      	mov	r2, r0
 800b05a:	4b06      	ldr	r3, [pc, #24]	@ (800b074 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	0a1b      	lsrs	r3, r3, #8
 800b060:	f003 0307 	and.w	r3, r3, #7
 800b064:	4904      	ldr	r1, [pc, #16]	@ (800b078 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b066:	5ccb      	ldrb	r3, [r1, r3]
 800b068:	f003 031f 	and.w	r3, r3, #31
 800b06c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b070:	4618      	mov	r0, r3
 800b072:	bd80      	pop	{r7, pc}
 800b074:	58024400 	.word	0x58024400
 800b078:	08014768 	.word	0x08014768

0800b07c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b07c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b080:	b0ca      	sub	sp, #296	@ 0x128
 800b082:	af00      	add	r7, sp, #0
 800b084:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b088:	2300      	movs	r3, #0
 800b08a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b08e:	2300      	movs	r3, #0
 800b090:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b0a0:	2500      	movs	r5, #0
 800b0a2:	ea54 0305 	orrs.w	r3, r4, r5
 800b0a6:	d049      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b0ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b0b2:	d02f      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b0b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b0b8:	d828      	bhi.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b0ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b0be:	d01a      	beq.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b0c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b0c4:	d822      	bhi.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d003      	beq.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b0ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0ce:	d007      	beq.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b0d0:	e01c      	b.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0d2:	4bb8      	ldr	r3, [pc, #736]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d6:	4ab7      	ldr	r2, [pc, #732]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b0dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b0de:	e01a      	b.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0e4:	3308      	adds	r3, #8
 800b0e6:	2102      	movs	r1, #2
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f002 fb61 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b0f4:	e00f      	b.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0fa:	3328      	adds	r3, #40	@ 0x28
 800b0fc:	2102      	movs	r1, #2
 800b0fe:	4618      	mov	r0, r3
 800b100:	f002 fc08 	bl	800d914 <RCCEx_PLL3_Config>
 800b104:	4603      	mov	r3, r0
 800b106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b10a:	e004      	b.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b10c:	2301      	movs	r3, #1
 800b10e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b112:	e000      	b.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b114:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d10a      	bne.n	800b134 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b11e:	4ba5      	ldr	r3, [pc, #660]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b122:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b12a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b12c:	4aa1      	ldr	r2, [pc, #644]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b12e:	430b      	orrs	r3, r1
 800b130:	6513      	str	r3, [r2, #80]	@ 0x50
 800b132:	e003      	b.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b138:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b13c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b144:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b148:	f04f 0900 	mov.w	r9, #0
 800b14c:	ea58 0309 	orrs.w	r3, r8, r9
 800b150:	d047      	beq.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b158:	2b04      	cmp	r3, #4
 800b15a:	d82a      	bhi.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b15c:	a201      	add	r2, pc, #4	@ (adr r2, 800b164 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b15e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b162:	bf00      	nop
 800b164:	0800b179 	.word	0x0800b179
 800b168:	0800b187 	.word	0x0800b187
 800b16c:	0800b19d 	.word	0x0800b19d
 800b170:	0800b1bb 	.word	0x0800b1bb
 800b174:	0800b1bb 	.word	0x0800b1bb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b178:	4b8e      	ldr	r3, [pc, #568]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17c:	4a8d      	ldr	r2, [pc, #564]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b17e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b182:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b184:	e01a      	b.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b18a:	3308      	adds	r3, #8
 800b18c:	2100      	movs	r1, #0
 800b18e:	4618      	mov	r0, r3
 800b190:	f002 fb0e 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b194:	4603      	mov	r3, r0
 800b196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b19a:	e00f      	b.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b19c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1a0:	3328      	adds	r3, #40	@ 0x28
 800b1a2:	2100      	movs	r1, #0
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f002 fbb5 	bl	800d914 <RCCEx_PLL3_Config>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b1b0:	e004      	b.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b1b8:	e000      	b.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b1ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10a      	bne.n	800b1da <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b1c4:	4b7b      	ldr	r3, [pc, #492]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b1c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1c8:	f023 0107 	bic.w	r1, r3, #7
 800b1cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1d2:	4a78      	ldr	r2, [pc, #480]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b1d4:	430b      	orrs	r3, r1
 800b1d6:	6513      	str	r3, [r2, #80]	@ 0x50
 800b1d8:	e003      	b.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ea:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b1ee:	f04f 0b00 	mov.w	fp, #0
 800b1f2:	ea5a 030b 	orrs.w	r3, sl, fp
 800b1f6:	d04c      	beq.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b202:	d030      	beq.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b208:	d829      	bhi.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b20a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b20c:	d02d      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b20e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b210:	d825      	bhi.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b212:	2b80      	cmp	r3, #128	@ 0x80
 800b214:	d018      	beq.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b216:	2b80      	cmp	r3, #128	@ 0x80
 800b218:	d821      	bhi.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d002      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b21e:	2b40      	cmp	r3, #64	@ 0x40
 800b220:	d007      	beq.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b222:	e01c      	b.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b224:	4b63      	ldr	r3, [pc, #396]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b228:	4a62      	ldr	r2, [pc, #392]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b22a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b22e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b230:	e01c      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b236:	3308      	adds	r3, #8
 800b238:	2100      	movs	r1, #0
 800b23a:	4618      	mov	r0, r3
 800b23c:	f002 fab8 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b240:	4603      	mov	r3, r0
 800b242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b246:	e011      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b24c:	3328      	adds	r3, #40	@ 0x28
 800b24e:	2100      	movs	r1, #0
 800b250:	4618      	mov	r0, r3
 800b252:	f002 fb5f 	bl	800d914 <RCCEx_PLL3_Config>
 800b256:	4603      	mov	r3, r0
 800b258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b25c:	e006      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b264:	e002      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b266:	bf00      	nop
 800b268:	e000      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b26a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b26c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b270:	2b00      	cmp	r3, #0
 800b272:	d10a      	bne.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b274:	4b4f      	ldr	r3, [pc, #316]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b278:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b27c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b282:	4a4c      	ldr	r2, [pc, #304]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b284:	430b      	orrs	r3, r1
 800b286:	6513      	str	r3, [r2, #80]	@ 0x50
 800b288:	e003      	b.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b28a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b28e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b29e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b2a8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b2ac:	460b      	mov	r3, r1
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	d053      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b2ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b2be:	d035      	beq.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b2c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b2c4:	d82e      	bhi.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b2c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b2ca:	d031      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b2cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b2d0:	d828      	bhi.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b2d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2d6:	d01a      	beq.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b2d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2dc:	d822      	bhi.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d003      	beq.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b2e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b2e6:	d007      	beq.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b2e8:	e01c      	b.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2ea:	4b32      	ldr	r3, [pc, #200]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2ee:	4a31      	ldr	r2, [pc, #196]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b2f6:	e01c      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b2f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2fc:	3308      	adds	r3, #8
 800b2fe:	2100      	movs	r1, #0
 800b300:	4618      	mov	r0, r3
 800b302:	f002 fa55 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b306:	4603      	mov	r3, r0
 800b308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b30c:	e011      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b312:	3328      	adds	r3, #40	@ 0x28
 800b314:	2100      	movs	r1, #0
 800b316:	4618      	mov	r0, r3
 800b318:	f002 fafc 	bl	800d914 <RCCEx_PLL3_Config>
 800b31c:	4603      	mov	r3, r0
 800b31e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b322:	e006      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b324:	2301      	movs	r3, #1
 800b326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b32a:	e002      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b32c:	bf00      	nop
 800b32e:	e000      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b330:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b336:	2b00      	cmp	r3, #0
 800b338:	d10b      	bne.n	800b352 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b33a:	4b1e      	ldr	r3, [pc, #120]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b33c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b33e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b346:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b34a:	4a1a      	ldr	r2, [pc, #104]	@ (800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b34c:	430b      	orrs	r3, r1
 800b34e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b350:	e003      	b.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b356:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b35a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b362:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b366:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b36a:	2300      	movs	r3, #0
 800b36c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b370:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b374:	460b      	mov	r3, r1
 800b376:	4313      	orrs	r3, r2
 800b378:	d056      	beq.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b37a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b37e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b382:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b386:	d038      	beq.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b388:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b38c:	d831      	bhi.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b38e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b392:	d034      	beq.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b394:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b398:	d82b      	bhi.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b39a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b39e:	d01d      	beq.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b3a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b3a4:	d825      	bhi.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d006      	beq.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b3aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3ae:	d00a      	beq.n	800b3c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b3b0:	e01f      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b3b2:	bf00      	nop
 800b3b4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3b8:	4ba2      	ldr	r3, [pc, #648]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b3ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3bc:	4aa1      	ldr	r2, [pc, #644]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b3be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3c4:	e01c      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f002 f9ee 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b3da:	e011      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3e0:	3328      	adds	r3, #40	@ 0x28
 800b3e2:	2100      	movs	r1, #0
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f002 fa95 	bl	800d914 <RCCEx_PLL3_Config>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b3f0:	e006      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3f8:	e002      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b3fa:	bf00      	nop
 800b3fc:	e000      	b.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b3fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b404:	2b00      	cmp	r3, #0
 800b406:	d10b      	bne.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b408:	4b8e      	ldr	r3, [pc, #568]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b40a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b40c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b414:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b418:	4a8a      	ldr	r2, [pc, #552]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b41a:	430b      	orrs	r3, r1
 800b41c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b41e:	e003      	b.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b424:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b430:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b434:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b438:	2300      	movs	r3, #0
 800b43a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b43e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b442:	460b      	mov	r3, r1
 800b444:	4313      	orrs	r3, r2
 800b446:	d03a      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b44c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b44e:	2b30      	cmp	r3, #48	@ 0x30
 800b450:	d01f      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b452:	2b30      	cmp	r3, #48	@ 0x30
 800b454:	d819      	bhi.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b456:	2b20      	cmp	r3, #32
 800b458:	d00c      	beq.n	800b474 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b45a:	2b20      	cmp	r3, #32
 800b45c:	d815      	bhi.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d019      	beq.n	800b496 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b462:	2b10      	cmp	r3, #16
 800b464:	d111      	bne.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b466:	4b77      	ldr	r3, [pc, #476]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b46a:	4a76      	ldr	r2, [pc, #472]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b46c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b470:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b472:	e011      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b478:	3308      	adds	r3, #8
 800b47a:	2102      	movs	r1, #2
 800b47c:	4618      	mov	r0, r3
 800b47e:	f002 f997 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b482:	4603      	mov	r3, r0
 800b484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b488:	e006      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b490:	e002      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b492:	bf00      	nop
 800b494:	e000      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b496:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d10a      	bne.n	800b4b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b4a0:	4b68      	ldr	r3, [pc, #416]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b4a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4a4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b4a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4ae:	4a65      	ldr	r2, [pc, #404]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b4b0:	430b      	orrs	r3, r1
 800b4b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b4b4:	e003      	b.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b4be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b4ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b4d4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b4d8:	460b      	mov	r3, r1
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	d051      	beq.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4e8:	d035      	beq.n	800b556 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b4ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4ee:	d82e      	bhi.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b4f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4f4:	d031      	beq.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b4f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4fa:	d828      	bhi.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b4fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b500:	d01a      	beq.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b502:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b506:	d822      	bhi.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d003      	beq.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b50c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b510:	d007      	beq.n	800b522 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b512:	e01c      	b.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b514:	4b4b      	ldr	r3, [pc, #300]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b518:	4a4a      	ldr	r2, [pc, #296]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b51a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b51e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b520:	e01c      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b526:	3308      	adds	r3, #8
 800b528:	2100      	movs	r1, #0
 800b52a:	4618      	mov	r0, r3
 800b52c:	f002 f940 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b530:	4603      	mov	r3, r0
 800b532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b536:	e011      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b53c:	3328      	adds	r3, #40	@ 0x28
 800b53e:	2100      	movs	r1, #0
 800b540:	4618      	mov	r0, r3
 800b542:	f002 f9e7 	bl	800d914 <RCCEx_PLL3_Config>
 800b546:	4603      	mov	r3, r0
 800b548:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b54c:	e006      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b54e:	2301      	movs	r3, #1
 800b550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b554:	e002      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b556:	bf00      	nop
 800b558:	e000      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b55a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b55c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10a      	bne.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b564:	4b37      	ldr	r3, [pc, #220]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b566:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b568:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b56c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b572:	4a34      	ldr	r2, [pc, #208]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b574:	430b      	orrs	r3, r1
 800b576:	6513      	str	r3, [r2, #80]	@ 0x50
 800b578:	e003      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b57a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b57e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b58e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b592:	2300      	movs	r3, #0
 800b594:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b598:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b59c:	460b      	mov	r3, r1
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	d056      	beq.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b5a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b5a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b5ac:	d033      	beq.n	800b616 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b5ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b5b2:	d82c      	bhi.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b5b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b5b8:	d02f      	beq.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b5ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b5be:	d826      	bhi.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b5c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b5c4:	d02b      	beq.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b5c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b5ca:	d820      	bhi.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b5cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5d0:	d012      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b5d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5d6:	d81a      	bhi.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d022      	beq.n	800b622 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b5dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5e0:	d115      	bne.n	800b60e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5e6:	3308      	adds	r3, #8
 800b5e8:	2101      	movs	r1, #1
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f002 f8e0 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b5f6:	e015      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5fc:	3328      	adds	r3, #40	@ 0x28
 800b5fe:	2101      	movs	r1, #1
 800b600:	4618      	mov	r0, r3
 800b602:	f002 f987 	bl	800d914 <RCCEx_PLL3_Config>
 800b606:	4603      	mov	r3, r0
 800b608:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b60c:	e00a      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b60e:	2301      	movs	r3, #1
 800b610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b614:	e006      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b616:	bf00      	nop
 800b618:	e004      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b61a:	bf00      	nop
 800b61c:	e002      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b61e:	bf00      	nop
 800b620:	e000      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b622:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d10d      	bne.n	800b648 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b62c:	4b05      	ldr	r3, [pc, #20]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b62e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b630:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b638:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b63a:	4a02      	ldr	r2, [pc, #8]	@ (800b644 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b63c:	430b      	orrs	r3, r1
 800b63e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b640:	e006      	b.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b642:	bf00      	nop
 800b644:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b648:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b64c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b658:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b65c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b660:	2300      	movs	r3, #0
 800b662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b666:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b66a:	460b      	mov	r3, r1
 800b66c:	4313      	orrs	r3, r2
 800b66e:	d055      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b674:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b678:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b67c:	d033      	beq.n	800b6e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b67e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b682:	d82c      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b688:	d02f      	beq.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b68a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b68e:	d826      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b690:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b694:	d02b      	beq.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b696:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b69a:	d820      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b69c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6a0:	d012      	beq.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b6a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6a6:	d81a      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d022      	beq.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b6ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b6b0:	d115      	bne.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6b6:	3308      	adds	r3, #8
 800b6b8:	2101      	movs	r1, #1
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f002 f878 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b6c6:	e015      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6cc:	3328      	adds	r3, #40	@ 0x28
 800b6ce:	2101      	movs	r1, #1
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f002 f91f 	bl	800d914 <RCCEx_PLL3_Config>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b6dc:	e00a      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6e4:	e006      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b6e6:	bf00      	nop
 800b6e8:	e004      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b6ea:	bf00      	nop
 800b6ec:	e002      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b6ee:	bf00      	nop
 800b6f0:	e000      	b.n	800b6f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b6f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d10b      	bne.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b6fc:	4ba3      	ldr	r3, [pc, #652]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b700:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b708:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b70c:	4a9f      	ldr	r2, [pc, #636]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b70e:	430b      	orrs	r3, r1
 800b710:	6593      	str	r3, [r2, #88]	@ 0x58
 800b712:	e003      	b.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b71c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b724:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b72c:	2300      	movs	r3, #0
 800b72e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b732:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b736:	460b      	mov	r3, r1
 800b738:	4313      	orrs	r3, r2
 800b73a:	d037      	beq.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b73c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b742:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b746:	d00e      	beq.n	800b766 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b74c:	d816      	bhi.n	800b77c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d018      	beq.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b752:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b756:	d111      	bne.n	800b77c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b758:	4b8c      	ldr	r3, [pc, #560]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b75c:	4a8b      	ldr	r2, [pc, #556]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b75e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b762:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b764:	e00f      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b76a:	3308      	adds	r3, #8
 800b76c:	2101      	movs	r1, #1
 800b76e:	4618      	mov	r0, r3
 800b770:	f002 f81e 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b774:	4603      	mov	r3, r0
 800b776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b77a:	e004      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b77c:	2301      	movs	r3, #1
 800b77e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b782:	e000      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b784:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d10a      	bne.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b78e:	4b7f      	ldr	r3, [pc, #508]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b792:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b79a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b79c:	4a7b      	ldr	r2, [pc, #492]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b79e:	430b      	orrs	r3, r1
 800b7a0:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7a2:	e003      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b7ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b7b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b7c2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	d039      	beq.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b7cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7d2:	2b03      	cmp	r3, #3
 800b7d4:	d81c      	bhi.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b7d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7dc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7dc:	0800b819 	.word	0x0800b819
 800b7e0:	0800b7ed 	.word	0x0800b7ed
 800b7e4:	0800b7fb 	.word	0x0800b7fb
 800b7e8:	0800b819 	.word	0x0800b819
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7ec:	4b67      	ldr	r3, [pc, #412]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f0:	4a66      	ldr	r2, [pc, #408]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b7f8:	e00f      	b.n	800b81a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7fe:	3308      	adds	r3, #8
 800b800:	2102      	movs	r1, #2
 800b802:	4618      	mov	r0, r3
 800b804:	f001 ffd4 	bl	800d7b0 <RCCEx_PLL2_Config>
 800b808:	4603      	mov	r3, r0
 800b80a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b80e:	e004      	b.n	800b81a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b816:	e000      	b.n	800b81a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b81a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d10a      	bne.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b822:	4b5a      	ldr	r3, [pc, #360]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b826:	f023 0103 	bic.w	r1, r3, #3
 800b82a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b82e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b830:	4a56      	ldr	r2, [pc, #344]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b832:	430b      	orrs	r3, r1
 800b834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b836:	e003      	b.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b83c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b848:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b84c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b850:	2300      	movs	r3, #0
 800b852:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b856:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b85a:	460b      	mov	r3, r1
 800b85c:	4313      	orrs	r3, r2
 800b85e:	f000 809f 	beq.w	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b862:	4b4b      	ldr	r3, [pc, #300]	@ (800b990 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a4a      	ldr	r2, [pc, #296]	@ (800b990 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b86c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b86e:	f7f6 febf 	bl	80025f0 <HAL_GetTick>
 800b872:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b876:	e00b      	b.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b878:	f7f6 feba 	bl	80025f0 <HAL_GetTick>
 800b87c:	4602      	mov	r2, r0
 800b87e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b882:	1ad3      	subs	r3, r2, r3
 800b884:	2b64      	cmp	r3, #100	@ 0x64
 800b886:	d903      	bls.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b888:	2303      	movs	r3, #3
 800b88a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b88e:	e005      	b.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b890:	4b3f      	ldr	r3, [pc, #252]	@ (800b990 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d0ed      	beq.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b89c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d179      	bne.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b8a4:	4b39      	ldr	r3, [pc, #228]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b8b0:	4053      	eors	r3, r2
 800b8b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d015      	beq.n	800b8e6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b8ba:	4b34      	ldr	r3, [pc, #208]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b8c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b8c6:	4b31      	ldr	r3, [pc, #196]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ca:	4a30      	ldr	r2, [pc, #192]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8d0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b8d2:	4b2e      	ldr	r3, [pc, #184]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8d6:	4a2d      	ldr	r2, [pc, #180]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8dc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b8de:	4a2b      	ldr	r2, [pc, #172]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b8e4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b8e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b8ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8f2:	d118      	bne.n	800b926 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8f4:	f7f6 fe7c 	bl	80025f0 <HAL_GetTick>
 800b8f8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b8fc:	e00d      	b.n	800b91a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8fe:	f7f6 fe77 	bl	80025f0 <HAL_GetTick>
 800b902:	4602      	mov	r2, r0
 800b904:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b908:	1ad2      	subs	r2, r2, r3
 800b90a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b90e:	429a      	cmp	r2, r3
 800b910:	d903      	bls.n	800b91a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b912:	2303      	movs	r3, #3
 800b914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800b918:	e005      	b.n	800b926 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b91a:	4b1c      	ldr	r3, [pc, #112]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b91c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b91e:	f003 0302 	and.w	r3, r3, #2
 800b922:	2b00      	cmp	r3, #0
 800b924:	d0eb      	beq.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d129      	bne.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b932:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b93a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b93e:	d10e      	bne.n	800b95e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b940:	4b12      	ldr	r3, [pc, #72]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800b948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b94c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b950:	091a      	lsrs	r2, r3, #4
 800b952:	4b10      	ldr	r3, [pc, #64]	@ (800b994 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b954:	4013      	ands	r3, r2
 800b956:	4a0d      	ldr	r2, [pc, #52]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b958:	430b      	orrs	r3, r1
 800b95a:	6113      	str	r3, [r2, #16]
 800b95c:	e005      	b.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b95e:	4b0b      	ldr	r3, [pc, #44]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b960:	691b      	ldr	r3, [r3, #16]
 800b962:	4a0a      	ldr	r2, [pc, #40]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b964:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b968:	6113      	str	r3, [r2, #16]
 800b96a:	4b08      	ldr	r3, [pc, #32]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b96c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800b96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b972:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b97a:	4a04      	ldr	r2, [pc, #16]	@ (800b98c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b97c:	430b      	orrs	r3, r1
 800b97e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b980:	e00e      	b.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b986:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800b98a:	e009      	b.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b98c:	58024400 	.word	0x58024400
 800b990:	58024800 	.word	0x58024800
 800b994:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b99c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b9a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a8:	f002 0301 	and.w	r3, r2, #1
 800b9ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b9b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	f000 8089 	beq.w	800bad4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b9c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b9c8:	2b28      	cmp	r3, #40	@ 0x28
 800b9ca:	d86b      	bhi.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b9cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b9ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d2:	bf00      	nop
 800b9d4:	0800baad 	.word	0x0800baad
 800b9d8:	0800baa5 	.word	0x0800baa5
 800b9dc:	0800baa5 	.word	0x0800baa5
 800b9e0:	0800baa5 	.word	0x0800baa5
 800b9e4:	0800baa5 	.word	0x0800baa5
 800b9e8:	0800baa5 	.word	0x0800baa5
 800b9ec:	0800baa5 	.word	0x0800baa5
 800b9f0:	0800baa5 	.word	0x0800baa5
 800b9f4:	0800ba79 	.word	0x0800ba79
 800b9f8:	0800baa5 	.word	0x0800baa5
 800b9fc:	0800baa5 	.word	0x0800baa5
 800ba00:	0800baa5 	.word	0x0800baa5
 800ba04:	0800baa5 	.word	0x0800baa5
 800ba08:	0800baa5 	.word	0x0800baa5
 800ba0c:	0800baa5 	.word	0x0800baa5
 800ba10:	0800baa5 	.word	0x0800baa5
 800ba14:	0800ba8f 	.word	0x0800ba8f
 800ba18:	0800baa5 	.word	0x0800baa5
 800ba1c:	0800baa5 	.word	0x0800baa5
 800ba20:	0800baa5 	.word	0x0800baa5
 800ba24:	0800baa5 	.word	0x0800baa5
 800ba28:	0800baa5 	.word	0x0800baa5
 800ba2c:	0800baa5 	.word	0x0800baa5
 800ba30:	0800baa5 	.word	0x0800baa5
 800ba34:	0800baad 	.word	0x0800baad
 800ba38:	0800baa5 	.word	0x0800baa5
 800ba3c:	0800baa5 	.word	0x0800baa5
 800ba40:	0800baa5 	.word	0x0800baa5
 800ba44:	0800baa5 	.word	0x0800baa5
 800ba48:	0800baa5 	.word	0x0800baa5
 800ba4c:	0800baa5 	.word	0x0800baa5
 800ba50:	0800baa5 	.word	0x0800baa5
 800ba54:	0800baad 	.word	0x0800baad
 800ba58:	0800baa5 	.word	0x0800baa5
 800ba5c:	0800baa5 	.word	0x0800baa5
 800ba60:	0800baa5 	.word	0x0800baa5
 800ba64:	0800baa5 	.word	0x0800baa5
 800ba68:	0800baa5 	.word	0x0800baa5
 800ba6c:	0800baa5 	.word	0x0800baa5
 800ba70:	0800baa5 	.word	0x0800baa5
 800ba74:	0800baad 	.word	0x0800baad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba7c:	3308      	adds	r3, #8
 800ba7e:	2101      	movs	r1, #1
 800ba80:	4618      	mov	r0, r3
 800ba82:	f001 fe95 	bl	800d7b0 <RCCEx_PLL2_Config>
 800ba86:	4603      	mov	r3, r0
 800ba88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ba8c:	e00f      	b.n	800baae <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba92:	3328      	adds	r3, #40	@ 0x28
 800ba94:	2101      	movs	r1, #1
 800ba96:	4618      	mov	r0, r3
 800ba98:	f001 ff3c 	bl	800d914 <RCCEx_PLL3_Config>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800baa2:	e004      	b.n	800baae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800baa4:	2301      	movs	r3, #1
 800baa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800baaa:	e000      	b.n	800baae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800baac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800baae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d10a      	bne.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bab6:	4bbf      	ldr	r3, [pc, #764]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800baba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800babe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bac2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bac4:	4abb      	ldr	r2, [pc, #748]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bac6:	430b      	orrs	r3, r1
 800bac8:	6553      	str	r3, [r2, #84]	@ 0x54
 800baca:	e003      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bacc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bad0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	f002 0302 	and.w	r3, r2, #2
 800bae0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bae4:	2300      	movs	r3, #0
 800bae6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800baea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800baee:	460b      	mov	r3, r1
 800baf0:	4313      	orrs	r3, r2
 800baf2:	d041      	beq.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800baf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bafa:	2b05      	cmp	r3, #5
 800bafc:	d824      	bhi.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bafe:	a201      	add	r2, pc, #4	@ (adr r2, 800bb04 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb04:	0800bb51 	.word	0x0800bb51
 800bb08:	0800bb1d 	.word	0x0800bb1d
 800bb0c:	0800bb33 	.word	0x0800bb33
 800bb10:	0800bb51 	.word	0x0800bb51
 800bb14:	0800bb51 	.word	0x0800bb51
 800bb18:	0800bb51 	.word	0x0800bb51
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb20:	3308      	adds	r3, #8
 800bb22:	2101      	movs	r1, #1
 800bb24:	4618      	mov	r0, r3
 800bb26:	f001 fe43 	bl	800d7b0 <RCCEx_PLL2_Config>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bb30:	e00f      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bb32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb36:	3328      	adds	r3, #40	@ 0x28
 800bb38:	2101      	movs	r1, #1
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f001 feea 	bl	800d914 <RCCEx_PLL3_Config>
 800bb40:	4603      	mov	r3, r0
 800bb42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bb46:	e004      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb4e:	e000      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800bb50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10a      	bne.n	800bb70 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bb5a:	4b96      	ldr	r3, [pc, #600]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb5e:	f023 0107 	bic.w	r1, r3, #7
 800bb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bb68:	4a92      	ldr	r2, [pc, #584]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb6a:	430b      	orrs	r3, r1
 800bb6c:	6553      	str	r3, [r2, #84]	@ 0x54
 800bb6e:	e003      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f002 0304 	and.w	r3, r2, #4
 800bb84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bb88:	2300      	movs	r3, #0
 800bb8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bb8e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bb92:	460b      	mov	r3, r1
 800bb94:	4313      	orrs	r3, r2
 800bb96:	d044      	beq.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bb98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bba0:	2b05      	cmp	r3, #5
 800bba2:	d825      	bhi.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800bba4:	a201      	add	r2, pc, #4	@ (adr r2, 800bbac <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800bba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbaa:	bf00      	nop
 800bbac:	0800bbf9 	.word	0x0800bbf9
 800bbb0:	0800bbc5 	.word	0x0800bbc5
 800bbb4:	0800bbdb 	.word	0x0800bbdb
 800bbb8:	0800bbf9 	.word	0x0800bbf9
 800bbbc:	0800bbf9 	.word	0x0800bbf9
 800bbc0:	0800bbf9 	.word	0x0800bbf9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bbc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbc8:	3308      	adds	r3, #8
 800bbca:	2101      	movs	r1, #1
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f001 fdef 	bl	800d7b0 <RCCEx_PLL2_Config>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bbd8:	e00f      	b.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbde:	3328      	adds	r3, #40	@ 0x28
 800bbe0:	2101      	movs	r1, #1
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f001 fe96 	bl	800d914 <RCCEx_PLL3_Config>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bbee:	e004      	b.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bbf6:	e000      	b.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800bbf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d10b      	bne.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bc02:	4b6c      	ldr	r3, [pc, #432]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc06:	f023 0107 	bic.w	r1, r3, #7
 800bc0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc12:	4a68      	ldr	r2, [pc, #416]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc14:	430b      	orrs	r3, r1
 800bc16:	6593      	str	r3, [r2, #88]	@ 0x58
 800bc18:	e003      	b.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bc22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2a:	f002 0320 	and.w	r3, r2, #32
 800bc2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc32:	2300      	movs	r3, #0
 800bc34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bc38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	d055      	beq.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bc42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc4e:	d033      	beq.n	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800bc50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc54:	d82c      	bhi.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bc56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc5a:	d02f      	beq.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bc5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc60:	d826      	bhi.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bc62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc66:	d02b      	beq.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800bc68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc6c:	d820      	bhi.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bc6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc72:	d012      	beq.n	800bc9a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bc74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc78:	d81a      	bhi.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d022      	beq.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800bc7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc82:	d115      	bne.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc88:	3308      	adds	r3, #8
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f001 fd8f 	bl	800d7b0 <RCCEx_PLL2_Config>
 800bc92:	4603      	mov	r3, r0
 800bc94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bc98:	e015      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc9e:	3328      	adds	r3, #40	@ 0x28
 800bca0:	2102      	movs	r1, #2
 800bca2:	4618      	mov	r0, r3
 800bca4:	f001 fe36 	bl	800d914 <RCCEx_PLL3_Config>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bcae:	e00a      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bcb6:	e006      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bcb8:	bf00      	nop
 800bcba:	e004      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bcbc:	bf00      	nop
 800bcbe:	e002      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bcc0:	bf00      	nop
 800bcc2:	e000      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bcc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d10b      	bne.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bcce:	4b39      	ldr	r3, [pc, #228]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bcd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcd2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bcd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcde:	4a35      	ldr	r2, [pc, #212]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bce0:	430b      	orrs	r3, r1
 800bce2:	6553      	str	r3, [r2, #84]	@ 0x54
 800bce4:	e003      	b.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bce6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bcee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800bcfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bd04:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	d058      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bd0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd16:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bd1a:	d033      	beq.n	800bd84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bd1c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bd20:	d82c      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bd22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd26:	d02f      	beq.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800bd28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd2c:	d826      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bd2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd32:	d02b      	beq.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bd34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd38:	d820      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bd3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd3e:	d012      	beq.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bd40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd44:	d81a      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d022      	beq.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bd4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd4e:	d115      	bne.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd54:	3308      	adds	r3, #8
 800bd56:	2100      	movs	r1, #0
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f001 fd29 	bl	800d7b0 <RCCEx_PLL2_Config>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bd64:	e015      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd6a:	3328      	adds	r3, #40	@ 0x28
 800bd6c:	2102      	movs	r1, #2
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f001 fdd0 	bl	800d914 <RCCEx_PLL3_Config>
 800bd74:	4603      	mov	r3, r0
 800bd76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bd7a:	e00a      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd82:	e006      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bd84:	bf00      	nop
 800bd86:	e004      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bd88:	bf00      	nop
 800bd8a:	e002      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bd8c:	bf00      	nop
 800bd8e:	e000      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bd90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d10e      	bne.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bd9a:	4b06      	ldr	r3, [pc, #24]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd9e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800bda2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bda6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bdaa:	4a02      	ldr	r2, [pc, #8]	@ (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bdac:	430b      	orrs	r3, r1
 800bdae:	6593      	str	r3, [r2, #88]	@ 0x58
 800bdb0:	e006      	b.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bdb2:	bf00      	nop
 800bdb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bdc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800bdcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bdd6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800bdda:	460b      	mov	r3, r1
 800bddc:	4313      	orrs	r3, r2
 800bdde:	d055      	beq.n	800be8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bde0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bde4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bde8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bdec:	d033      	beq.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800bdee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bdf2:	d82c      	bhi.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bdf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdf8:	d02f      	beq.n	800be5a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800bdfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdfe:	d826      	bhi.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800be00:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800be04:	d02b      	beq.n	800be5e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800be06:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800be0a:	d820      	bhi.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800be0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800be10:	d012      	beq.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800be12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800be16:	d81a      	bhi.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d022      	beq.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800be1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be20:	d115      	bne.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be26:	3308      	adds	r3, #8
 800be28:	2100      	movs	r1, #0
 800be2a:	4618      	mov	r0, r3
 800be2c:	f001 fcc0 	bl	800d7b0 <RCCEx_PLL2_Config>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800be36:	e015      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800be38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be3c:	3328      	adds	r3, #40	@ 0x28
 800be3e:	2102      	movs	r1, #2
 800be40:	4618      	mov	r0, r3
 800be42:	f001 fd67 	bl	800d914 <RCCEx_PLL3_Config>
 800be46:	4603      	mov	r3, r0
 800be48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800be4c:	e00a      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be4e:	2301      	movs	r3, #1
 800be50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be54:	e006      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800be56:	bf00      	nop
 800be58:	e004      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800be5a:	bf00      	nop
 800be5c:	e002      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800be5e:	bf00      	nop
 800be60:	e000      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800be62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10b      	bne.n	800be84 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800be6c:	4ba1      	ldr	r3, [pc, #644]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be70:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800be74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800be7c:	4a9d      	ldr	r2, [pc, #628]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be7e:	430b      	orrs	r3, r1
 800be80:	6593      	str	r3, [r2, #88]	@ 0x58
 800be82:	e003      	b.n	800be8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800be8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be94:	f002 0308 	and.w	r3, r2, #8
 800be98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800be9c:	2300      	movs	r3, #0
 800be9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bea2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800bea6:	460b      	mov	r3, r1
 800bea8:	4313      	orrs	r3, r2
 800beaa:	d01e      	beq.n	800beea <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800beac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800beb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beb8:	d10c      	bne.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800beba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bebe:	3328      	adds	r3, #40	@ 0x28
 800bec0:	2102      	movs	r1, #2
 800bec2:	4618      	mov	r0, r3
 800bec4:	f001 fd26 	bl	800d914 <RCCEx_PLL3_Config>
 800bec8:	4603      	mov	r3, r0
 800beca:	2b00      	cmp	r3, #0
 800becc:	d002      	beq.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800bece:	2301      	movs	r3, #1
 800bed0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bed4:	4b87      	ldr	r3, [pc, #540]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bed8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bedc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bee4:	4a83      	ldr	r2, [pc, #524]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bee6:	430b      	orrs	r3, r1
 800bee8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800beea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef2:	f002 0310 	and.w	r3, r2, #16
 800bef6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800befa:	2300      	movs	r3, #0
 800befc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bf00:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800bf04:	460b      	mov	r3, r1
 800bf06:	4313      	orrs	r3, r2
 800bf08:	d01e      	beq.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bf0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf16:	d10c      	bne.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bf18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf1c:	3328      	adds	r3, #40	@ 0x28
 800bf1e:	2102      	movs	r1, #2
 800bf20:	4618      	mov	r0, r3
 800bf22:	f001 fcf7 	bl	800d914 <RCCEx_PLL3_Config>
 800bf26:	4603      	mov	r3, r0
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d002      	beq.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bf32:	4b70      	ldr	r3, [pc, #448]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bf3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf42:	4a6c      	ldr	r2, [pc, #432]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf44:	430b      	orrs	r3, r1
 800bf46:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bf48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf50:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800bf54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf5e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800bf62:	460b      	mov	r3, r1
 800bf64:	4313      	orrs	r3, r2
 800bf66:	d03e      	beq.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800bf68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bf70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf74:	d022      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bf76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf7a:	d81b      	bhi.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d003      	beq.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bf80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf84:	d00b      	beq.n	800bf9e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bf86:	e015      	b.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf8c:	3308      	adds	r3, #8
 800bf8e:	2100      	movs	r1, #0
 800bf90:	4618      	mov	r0, r3
 800bf92:	f001 fc0d 	bl	800d7b0 <RCCEx_PLL2_Config>
 800bf96:	4603      	mov	r3, r0
 800bf98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bf9c:	e00f      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bf9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfa2:	3328      	adds	r3, #40	@ 0x28
 800bfa4:	2102      	movs	r1, #2
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f001 fcb4 	bl	800d914 <RCCEx_PLL3_Config>
 800bfac:	4603      	mov	r3, r0
 800bfae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bfb2:	e004      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfba:	e000      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800bfbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d10b      	bne.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bfc6:	4b4b      	ldr	r3, [pc, #300]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bfc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800bfce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfd2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bfd6:	4a47      	ldr	r2, [pc, #284]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bfd8:	430b      	orrs	r3, r1
 800bfda:	6593      	str	r3, [r2, #88]	@ 0x58
 800bfdc:	e003      	b.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfe2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bfe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800bff2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bff4:	2300      	movs	r3, #0
 800bff6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bff8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800bffc:	460b      	mov	r3, r1
 800bffe:	4313      	orrs	r3, r2
 800c000:	d03b      	beq.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c00a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c00e:	d01f      	beq.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c010:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c014:	d818      	bhi.n	800c048 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c01a:	d003      	beq.n	800c024 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c01c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c020:	d007      	beq.n	800c032 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c022:	e011      	b.n	800c048 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c024:	4b33      	ldr	r3, [pc, #204]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c028:	4a32      	ldr	r2, [pc, #200]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c02a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c02e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c030:	e00f      	b.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c036:	3328      	adds	r3, #40	@ 0x28
 800c038:	2101      	movs	r1, #1
 800c03a:	4618      	mov	r0, r3
 800c03c:	f001 fc6a 	bl	800d914 <RCCEx_PLL3_Config>
 800c040:	4603      	mov	r3, r0
 800c042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c046:	e004      	b.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c048:	2301      	movs	r3, #1
 800c04a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c04e:	e000      	b.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c050:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c056:	2b00      	cmp	r3, #0
 800c058:	d10b      	bne.n	800c072 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c05a:	4b26      	ldr	r3, [pc, #152]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c05c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c05e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c06a:	4a22      	ldr	r2, [pc, #136]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c06c:	430b      	orrs	r3, r1
 800c06e:	6553      	str	r3, [r2, #84]	@ 0x54
 800c070:	e003      	b.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c07a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c082:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c086:	673b      	str	r3, [r7, #112]	@ 0x70
 800c088:	2300      	movs	r3, #0
 800c08a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c08c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c090:	460b      	mov	r3, r1
 800c092:	4313      	orrs	r3, r2
 800c094:	d034      	beq.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c09a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d003      	beq.n	800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c0a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0a4:	d007      	beq.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c0a6:	e011      	b.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0a8:	4b12      	ldr	r3, [pc, #72]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ac:	4a11      	ldr	r2, [pc, #68]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c0b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c0b4:	e00e      	b.n	800c0d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0ba:	3308      	adds	r3, #8
 800c0bc:	2102      	movs	r1, #2
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f001 fb76 	bl	800d7b0 <RCCEx_PLL2_Config>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c0ca:	e003      	b.n	800c0d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d10d      	bne.n	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c0dc:	4b05      	ldr	r3, [pc, #20]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c0e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ea:	4a02      	ldr	r2, [pc, #8]	@ (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0ec:	430b      	orrs	r3, r1
 800c0ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c0f0:	e006      	b.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c0f2:	bf00      	nop
 800c0f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c108:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c10c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c10e:	2300      	movs	r3, #0
 800c110:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c112:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c116:	460b      	mov	r3, r1
 800c118:	4313      	orrs	r3, r2
 800c11a:	d00c      	beq.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c11c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c120:	3328      	adds	r3, #40	@ 0x28
 800c122:	2102      	movs	r1, #2
 800c124:	4618      	mov	r0, r3
 800c126:	f001 fbf5 	bl	800d914 <RCCEx_PLL3_Config>
 800c12a:	4603      	mov	r3, r0
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d002      	beq.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c130:	2301      	movs	r3, #1
 800c132:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c142:	663b      	str	r3, [r7, #96]	@ 0x60
 800c144:	2300      	movs	r3, #0
 800c146:	667b      	str	r3, [r7, #100]	@ 0x64
 800c148:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c14c:	460b      	mov	r3, r1
 800c14e:	4313      	orrs	r3, r2
 800c150:	d038      	beq.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c15a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c15e:	d018      	beq.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c160:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c164:	d811      	bhi.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c166:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c16a:	d014      	beq.n	800c196 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c16c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c170:	d80b      	bhi.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c172:	2b00      	cmp	r3, #0
 800c174:	d011      	beq.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c17a:	d106      	bne.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c17c:	4bc3      	ldr	r3, [pc, #780]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c180:	4ac2      	ldr	r2, [pc, #776]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c188:	e008      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c18a:	2301      	movs	r3, #1
 800c18c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c190:	e004      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c192:	bf00      	nop
 800c194:	e002      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c196:	bf00      	nop
 800c198:	e000      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c19a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c19c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10b      	bne.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c1a4:	4bb9      	ldr	r3, [pc, #740]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c1a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1a8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c1ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1b4:	4ab5      	ldr	r2, [pc, #724]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c1b6:	430b      	orrs	r3, r1
 800c1b8:	6553      	str	r3, [r2, #84]	@ 0x54
 800c1ba:	e003      	b.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c1d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1d6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	d009      	beq.n	800c1f4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c1e0:	4baa      	ldr	r3, [pc, #680]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c1e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c1e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1ee:	4aa7      	ldr	r2, [pc, #668]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c1f0:	430b      	orrs	r3, r1
 800c1f2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c1f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c200:	653b      	str	r3, [r7, #80]	@ 0x50
 800c202:	2300      	movs	r3, #0
 800c204:	657b      	str	r3, [r7, #84]	@ 0x54
 800c206:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c20a:	460b      	mov	r3, r1
 800c20c:	4313      	orrs	r3, r2
 800c20e:	d00a      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c210:	4b9e      	ldr	r3, [pc, #632]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c212:	691b      	ldr	r3, [r3, #16]
 800c214:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c21c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c220:	4a9a      	ldr	r2, [pc, #616]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c222:	430b      	orrs	r3, r1
 800c224:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c232:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c234:	2300      	movs	r3, #0
 800c236:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c238:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c23c:	460b      	mov	r3, r1
 800c23e:	4313      	orrs	r3, r2
 800c240:	d009      	beq.n	800c256 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c242:	4b92      	ldr	r3, [pc, #584]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c246:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c24a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c250:	4a8e      	ldr	r2, [pc, #568]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c252:	430b      	orrs	r3, r1
 800c254:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c262:	643b      	str	r3, [r7, #64]	@ 0x40
 800c264:	2300      	movs	r3, #0
 800c266:	647b      	str	r3, [r7, #68]	@ 0x44
 800c268:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c26c:	460b      	mov	r3, r1
 800c26e:	4313      	orrs	r3, r2
 800c270:	d00e      	beq.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c272:	4b86      	ldr	r3, [pc, #536]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c274:	691b      	ldr	r3, [r3, #16]
 800c276:	4a85      	ldr	r2, [pc, #532]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c278:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c27c:	6113      	str	r3, [r2, #16]
 800c27e:	4b83      	ldr	r3, [pc, #524]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c280:	6919      	ldr	r1, [r3, #16]
 800c282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c286:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c28a:	4a80      	ldr	r2, [pc, #512]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c28c:	430b      	orrs	r3, r1
 800c28e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c29c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c29e:	2300      	movs	r3, #0
 800c2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c2a2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	d009      	beq.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c2ac:	4b77      	ldr	r3, [pc, #476]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c2ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2b0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c2b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2ba:	4a74      	ldr	r2, [pc, #464]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c2bc:	430b      	orrs	r3, r1
 800c2be:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c2cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2d2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	d00a      	beq.n	800c2f2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c2dc:	4b6b      	ldr	r3, [pc, #428]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c2de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2e0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c2e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2ec:	4a67      	ldr	r2, [pc, #412]	@ (800c48c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c2ee:	430b      	orrs	r3, r1
 800c2f0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c2f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fa:	2100      	movs	r1, #0
 800c2fc:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c2fe:	f003 0301 	and.w	r3, r3, #1
 800c302:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c304:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c308:	460b      	mov	r3, r1
 800c30a:	4313      	orrs	r3, r2
 800c30c:	d011      	beq.n	800c332 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c312:	3308      	adds	r3, #8
 800c314:	2100      	movs	r1, #0
 800c316:	4618      	mov	r0, r3
 800c318:	f001 fa4a 	bl	800d7b0 <RCCEx_PLL2_Config>
 800c31c:	4603      	mov	r3, r0
 800c31e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c326:	2b00      	cmp	r3, #0
 800c328:	d003      	beq.n	800c332 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c32a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c32e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	2100      	movs	r1, #0
 800c33c:	6239      	str	r1, [r7, #32]
 800c33e:	f003 0302 	and.w	r3, r3, #2
 800c342:	627b      	str	r3, [r7, #36]	@ 0x24
 800c344:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c348:	460b      	mov	r3, r1
 800c34a:	4313      	orrs	r3, r2
 800c34c:	d011      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c34e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c352:	3308      	adds	r3, #8
 800c354:	2101      	movs	r1, #1
 800c356:	4618      	mov	r0, r3
 800c358:	f001 fa2a 	bl	800d7b0 <RCCEx_PLL2_Config>
 800c35c:	4603      	mov	r3, r0
 800c35e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c366:	2b00      	cmp	r3, #0
 800c368:	d003      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c36a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c36e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37a:	2100      	movs	r1, #0
 800c37c:	61b9      	str	r1, [r7, #24]
 800c37e:	f003 0304 	and.w	r3, r3, #4
 800c382:	61fb      	str	r3, [r7, #28]
 800c384:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c388:	460b      	mov	r3, r1
 800c38a:	4313      	orrs	r3, r2
 800c38c:	d011      	beq.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c38e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c392:	3308      	adds	r3, #8
 800c394:	2102      	movs	r1, #2
 800c396:	4618      	mov	r0, r3
 800c398:	f001 fa0a 	bl	800d7b0 <RCCEx_PLL2_Config>
 800c39c:	4603      	mov	r3, r0
 800c39e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c3a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d003      	beq.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	6139      	str	r1, [r7, #16]
 800c3be:	f003 0308 	and.w	r3, r3, #8
 800c3c2:	617b      	str	r3, [r7, #20]
 800c3c4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	d011      	beq.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c3ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d2:	3328      	adds	r3, #40	@ 0x28
 800c3d4:	2100      	movs	r1, #0
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f001 fa9c 	bl	800d914 <RCCEx_PLL3_Config>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c3e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d003      	beq.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fa:	2100      	movs	r1, #0
 800c3fc:	60b9      	str	r1, [r7, #8]
 800c3fe:	f003 0310 	and.w	r3, r3, #16
 800c402:	60fb      	str	r3, [r7, #12]
 800c404:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c408:	460b      	mov	r3, r1
 800c40a:	4313      	orrs	r3, r2
 800c40c:	d011      	beq.n	800c432 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c40e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c412:	3328      	adds	r3, #40	@ 0x28
 800c414:	2101      	movs	r1, #1
 800c416:	4618      	mov	r0, r3
 800c418:	f001 fa7c 	bl	800d914 <RCCEx_PLL3_Config>
 800c41c:	4603      	mov	r3, r0
 800c41e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c422:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c426:	2b00      	cmp	r3, #0
 800c428:	d003      	beq.n	800c432 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c42a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c42e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43a:	2100      	movs	r1, #0
 800c43c:	6039      	str	r1, [r7, #0]
 800c43e:	f003 0320 	and.w	r3, r3, #32
 800c442:	607b      	str	r3, [r7, #4]
 800c444:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c448:	460b      	mov	r3, r1
 800c44a:	4313      	orrs	r3, r2
 800c44c:	d011      	beq.n	800c472 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c44e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c452:	3328      	adds	r3, #40	@ 0x28
 800c454:	2102      	movs	r1, #2
 800c456:	4618      	mov	r0, r3
 800c458:	f001 fa5c 	bl	800d914 <RCCEx_PLL3_Config>
 800c45c:	4603      	mov	r3, r0
 800c45e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c466:	2b00      	cmp	r3, #0
 800c468:	d003      	beq.n	800c472 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c46a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c46e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c472:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c476:	2b00      	cmp	r3, #0
 800c478:	d101      	bne.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c47a:	2300      	movs	r3, #0
 800c47c:	e000      	b.n	800c480 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c47e:	2301      	movs	r3, #1
}
 800c480:	4618      	mov	r0, r3
 800c482:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c486:	46bd      	mov	sp, r7
 800c488:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c48c:	58024400 	.word	0x58024400

0800c490 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b090      	sub	sp, #64	@ 0x40
 800c494:	af00      	add	r7, sp, #0
 800c496:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c49a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c49e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c4a2:	430b      	orrs	r3, r1
 800c4a4:	f040 8094 	bne.w	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c4a8:	4b9e      	ldr	r3, [pc, #632]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4ac:	f003 0307 	and.w	r3, r3, #7
 800c4b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b4:	2b04      	cmp	r3, #4
 800c4b6:	f200 8087 	bhi.w	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c0:	0800c4d5 	.word	0x0800c4d5
 800c4c4:	0800c4fd 	.word	0x0800c4fd
 800c4c8:	0800c525 	.word	0x0800c525
 800c4cc:	0800c5c1 	.word	0x0800c5c1
 800c4d0:	0800c54d 	.word	0x0800c54d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c4d4:	4b93      	ldr	r3, [pc, #588]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c4dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c4e0:	d108      	bne.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c4e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f001 f810 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c4ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4f0:	f000 bd45 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4f8:	f000 bd41 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c4fc:	4b89      	ldr	r3, [pc, #548]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c508:	d108      	bne.n	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c50a:	f107 0318 	add.w	r3, r7, #24
 800c50e:	4618      	mov	r0, r3
 800c510:	f000 fd54 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c518:	f000 bd31 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c51c:	2300      	movs	r3, #0
 800c51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c520:	f000 bd2d 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c524:	4b7f      	ldr	r3, [pc, #508]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c52c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c530:	d108      	bne.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c532:	f107 030c 	add.w	r3, r7, #12
 800c536:	4618      	mov	r0, r3
 800c538:	f000 fe94 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c540:	f000 bd1d 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c544:	2300      	movs	r3, #0
 800c546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c548:	f000 bd19 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c54c:	4b75      	ldr	r3, [pc, #468]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c54e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c550:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c554:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c556:	4b73      	ldr	r3, [pc, #460]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f003 0304 	and.w	r3, r3, #4
 800c55e:	2b04      	cmp	r3, #4
 800c560:	d10c      	bne.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c564:	2b00      	cmp	r3, #0
 800c566:	d109      	bne.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c568:	4b6e      	ldr	r3, [pc, #440]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	08db      	lsrs	r3, r3, #3
 800c56e:	f003 0303 	and.w	r3, r3, #3
 800c572:	4a6d      	ldr	r2, [pc, #436]	@ (800c728 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c574:	fa22 f303 	lsr.w	r3, r2, r3
 800c578:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c57a:	e01f      	b.n	800c5bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c57c:	4b69      	ldr	r3, [pc, #420]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c588:	d106      	bne.n	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c58a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c58c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c590:	d102      	bne.n	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c592:	4b66      	ldr	r3, [pc, #408]	@ (800c72c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c594:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c596:	e011      	b.n	800c5bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c598:	4b62      	ldr	r3, [pc, #392]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c5a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c5a4:	d106      	bne.n	800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c5a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c5ac:	d102      	bne.n	800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c5ae:	4b60      	ldr	r3, [pc, #384]	@ (800c730 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c5b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5b2:	e003      	b.n	800c5bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c5b8:	f000 bce1 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c5bc:	f000 bcdf 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c5c0:	4b5c      	ldr	r3, [pc, #368]	@ (800c734 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5c4:	f000 bcdb 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5cc:	f000 bcd7 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c5d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5d4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800c5d8:	430b      	orrs	r3, r1
 800c5da:	f040 80ad 	bne.w	800c738 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c5de:	4b51      	ldr	r3, [pc, #324]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c5e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c5e2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800c5e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5ee:	d056      	beq.n	800c69e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5f6:	f200 8090 	bhi.w	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fc:	2bc0      	cmp	r3, #192	@ 0xc0
 800c5fe:	f000 8088 	beq.w	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c604:	2bc0      	cmp	r3, #192	@ 0xc0
 800c606:	f200 8088 	bhi.w	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c60c:	2b80      	cmp	r3, #128	@ 0x80
 800c60e:	d032      	beq.n	800c676 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c612:	2b80      	cmp	r3, #128	@ 0x80
 800c614:	f200 8081 	bhi.w	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d003      	beq.n	800c626 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c620:	2b40      	cmp	r3, #64	@ 0x40
 800c622:	d014      	beq.n	800c64e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c624:	e079      	b.n	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c626:	4b3f      	ldr	r3, [pc, #252]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c62e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c632:	d108      	bne.n	800c646 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c638:	4618      	mov	r0, r3
 800c63a:	f000 ff67 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c642:	f000 bc9c 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c646:	2300      	movs	r3, #0
 800c648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c64a:	f000 bc98 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c64e:	4b35      	ldr	r3, [pc, #212]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c65a:	d108      	bne.n	800c66e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c65c:	f107 0318 	add.w	r3, r7, #24
 800c660:	4618      	mov	r0, r3
 800c662:	f000 fcab 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c66a:	f000 bc88 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c66e:	2300      	movs	r3, #0
 800c670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c672:	f000 bc84 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c676:	4b2b      	ldr	r3, [pc, #172]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c67e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c682:	d108      	bne.n	800c696 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c684:	f107 030c 	add.w	r3, r7, #12
 800c688:	4618      	mov	r0, r3
 800c68a:	f000 fdeb 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c692:	f000 bc74 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c696:	2300      	movs	r3, #0
 800c698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c69a:	f000 bc70 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c69e:	4b21      	ldr	r3, [pc, #132]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c6a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c6a8:	4b1e      	ldr	r3, [pc, #120]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f003 0304 	and.w	r3, r3, #4
 800c6b0:	2b04      	cmp	r3, #4
 800c6b2:	d10c      	bne.n	800c6ce <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c6b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d109      	bne.n	800c6ce <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c6ba:	4b1a      	ldr	r3, [pc, #104]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	08db      	lsrs	r3, r3, #3
 800c6c0:	f003 0303 	and.w	r3, r3, #3
 800c6c4:	4a18      	ldr	r2, [pc, #96]	@ (800c728 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c6c6:	fa22 f303 	lsr.w	r3, r2, r3
 800c6ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c6cc:	e01f      	b.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c6ce:	4b15      	ldr	r3, [pc, #84]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c6da:	d106      	bne.n	800c6ea <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c6e2:	d102      	bne.n	800c6ea <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c6e4:	4b11      	ldr	r3, [pc, #68]	@ (800c72c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c6e8:	e011      	b.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c6ea:	4b0e      	ldr	r3, [pc, #56]	@ (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6f6:	d106      	bne.n	800c706 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c6f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6fe:	d102      	bne.n	800c706 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c700:	4b0b      	ldr	r3, [pc, #44]	@ (800c730 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c702:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c704:	e003      	b.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c706:	2300      	movs	r3, #0
 800c708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c70a:	f000 bc38 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c70e:	f000 bc36 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c712:	4b08      	ldr	r3, [pc, #32]	@ (800c734 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c716:	f000 bc32 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c71a:	2300      	movs	r3, #0
 800c71c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c71e:	f000 bc2e 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c722:	bf00      	nop
 800c724:	58024400 	.word	0x58024400
 800c728:	03d09000 	.word	0x03d09000
 800c72c:	003d0900 	.word	0x003d0900
 800c730:	017d7840 	.word	0x017d7840
 800c734:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c738:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c73c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800c740:	430b      	orrs	r3, r1
 800c742:	f040 809c 	bne.w	800c87e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c746:	4b9e      	ldr	r3, [pc, #632]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c74a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800c74e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c752:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c756:	d054      	beq.n	800c802 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c75a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c75e:	f200 808b 	bhi.w	800c878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c764:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c768:	f000 8083 	beq.w	800c872 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c76e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c772:	f200 8081 	bhi.w	800c878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c77c:	d02f      	beq.n	800c7de <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c780:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c784:	d878      	bhi.n	800c878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d004      	beq.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c792:	d012      	beq.n	800c7ba <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c794:	e070      	b.n	800c878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c796:	4b8a      	ldr	r3, [pc, #552]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c79e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7a2:	d107      	bne.n	800c7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c7a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f000 feaf 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7b2:	e3e4      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7b8:	e3e1      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c7ba:	4b81      	ldr	r3, [pc, #516]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c7c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c7c6:	d107      	bne.n	800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c7c8:	f107 0318 	add.w	r3, r7, #24
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f000 fbf5 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c7d2:	69bb      	ldr	r3, [r7, #24]
 800c7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7d6:	e3d2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7dc:	e3cf      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c7de:	4b78      	ldr	r3, [pc, #480]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c7e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c7ea:	d107      	bne.n	800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c7ec:	f107 030c 	add.w	r3, r7, #12
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 fd37 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7fa:	e3c0      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c800:	e3bd      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c802:	4b6f      	ldr	r3, [pc, #444]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c806:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c80a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c80c:	4b6c      	ldr	r3, [pc, #432]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 0304 	and.w	r3, r3, #4
 800c814:	2b04      	cmp	r3, #4
 800c816:	d10c      	bne.n	800c832 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d109      	bne.n	800c832 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c81e:	4b68      	ldr	r3, [pc, #416]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	08db      	lsrs	r3, r3, #3
 800c824:	f003 0303 	and.w	r3, r3, #3
 800c828:	4a66      	ldr	r2, [pc, #408]	@ (800c9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c82a:	fa22 f303 	lsr.w	r3, r2, r3
 800c82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c830:	e01e      	b.n	800c870 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c832:	4b63      	ldr	r3, [pc, #396]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c83a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c83e:	d106      	bne.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c842:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c846:	d102      	bne.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c848:	4b5f      	ldr	r3, [pc, #380]	@ (800c9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c84a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c84c:	e010      	b.n	800c870 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c84e:	4b5c      	ldr	r3, [pc, #368]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c856:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c85a:	d106      	bne.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c85c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c85e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c862:	d102      	bne.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c864:	4b59      	ldr	r3, [pc, #356]	@ (800c9cc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c868:	e002      	b.n	800c870 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c86a:	2300      	movs	r3, #0
 800c86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c86e:	e386      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c870:	e385      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c872:	4b57      	ldr	r3, [pc, #348]	@ (800c9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c876:	e382      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c878:	2300      	movs	r3, #0
 800c87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c87c:	e37f      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c87e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c882:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800c886:	430b      	orrs	r3, r1
 800c888:	f040 80a7 	bne.w	800c9da <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c88c:	4b4c      	ldr	r3, [pc, #304]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c88e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c890:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800c894:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c898:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c89c:	d055      	beq.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c8a4:	f200 8096 	bhi.w	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c8ae:	f000 8084 	beq.w	800c9ba <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c8b8:	f200 808c 	bhi.w	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c8c2:	d030      	beq.n	800c926 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c8ca:	f200 8083 	bhi.w	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d004      	beq.n	800c8de <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c8da:	d012      	beq.n	800c902 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c8dc:	e07a      	b.n	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c8de:	4b38      	ldr	r3, [pc, #224]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c8e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c8ea:	d107      	bne.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c8ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f000 fe0b 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c8fa:	e340      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c900:	e33d      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c902:	4b2f      	ldr	r3, [pc, #188]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c90a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c90e:	d107      	bne.n	800c920 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c910:	f107 0318 	add.w	r3, r7, #24
 800c914:	4618      	mov	r0, r3
 800c916:	f000 fb51 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c91a:	69bb      	ldr	r3, [r7, #24]
 800c91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c91e:	e32e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c920:	2300      	movs	r3, #0
 800c922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c924:	e32b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c926:	4b26      	ldr	r3, [pc, #152]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c92e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c932:	d107      	bne.n	800c944 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c934:	f107 030c 	add.w	r3, r7, #12
 800c938:	4618      	mov	r0, r3
 800c93a:	f000 fc93 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c942:	e31c      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c944:	2300      	movs	r3, #0
 800c946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c948:	e319      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c94a:	4b1d      	ldr	r3, [pc, #116]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c94c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c94e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c952:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c954:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f003 0304 	and.w	r3, r3, #4
 800c95c:	2b04      	cmp	r3, #4
 800c95e:	d10c      	bne.n	800c97a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c962:	2b00      	cmp	r3, #0
 800c964:	d109      	bne.n	800c97a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c966:	4b16      	ldr	r3, [pc, #88]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	08db      	lsrs	r3, r3, #3
 800c96c:	f003 0303 	and.w	r3, r3, #3
 800c970:	4a14      	ldr	r2, [pc, #80]	@ (800c9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c972:	fa22 f303 	lsr.w	r3, r2, r3
 800c976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c978:	e01e      	b.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c97a:	4b11      	ldr	r3, [pc, #68]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c986:	d106      	bne.n	800c996 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c98a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c98e:	d102      	bne.n	800c996 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c990:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c994:	e010      	b.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c996:	4b0a      	ldr	r3, [pc, #40]	@ (800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c99e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c9a2:	d106      	bne.n	800c9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9aa:	d102      	bne.n	800c9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c9ac:	4b07      	ldr	r3, [pc, #28]	@ (800c9cc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9b0:	e002      	b.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c9b6:	e2e2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c9b8:	e2e1      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c9ba:	4b05      	ldr	r3, [pc, #20]	@ (800c9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9be:	e2de      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c9c0:	58024400 	.word	0x58024400
 800c9c4:	03d09000 	.word	0x03d09000
 800c9c8:	003d0900 	.word	0x003d0900
 800c9cc:	017d7840 	.word	0x017d7840
 800c9d0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9d8:	e2d1      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c9da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c9de:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800c9e2:	430b      	orrs	r3, r1
 800c9e4:	f040 809c 	bne.w	800cb20 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c9e8:	4b93      	ldr	r3, [pc, #588]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9ec:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c9f0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9f8:	d054      	beq.n	800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c9fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ca00:	f200 808b 	bhi.w	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ca04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ca0a:	f000 8083 	beq.w	800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800ca0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ca14:	f200 8081 	bhi.w	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ca18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca1e:	d02f      	beq.n	800ca80 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800ca20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca26:	d878      	bhi.n	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ca28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d004      	beq.n	800ca38 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca34:	d012      	beq.n	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800ca36:	e070      	b.n	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ca38:	4b7f      	ldr	r3, [pc, #508]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca44:	d107      	bne.n	800ca56 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ca46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	f000 fd5e 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ca50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca54:	e293      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca56:	2300      	movs	r3, #0
 800ca58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca5a:	e290      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca5c:	4b76      	ldr	r3, [pc, #472]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca68:	d107      	bne.n	800ca7a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca6a:	f107 0318 	add.w	r3, r7, #24
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f000 faa4 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ca74:	69bb      	ldr	r3, [r7, #24]
 800ca76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca78:	e281      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca7e:	e27e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca80:	4b6d      	ldr	r3, [pc, #436]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ca88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ca8c:	d107      	bne.n	800ca9e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca8e:	f107 030c 	add.w	r3, r7, #12
 800ca92:	4618      	mov	r0, r3
 800ca94:	f000 fbe6 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca9c:	e26f      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800caa2:	e26c      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800caa4:	4b64      	ldr	r3, [pc, #400]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800caa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caa8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800caac:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800caae:	4b62      	ldr	r3, [pc, #392]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f003 0304 	and.w	r3, r3, #4
 800cab6:	2b04      	cmp	r3, #4
 800cab8:	d10c      	bne.n	800cad4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800caba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d109      	bne.n	800cad4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cac0:	4b5d      	ldr	r3, [pc, #372]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	08db      	lsrs	r3, r3, #3
 800cac6:	f003 0303 	and.w	r3, r3, #3
 800caca:	4a5c      	ldr	r2, [pc, #368]	@ (800cc3c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cacc:	fa22 f303 	lsr.w	r3, r2, r3
 800cad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cad2:	e01e      	b.n	800cb12 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cad4:	4b58      	ldr	r3, [pc, #352]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cadc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cae0:	d106      	bne.n	800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800cae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cae4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cae8:	d102      	bne.n	800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800caea:	4b55      	ldr	r3, [pc, #340]	@ (800cc40 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800caec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800caee:	e010      	b.n	800cb12 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800caf0:	4b51      	ldr	r3, [pc, #324]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800caf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cafc:	d106      	bne.n	800cb0c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800cafe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb04:	d102      	bne.n	800cb0c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb06:	4b4f      	ldr	r3, [pc, #316]	@ (800cc44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cb08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb0a:	e002      	b.n	800cb12 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cb10:	e235      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb12:	e234      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb14:	4b4c      	ldr	r3, [pc, #304]	@ (800cc48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800cb16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb18:	e231      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb1e:	e22e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800cb20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb24:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800cb28:	430b      	orrs	r3, r1
 800cb2a:	f040 808f 	bne.w	800cc4c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800cb2e:	4b42      	ldr	r3, [pc, #264]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cb30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb32:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800cb36:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800cb38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb3a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cb3e:	d06b      	beq.n	800cc18 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800cb40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cb46:	d874      	bhi.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cb48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cb4e:	d056      	beq.n	800cbfe <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800cb50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cb56:	d86c      	bhi.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cb58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb5a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cb5e:	d03b      	beq.n	800cbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800cb60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb62:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cb66:	d864      	bhi.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cb68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb6e:	d021      	beq.n	800cbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800cb70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb76:	d85c      	bhi.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cb78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d004      	beq.n	800cb88 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800cb7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb84:	d004      	beq.n	800cb90 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800cb86:	e054      	b.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800cb88:	f7fe fa4c 	bl	800b024 <HAL_RCC_GetPCLK1Freq>
 800cb8c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cb8e:	e1f6      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb90:	4b29      	ldr	r3, [pc, #164]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb9c:	d107      	bne.n	800cbae <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb9e:	f107 0318 	add.w	r3, r7, #24
 800cba2:	4618      	mov	r0, r3
 800cba4:	f000 fa0a 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cba8:	69fb      	ldr	r3, [r7, #28]
 800cbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbac:	e1e7      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbb2:	e1e4      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cbb4:	4b20      	ldr	r3, [pc, #128]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cbbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cbc0:	d107      	bne.n	800cbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cbc2:	f107 030c 	add.w	r3, r7, #12
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f000 fb4c 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbd0:	e1d5      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbd6:	e1d2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cbd8:	4b17      	ldr	r3, [pc, #92]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f003 0304 	and.w	r3, r3, #4
 800cbe0:	2b04      	cmp	r3, #4
 800cbe2:	d109      	bne.n	800cbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbe4:	4b14      	ldr	r3, [pc, #80]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	08db      	lsrs	r3, r3, #3
 800cbea:	f003 0303 	and.w	r3, r3, #3
 800cbee:	4a13      	ldr	r2, [pc, #76]	@ (800cc3c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cbf0:	fa22 f303 	lsr.w	r3, r2, r3
 800cbf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbf6:	e1c2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbfc:	e1bf      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cbfe:	4b0e      	ldr	r3, [pc, #56]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc0a:	d102      	bne.n	800cc12 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800cc0c:	4b0c      	ldr	r3, [pc, #48]	@ (800cc40 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cc0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc10:	e1b5      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc12:	2300      	movs	r3, #0
 800cc14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc16:	e1b2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cc18:	4b07      	ldr	r3, [pc, #28]	@ (800cc38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc24:	d102      	bne.n	800cc2c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800cc26:	4b07      	ldr	r3, [pc, #28]	@ (800cc44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc2a:	e1a8      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc30:	e1a5      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cc32:	2300      	movs	r3, #0
 800cc34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc36:	e1a2      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cc38:	58024400 	.word	0x58024400
 800cc3c:	03d09000 	.word	0x03d09000
 800cc40:	003d0900 	.word	0x003d0900
 800cc44:	017d7840 	.word	0x017d7840
 800cc48:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800cc4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc50:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800cc54:	430b      	orrs	r3, r1
 800cc56:	d173      	bne.n	800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cc58:	4b9c      	ldr	r3, [pc, #624]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cc60:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cc62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc68:	d02f      	beq.n	800ccca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cc6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc70:	d863      	bhi.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800cc72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d004      	beq.n	800cc82 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800cc78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc7e:	d012      	beq.n	800cca6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800cc80:	e05b      	b.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc82:	4b92      	ldr	r3, [pc, #584]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc8e:	d107      	bne.n	800cca0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc90:	f107 0318 	add.w	r3, r7, #24
 800cc94:	4618      	mov	r0, r3
 800cc96:	f000 f991 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc9a:	69bb      	ldr	r3, [r7, #24]
 800cc9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc9e:	e16e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cca0:	2300      	movs	r3, #0
 800cca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cca4:	e16b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cca6:	4b89      	ldr	r3, [pc, #548]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ccae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccb2:	d107      	bne.n	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ccb4:	f107 030c 	add.w	r3, r7, #12
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f000 fad3 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccc2:	e15c      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccc8:	e159      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ccca:	4b80      	ldr	r3, [pc, #512]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ccd2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ccd4:	4b7d      	ldr	r3, [pc, #500]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f003 0304 	and.w	r3, r3, #4
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	d10c      	bne.n	800ccfa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800cce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d109      	bne.n	800ccfa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cce6:	4b79      	ldr	r3, [pc, #484]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	08db      	lsrs	r3, r3, #3
 800ccec:	f003 0303 	and.w	r3, r3, #3
 800ccf0:	4a77      	ldr	r2, [pc, #476]	@ (800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ccf2:	fa22 f303 	lsr.w	r3, r2, r3
 800ccf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ccf8:	e01e      	b.n	800cd38 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ccfa:	4b74      	ldr	r3, [pc, #464]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd06:	d106      	bne.n	800cd16 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800cd08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd0e:	d102      	bne.n	800cd16 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cd10:	4b70      	ldr	r3, [pc, #448]	@ (800ced4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd14:	e010      	b.n	800cd38 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cd16:	4b6d      	ldr	r3, [pc, #436]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cd22:	d106      	bne.n	800cd32 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800cd24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd2a:	d102      	bne.n	800cd32 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cd2c:	4b6a      	ldr	r3, [pc, #424]	@ (800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd30:	e002      	b.n	800cd38 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cd32:	2300      	movs	r3, #0
 800cd34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cd36:	e122      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cd38:	e121      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd3e:	e11e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800cd40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd44:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800cd48:	430b      	orrs	r3, r1
 800cd4a:	d133      	bne.n	800cdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800cd4c:	4b5f      	ldr	r3, [pc, #380]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cd54:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d004      	beq.n	800cd66 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800cd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd62:	d012      	beq.n	800cd8a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800cd64:	e023      	b.n	800cdae <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd66:	4b59      	ldr	r3, [pc, #356]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd72:	d107      	bne.n	800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f000 fbc7 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd82:	e0fc      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd84:	2300      	movs	r3, #0
 800cd86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd88:	e0f9      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd8a:	4b50      	ldr	r3, [pc, #320]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd96:	d107      	bne.n	800cda8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd98:	f107 0318 	add.w	r3, r7, #24
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	f000 f90d 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cda2:	6a3b      	ldr	r3, [r7, #32]
 800cda4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cda6:	e0ea      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdac:	e0e7      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdb2:	e0e4      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cdb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdb8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800cdbc:	430b      	orrs	r3, r1
 800cdbe:	f040 808d 	bne.w	800cedc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800cdc2:	4b42      	ldr	r3, [pc, #264]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cdc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdc6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800cdca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cdcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cdd2:	d06b      	beq.n	800ceac <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800cdd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cdda:	d874      	bhi.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cde2:	d056      	beq.n	800ce92 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800cde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cde6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdea:	d86c      	bhi.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cdec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cdf2:	d03b      	beq.n	800ce6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800cdf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cdfa:	d864      	bhi.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cdfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce02:	d021      	beq.n	800ce48 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ce04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce0a:	d85c      	bhi.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d004      	beq.n	800ce1c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800ce12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce18:	d004      	beq.n	800ce24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800ce1a:	e054      	b.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ce1c:	f000 f8b8 	bl	800cf90 <HAL_RCCEx_GetD3PCLK1Freq>
 800ce20:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ce22:	e0ac      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce24:	4b29      	ldr	r3, [pc, #164]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ce30:	d107      	bne.n	800ce42 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce32:	f107 0318 	add.w	r3, r7, #24
 800ce36:	4618      	mov	r0, r3
 800ce38:	f000 f8c0 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce40:	e09d      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce42:	2300      	movs	r3, #0
 800ce44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce46:	e09a      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ce48:	4b20      	ldr	r3, [pc, #128]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce54:	d107      	bne.n	800ce66 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce56:	f107 030c 	add.w	r3, r7, #12
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f000 fa02 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce64:	e08b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce66:	2300      	movs	r3, #0
 800ce68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce6a:	e088      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ce6c:	4b17      	ldr	r3, [pc, #92]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f003 0304 	and.w	r3, r3, #4
 800ce74:	2b04      	cmp	r3, #4
 800ce76:	d109      	bne.n	800ce8c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce78:	4b14      	ldr	r3, [pc, #80]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	08db      	lsrs	r3, r3, #3
 800ce7e:	f003 0303 	and.w	r3, r3, #3
 800ce82:	4a13      	ldr	r2, [pc, #76]	@ (800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ce84:	fa22 f303 	lsr.w	r3, r2, r3
 800ce88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce8a:	e078      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce90:	e075      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ce92:	4b0e      	ldr	r3, [pc, #56]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce9e:	d102      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800cea0:	4b0c      	ldr	r3, [pc, #48]	@ (800ced4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cea4:	e06b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cea6:	2300      	movs	r3, #0
 800cea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ceaa:	e068      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ceac:	4b07      	ldr	r3, [pc, #28]	@ (800cecc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ceb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceb8:	d102      	bne.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ceba:	4b07      	ldr	r3, [pc, #28]	@ (800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cebe:	e05e      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cec0:	2300      	movs	r3, #0
 800cec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cec4:	e05b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800cec6:	2300      	movs	r3, #0
 800cec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ceca:	e058      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cecc:	58024400 	.word	0x58024400
 800ced0:	03d09000 	.word	0x03d09000
 800ced4:	003d0900 	.word	0x003d0900
 800ced8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800cedc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cee0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800cee4:	430b      	orrs	r3, r1
 800cee6:	d148      	bne.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800cee8:	4b27      	ldr	r3, [pc, #156]	@ (800cf88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ceea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ceec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cef0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cef4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cef8:	d02a      	beq.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800cefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf00:	d838      	bhi.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800cf02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d004      	beq.n	800cf12 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800cf08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf0e:	d00d      	beq.n	800cf2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800cf10:	e030      	b.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cf12:	4b1d      	ldr	r3, [pc, #116]	@ (800cf88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf1e:	d102      	bne.n	800cf26 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800cf20:	4b1a      	ldr	r3, [pc, #104]	@ (800cf8c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800cf22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf24:	e02b      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf26:	2300      	movs	r3, #0
 800cf28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf2a:	e028      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cf2c:	4b16      	ldr	r3, [pc, #88]	@ (800cf88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cf34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cf38:	d107      	bne.n	800cf4a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cf3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f000 fae4 	bl	800d50c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf48:	e019      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf4e:	e016      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf50:	4b0d      	ldr	r3, [pc, #52]	@ (800cf88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf5c:	d107      	bne.n	800cf6e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf5e:	f107 0318 	add.w	r3, r7, #24
 800cf62:	4618      	mov	r0, r3
 800cf64:	f000 f82a 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf6c:	e007      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf72:	e004      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cf74:	2300      	movs	r3, #0
 800cf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf78:	e001      	b.n	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3740      	adds	r7, #64	@ 0x40
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}
 800cf88:	58024400 	.word	0x58024400
 800cf8c:	017d7840 	.word	0x017d7840

0800cf90 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cf94:	f7fe f816 	bl	800afc4 <HAL_RCC_GetHCLKFreq>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	4b06      	ldr	r3, [pc, #24]	@ (800cfb4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	091b      	lsrs	r3, r3, #4
 800cfa0:	f003 0307 	and.w	r3, r3, #7
 800cfa4:	4904      	ldr	r1, [pc, #16]	@ (800cfb8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cfa6:	5ccb      	ldrb	r3, [r1, r3]
 800cfa8:	f003 031f 	and.w	r3, r3, #31
 800cfac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	bd80      	pop	{r7, pc}
 800cfb4:	58024400 	.word	0x58024400
 800cfb8:	08014768 	.word	0x08014768

0800cfbc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b089      	sub	sp, #36	@ 0x24
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cfc4:	4ba1      	ldr	r3, [pc, #644]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfc8:	f003 0303 	and.w	r3, r3, #3
 800cfcc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800cfce:	4b9f      	ldr	r3, [pc, #636]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfd2:	0b1b      	lsrs	r3, r3, #12
 800cfd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cfd8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cfda:	4b9c      	ldr	r3, [pc, #624]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfde:	091b      	lsrs	r3, r3, #4
 800cfe0:	f003 0301 	and.w	r3, r3, #1
 800cfe4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cfe6:	4b99      	ldr	r3, [pc, #612]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfea:	08db      	lsrs	r3, r3, #3
 800cfec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cff0:	693a      	ldr	r2, [r7, #16]
 800cff2:	fb02 f303 	mul.w	r3, r2, r3
 800cff6:	ee07 3a90 	vmov	s15, r3
 800cffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cffe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d002:	697b      	ldr	r3, [r7, #20]
 800d004:	2b00      	cmp	r3, #0
 800d006:	f000 8111 	beq.w	800d22c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d00a:	69bb      	ldr	r3, [r7, #24]
 800d00c:	2b02      	cmp	r3, #2
 800d00e:	f000 8083 	beq.w	800d118 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d012:	69bb      	ldr	r3, [r7, #24]
 800d014:	2b02      	cmp	r3, #2
 800d016:	f200 80a1 	bhi.w	800d15c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d01a:	69bb      	ldr	r3, [r7, #24]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d003      	beq.n	800d028 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	2b01      	cmp	r3, #1
 800d024:	d056      	beq.n	800d0d4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d026:	e099      	b.n	800d15c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d028:	4b88      	ldr	r3, [pc, #544]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f003 0320 	and.w	r3, r3, #32
 800d030:	2b00      	cmp	r3, #0
 800d032:	d02d      	beq.n	800d090 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d034:	4b85      	ldr	r3, [pc, #532]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	08db      	lsrs	r3, r3, #3
 800d03a:	f003 0303 	and.w	r3, r3, #3
 800d03e:	4a84      	ldr	r2, [pc, #528]	@ (800d250 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d040:	fa22 f303 	lsr.w	r3, r2, r3
 800d044:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	ee07 3a90 	vmov	s15, r3
 800d04c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d050:	697b      	ldr	r3, [r7, #20]
 800d052:	ee07 3a90 	vmov	s15, r3
 800d056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d05a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d05e:	4b7b      	ldr	r3, [pc, #492]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d066:	ee07 3a90 	vmov	s15, r3
 800d06a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d06e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d072:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d07a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d07e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d08a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d08e:	e087      	b.n	800d1a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	ee07 3a90 	vmov	s15, r3
 800d096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d09a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d258 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d09e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d0a2:	4b6a      	ldr	r3, [pc, #424]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0aa:	ee07 3a90 	vmov	s15, r3
 800d0ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d0b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d0b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d0ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d0be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d0c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d0c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d0ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d0d2:	e065      	b.n	800d1a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	ee07 3a90 	vmov	s15, r3
 800d0da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d25c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d0e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d0e6:	4b59      	ldr	r3, [pc, #356]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0ee:	ee07 3a90 	vmov	s15, r3
 800d0f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d0f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d0fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d0fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d10a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d10e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d112:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d116:	e043      	b.n	800d1a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	ee07 3a90 	vmov	s15, r3
 800d11e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d122:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d260 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d12a:	4b48      	ldr	r3, [pc, #288]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d12c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d12e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d132:	ee07 3a90 	vmov	s15, r3
 800d136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d13a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d13e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d14a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d14e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d152:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d156:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d15a:	e021      	b.n	800d1a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	ee07 3a90 	vmov	s15, r3
 800d162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d166:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d25c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d16a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d16e:	4b37      	ldr	r3, [pc, #220]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d176:	ee07 3a90 	vmov	s15, r3
 800d17a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d17e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d182:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d18a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d18e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d19a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d19e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d1a0:	4b2a      	ldr	r3, [pc, #168]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1a4:	0a5b      	lsrs	r3, r3, #9
 800d1a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d1aa:	ee07 3a90 	vmov	s15, r3
 800d1ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d1b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d1ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800d1be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d1c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d1c6:	ee17 2a90 	vmov	r2, s15
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d1ce:	4b1f      	ldr	r3, [pc, #124]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1d2:	0c1b      	lsrs	r3, r3, #16
 800d1d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d1d8:	ee07 3a90 	vmov	s15, r3
 800d1dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d1e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d1e8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d1ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d1f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d1f4:	ee17 2a90 	vmov	r2, s15
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d1fc:	4b13      	ldr	r3, [pc, #76]	@ (800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d200:	0e1b      	lsrs	r3, r3, #24
 800d202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d206:	ee07 3a90 	vmov	s15, r3
 800d20a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d20e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d212:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d216:	edd7 6a07 	vldr	s13, [r7, #28]
 800d21a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d21e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d222:	ee17 2a90 	vmov	r2, s15
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d22a:	e008      	b.n	800d23e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2200      	movs	r2, #0
 800d230:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2200      	movs	r2, #0
 800d236:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	609a      	str	r2, [r3, #8]
}
 800d23e:	bf00      	nop
 800d240:	3724      	adds	r7, #36	@ 0x24
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr
 800d24a:	bf00      	nop
 800d24c:	58024400 	.word	0x58024400
 800d250:	03d09000 	.word	0x03d09000
 800d254:	46000000 	.word	0x46000000
 800d258:	4c742400 	.word	0x4c742400
 800d25c:	4a742400 	.word	0x4a742400
 800d260:	4bbebc20 	.word	0x4bbebc20

0800d264 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d264:	b480      	push	{r7}
 800d266:	b089      	sub	sp, #36	@ 0x24
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d26c:	4ba1      	ldr	r3, [pc, #644]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d270:	f003 0303 	and.w	r3, r3, #3
 800d274:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d276:	4b9f      	ldr	r3, [pc, #636]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d27a:	0d1b      	lsrs	r3, r3, #20
 800d27c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d280:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d282:	4b9c      	ldr	r3, [pc, #624]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d286:	0a1b      	lsrs	r3, r3, #8
 800d288:	f003 0301 	and.w	r3, r3, #1
 800d28c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d28e:	4b99      	ldr	r3, [pc, #612]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d292:	08db      	lsrs	r3, r3, #3
 800d294:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d298:	693a      	ldr	r2, [r7, #16]
 800d29a:	fb02 f303 	mul.w	r3, r2, r3
 800d29e:	ee07 3a90 	vmov	s15, r3
 800d2a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d2aa:	697b      	ldr	r3, [r7, #20]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	f000 8111 	beq.w	800d4d4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	2b02      	cmp	r3, #2
 800d2b6:	f000 8083 	beq.w	800d3c0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d2ba:	69bb      	ldr	r3, [r7, #24]
 800d2bc:	2b02      	cmp	r3, #2
 800d2be:	f200 80a1 	bhi.w	800d404 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d2c2:	69bb      	ldr	r3, [r7, #24]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d003      	beq.n	800d2d0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d2c8:	69bb      	ldr	r3, [r7, #24]
 800d2ca:	2b01      	cmp	r3, #1
 800d2cc:	d056      	beq.n	800d37c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d2ce:	e099      	b.n	800d404 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d2d0:	4b88      	ldr	r3, [pc, #544]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f003 0320 	and.w	r3, r3, #32
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d02d      	beq.n	800d338 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d2dc:	4b85      	ldr	r3, [pc, #532]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	08db      	lsrs	r3, r3, #3
 800d2e2:	f003 0303 	and.w	r3, r3, #3
 800d2e6:	4a84      	ldr	r2, [pc, #528]	@ (800d4f8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d2e8:	fa22 f303 	lsr.w	r3, r2, r3
 800d2ec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d2ee:	68bb      	ldr	r3, [r7, #8]
 800d2f0:	ee07 3a90 	vmov	s15, r3
 800d2f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	ee07 3a90 	vmov	s15, r3
 800d2fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d306:	4b7b      	ldr	r3, [pc, #492]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d30a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d30e:	ee07 3a90 	vmov	s15, r3
 800d312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d316:	ed97 6a03 	vldr	s12, [r7, #12]
 800d31a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d4fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d31e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d32a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d32e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d332:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d336:	e087      	b.n	800d448 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	ee07 3a90 	vmov	s15, r3
 800d33e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d342:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d500 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d34a:	4b6a      	ldr	r3, [pc, #424]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d34c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d34e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d352:	ee07 3a90 	vmov	s15, r3
 800d356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d35a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d35e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d4fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d36a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d36e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d376:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d37a:	e065      	b.n	800d448 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	ee07 3a90 	vmov	s15, r3
 800d382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d386:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d504 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d38a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d38e:	4b59      	ldr	r3, [pc, #356]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d396:	ee07 3a90 	vmov	s15, r3
 800d39a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d39e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d4fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d3a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d3be:	e043      	b.n	800d448 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	ee07 3a90 	vmov	s15, r3
 800d3c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d508 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d3ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3d2:	4b48      	ldr	r3, [pc, #288]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3da:	ee07 3a90 	vmov	s15, r3
 800d3de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d4fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d3ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d402:	e021      	b.n	800d448 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	ee07 3a90 	vmov	s15, r3
 800d40a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d40e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d504 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d416:	4b37      	ldr	r3, [pc, #220]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d41a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d41e:	ee07 3a90 	vmov	s15, r3
 800d422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d426:	ed97 6a03 	vldr	s12, [r7, #12]
 800d42a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d4fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d42e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d43a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d43e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d442:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d446:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d448:	4b2a      	ldr	r3, [pc, #168]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d44a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d44c:	0a5b      	lsrs	r3, r3, #9
 800d44e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d452:	ee07 3a90 	vmov	s15, r3
 800d456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d45a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d45e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d462:	edd7 6a07 	vldr	s13, [r7, #28]
 800d466:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d46a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d46e:	ee17 2a90 	vmov	r2, s15
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d476:	4b1f      	ldr	r3, [pc, #124]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d47a:	0c1b      	lsrs	r3, r3, #16
 800d47c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d480:	ee07 3a90 	vmov	s15, r3
 800d484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d48c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d490:	edd7 6a07 	vldr	s13, [r7, #28]
 800d494:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d49c:	ee17 2a90 	vmov	r2, s15
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d4a4:	4b13      	ldr	r3, [pc, #76]	@ (800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4a8:	0e1b      	lsrs	r3, r3, #24
 800d4aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4ae:	ee07 3a90 	vmov	s15, r3
 800d4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d4ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d4be:	edd7 6a07 	vldr	s13, [r7, #28]
 800d4c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d4ca:	ee17 2a90 	vmov	r2, s15
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d4d2:	e008      	b.n	800d4e6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	609a      	str	r2, [r3, #8]
}
 800d4e6:	bf00      	nop
 800d4e8:	3724      	adds	r7, #36	@ 0x24
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f0:	4770      	bx	lr
 800d4f2:	bf00      	nop
 800d4f4:	58024400 	.word	0x58024400
 800d4f8:	03d09000 	.word	0x03d09000
 800d4fc:	46000000 	.word	0x46000000
 800d500:	4c742400 	.word	0x4c742400
 800d504:	4a742400 	.word	0x4a742400
 800d508:	4bbebc20 	.word	0x4bbebc20

0800d50c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b089      	sub	sp, #36	@ 0x24
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d514:	4ba0      	ldr	r3, [pc, #640]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d518:	f003 0303 	and.w	r3, r3, #3
 800d51c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d51e:	4b9e      	ldr	r3, [pc, #632]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d522:	091b      	lsrs	r3, r3, #4
 800d524:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d528:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d52a:	4b9b      	ldr	r3, [pc, #620]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d52e:	f003 0301 	and.w	r3, r3, #1
 800d532:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d534:	4b98      	ldr	r3, [pc, #608]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d538:	08db      	lsrs	r3, r3, #3
 800d53a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d53e:	693a      	ldr	r2, [r7, #16]
 800d540:	fb02 f303 	mul.w	r3, r2, r3
 800d544:	ee07 3a90 	vmov	s15, r3
 800d548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d54c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	2b00      	cmp	r3, #0
 800d554:	f000 8111 	beq.w	800d77a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d558:	69bb      	ldr	r3, [r7, #24]
 800d55a:	2b02      	cmp	r3, #2
 800d55c:	f000 8083 	beq.w	800d666 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d560:	69bb      	ldr	r3, [r7, #24]
 800d562:	2b02      	cmp	r3, #2
 800d564:	f200 80a1 	bhi.w	800d6aa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d568:	69bb      	ldr	r3, [r7, #24]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d003      	beq.n	800d576 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d56e:	69bb      	ldr	r3, [r7, #24]
 800d570:	2b01      	cmp	r3, #1
 800d572:	d056      	beq.n	800d622 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d574:	e099      	b.n	800d6aa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d576:	4b88      	ldr	r3, [pc, #544]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f003 0320 	and.w	r3, r3, #32
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d02d      	beq.n	800d5de <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d582:	4b85      	ldr	r3, [pc, #532]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	08db      	lsrs	r3, r3, #3
 800d588:	f003 0303 	and.w	r3, r3, #3
 800d58c:	4a83      	ldr	r2, [pc, #524]	@ (800d79c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d58e:	fa22 f303 	lsr.w	r3, r2, r3
 800d592:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d594:	68bb      	ldr	r3, [r7, #8]
 800d596:	ee07 3a90 	vmov	s15, r3
 800d59a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d59e:	697b      	ldr	r3, [r7, #20]
 800d5a0:	ee07 3a90 	vmov	s15, r3
 800d5a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5ac:	4b7a      	ldr	r3, [pc, #488]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d5ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5b4:	ee07 3a90 	vmov	s15, r3
 800d5b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5bc:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5c0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800d7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d5c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d5d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5d8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d5dc:	e087      	b.n	800d6ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d5de:	697b      	ldr	r3, [r7, #20]
 800d5e0:	ee07 3a90 	vmov	s15, r3
 800d5e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5e8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800d7a4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d5ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5f0:	4b69      	ldr	r3, [pc, #420]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d5f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5f8:	ee07 3a90 	vmov	s15, r3
 800d5fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d600:	ed97 6a03 	vldr	s12, [r7, #12]
 800d604:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800d7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d608:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d60c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d610:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d614:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d61c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d620:	e065      	b.n	800d6ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	ee07 3a90 	vmov	s15, r3
 800d628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d62c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800d7a8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d630:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d634:	4b58      	ldr	r3, [pc, #352]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d63c:	ee07 3a90 	vmov	s15, r3
 800d640:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d644:	ed97 6a03 	vldr	s12, [r7, #12]
 800d648:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800d7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d64c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d650:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d654:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d658:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d65c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d660:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d664:	e043      	b.n	800d6ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	ee07 3a90 	vmov	s15, r3
 800d66c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d670:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800d7ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d674:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d678:	4b47      	ldr	r3, [pc, #284]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d67a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d67c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d680:	ee07 3a90 	vmov	s15, r3
 800d684:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d688:	ed97 6a03 	vldr	s12, [r7, #12]
 800d68c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800d7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d690:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d694:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d698:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d69c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6a8:	e021      	b.n	800d6ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	ee07 3a90 	vmov	s15, r3
 800d6b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6b4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800d7a4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d6b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6bc:	4b36      	ldr	r3, [pc, #216]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6c4:	ee07 3a90 	vmov	s15, r3
 800d6c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6cc:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6d0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d6d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6ec:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d6ee:	4b2a      	ldr	r3, [pc, #168]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6f2:	0a5b      	lsrs	r3, r3, #9
 800d6f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d6f8:	ee07 3a90 	vmov	s15, r3
 800d6fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d700:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d704:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d708:	edd7 6a07 	vldr	s13, [r7, #28]
 800d70c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d710:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d714:	ee17 2a90 	vmov	r2, s15
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d71c:	4b1e      	ldr	r3, [pc, #120]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d71e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d720:	0c1b      	lsrs	r3, r3, #16
 800d722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d726:	ee07 3a90 	vmov	s15, r3
 800d72a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d72e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d732:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d736:	edd7 6a07 	vldr	s13, [r7, #28]
 800d73a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d73e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d742:	ee17 2a90 	vmov	r2, s15
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d74a:	4b13      	ldr	r3, [pc, #76]	@ (800d798 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d74c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d74e:	0e1b      	lsrs	r3, r3, #24
 800d750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d754:	ee07 3a90 	vmov	s15, r3
 800d758:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d75c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d760:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d764:	edd7 6a07 	vldr	s13, [r7, #28]
 800d768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d76c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d770:	ee17 2a90 	vmov	r2, s15
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d778:	e008      	b.n	800d78c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2200      	movs	r2, #0
 800d77e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2200      	movs	r2, #0
 800d784:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2200      	movs	r2, #0
 800d78a:	609a      	str	r2, [r3, #8]
}
 800d78c:	bf00      	nop
 800d78e:	3724      	adds	r7, #36	@ 0x24
 800d790:	46bd      	mov	sp, r7
 800d792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d796:	4770      	bx	lr
 800d798:	58024400 	.word	0x58024400
 800d79c:	03d09000 	.word	0x03d09000
 800d7a0:	46000000 	.word	0x46000000
 800d7a4:	4c742400 	.word	0x4c742400
 800d7a8:	4a742400 	.word	0x4a742400
 800d7ac:	4bbebc20 	.word	0x4bbebc20

0800d7b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b084      	sub	sp, #16
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
 800d7b8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d7be:	4b53      	ldr	r3, [pc, #332]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d7c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7c2:	f003 0303 	and.w	r3, r3, #3
 800d7c6:	2b03      	cmp	r3, #3
 800d7c8:	d101      	bne.n	800d7ce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d7ca:	2301      	movs	r3, #1
 800d7cc:	e099      	b.n	800d902 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d7ce:	4b4f      	ldr	r3, [pc, #316]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	4a4e      	ldr	r2, [pc, #312]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d7d4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d7d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7da:	f7f4 ff09 	bl	80025f0 <HAL_GetTick>
 800d7de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d7e0:	e008      	b.n	800d7f4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d7e2:	f7f4 ff05 	bl	80025f0 <HAL_GetTick>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	1ad3      	subs	r3, r2, r3
 800d7ec:	2b02      	cmp	r3, #2
 800d7ee:	d901      	bls.n	800d7f4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d7f0:	2303      	movs	r3, #3
 800d7f2:	e086      	b.n	800d902 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d7f4:	4b45      	ldr	r3, [pc, #276]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d1f0      	bne.n	800d7e2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d800:	4b42      	ldr	r3, [pc, #264]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d804:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	031b      	lsls	r3, r3, #12
 800d80e:	493f      	ldr	r1, [pc, #252]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d810:	4313      	orrs	r3, r2
 800d812:	628b      	str	r3, [r1, #40]	@ 0x28
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	3b01      	subs	r3, #1
 800d81a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	689b      	ldr	r3, [r3, #8]
 800d822:	3b01      	subs	r3, #1
 800d824:	025b      	lsls	r3, r3, #9
 800d826:	b29b      	uxth	r3, r3
 800d828:	431a      	orrs	r2, r3
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	68db      	ldr	r3, [r3, #12]
 800d82e:	3b01      	subs	r3, #1
 800d830:	041b      	lsls	r3, r3, #16
 800d832:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d836:	431a      	orrs	r2, r3
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	691b      	ldr	r3, [r3, #16]
 800d83c:	3b01      	subs	r3, #1
 800d83e:	061b      	lsls	r3, r3, #24
 800d840:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d844:	4931      	ldr	r1, [pc, #196]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d846:	4313      	orrs	r3, r2
 800d848:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d84a:	4b30      	ldr	r3, [pc, #192]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d84e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	695b      	ldr	r3, [r3, #20]
 800d856:	492d      	ldr	r1, [pc, #180]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d858:	4313      	orrs	r3, r2
 800d85a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d85c:	4b2b      	ldr	r3, [pc, #172]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d860:	f023 0220 	bic.w	r2, r3, #32
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	699b      	ldr	r3, [r3, #24]
 800d868:	4928      	ldr	r1, [pc, #160]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d86a:	4313      	orrs	r3, r2
 800d86c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d86e:	4b27      	ldr	r3, [pc, #156]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d872:	4a26      	ldr	r2, [pc, #152]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d874:	f023 0310 	bic.w	r3, r3, #16
 800d878:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d87a:	4b24      	ldr	r3, [pc, #144]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d87c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d87e:	4b24      	ldr	r3, [pc, #144]	@ (800d910 <RCCEx_PLL2_Config+0x160>)
 800d880:	4013      	ands	r3, r2
 800d882:	687a      	ldr	r2, [r7, #4]
 800d884:	69d2      	ldr	r2, [r2, #28]
 800d886:	00d2      	lsls	r2, r2, #3
 800d888:	4920      	ldr	r1, [pc, #128]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d88a:	4313      	orrs	r3, r2
 800d88c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d88e:	4b1f      	ldr	r3, [pc, #124]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d892:	4a1e      	ldr	r2, [pc, #120]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d894:	f043 0310 	orr.w	r3, r3, #16
 800d898:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d106      	bne.n	800d8ae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d8a0:	4b1a      	ldr	r3, [pc, #104]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8a4:	4a19      	ldr	r2, [pc, #100]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d8aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d8ac:	e00f      	b.n	800d8ce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d106      	bne.n	800d8c2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d8b4:	4b15      	ldr	r3, [pc, #84]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8b8:	4a14      	ldr	r2, [pc, #80]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d8be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d8c0:	e005      	b.n	800d8ce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d8c2:	4b12      	ldr	r3, [pc, #72]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8c6:	4a11      	ldr	r2, [pc, #68]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d8cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d8ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4a0e      	ldr	r2, [pc, #56]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8d4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d8d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d8da:	f7f4 fe89 	bl	80025f0 <HAL_GetTick>
 800d8de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d8e0:	e008      	b.n	800d8f4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d8e2:	f7f4 fe85 	bl	80025f0 <HAL_GetTick>
 800d8e6:	4602      	mov	r2, r0
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	1ad3      	subs	r3, r2, r3
 800d8ec:	2b02      	cmp	r3, #2
 800d8ee:	d901      	bls.n	800d8f4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d8f0:	2303      	movs	r3, #3
 800d8f2:	e006      	b.n	800d902 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d8f4:	4b05      	ldr	r3, [pc, #20]	@ (800d90c <RCCEx_PLL2_Config+0x15c>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d0f0      	beq.n	800d8e2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d900:	7bfb      	ldrb	r3, [r7, #15]
}
 800d902:	4618      	mov	r0, r3
 800d904:	3710      	adds	r7, #16
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
 800d90a:	bf00      	nop
 800d90c:	58024400 	.word	0x58024400
 800d910:	ffff0007 	.word	0xffff0007

0800d914 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b084      	sub	sp, #16
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
 800d91c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d91e:	2300      	movs	r3, #0
 800d920:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d922:	4b53      	ldr	r3, [pc, #332]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d926:	f003 0303 	and.w	r3, r3, #3
 800d92a:	2b03      	cmp	r3, #3
 800d92c:	d101      	bne.n	800d932 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d92e:	2301      	movs	r3, #1
 800d930:	e099      	b.n	800da66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d932:	4b4f      	ldr	r3, [pc, #316]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	4a4e      	ldr	r2, [pc, #312]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d93c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d93e:	f7f4 fe57 	bl	80025f0 <HAL_GetTick>
 800d942:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d944:	e008      	b.n	800d958 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d946:	f7f4 fe53 	bl	80025f0 <HAL_GetTick>
 800d94a:	4602      	mov	r2, r0
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	1ad3      	subs	r3, r2, r3
 800d950:	2b02      	cmp	r3, #2
 800d952:	d901      	bls.n	800d958 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d954:	2303      	movs	r3, #3
 800d956:	e086      	b.n	800da66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d958:	4b45      	ldr	r3, [pc, #276]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d960:	2b00      	cmp	r3, #0
 800d962:	d1f0      	bne.n	800d946 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d964:	4b42      	ldr	r3, [pc, #264]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d968:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	051b      	lsls	r3, r3, #20
 800d972:	493f      	ldr	r1, [pc, #252]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d974:	4313      	orrs	r3, r2
 800d976:	628b      	str	r3, [r1, #40]	@ 0x28
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	3b01      	subs	r3, #1
 800d97e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	689b      	ldr	r3, [r3, #8]
 800d986:	3b01      	subs	r3, #1
 800d988:	025b      	lsls	r3, r3, #9
 800d98a:	b29b      	uxth	r3, r3
 800d98c:	431a      	orrs	r2, r3
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	68db      	ldr	r3, [r3, #12]
 800d992:	3b01      	subs	r3, #1
 800d994:	041b      	lsls	r3, r3, #16
 800d996:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d99a:	431a      	orrs	r2, r3
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	691b      	ldr	r3, [r3, #16]
 800d9a0:	3b01      	subs	r3, #1
 800d9a2:	061b      	lsls	r3, r3, #24
 800d9a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d9a8:	4931      	ldr	r1, [pc, #196]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d9ae:	4b30      	ldr	r3, [pc, #192]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	695b      	ldr	r3, [r3, #20]
 800d9ba:	492d      	ldr	r1, [pc, #180]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d9c0:	4b2b      	ldr	r3, [pc, #172]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	699b      	ldr	r3, [r3, #24]
 800d9cc:	4928      	ldr	r1, [pc, #160]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9ce:	4313      	orrs	r3, r2
 800d9d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d9d2:	4b27      	ldr	r3, [pc, #156]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9d6:	4a26      	ldr	r2, [pc, #152]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d9dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d9de:	4b24      	ldr	r3, [pc, #144]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9e2:	4b24      	ldr	r3, [pc, #144]	@ (800da74 <RCCEx_PLL3_Config+0x160>)
 800d9e4:	4013      	ands	r3, r2
 800d9e6:	687a      	ldr	r2, [r7, #4]
 800d9e8:	69d2      	ldr	r2, [r2, #28]
 800d9ea:	00d2      	lsls	r2, r2, #3
 800d9ec:	4920      	ldr	r1, [pc, #128]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d9f2:	4b1f      	ldr	r3, [pc, #124]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9f6:	4a1e      	ldr	r2, [pc, #120]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800d9f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d9fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d106      	bne.n	800da12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800da04:	4b1a      	ldr	r3, [pc, #104]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da08:	4a19      	ldr	r2, [pc, #100]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800da0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da10:	e00f      	b.n	800da32 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	2b01      	cmp	r3, #1
 800da16:	d106      	bne.n	800da26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800da18:	4b15      	ldr	r3, [pc, #84]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da1c:	4a14      	ldr	r2, [pc, #80]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800da22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da24:	e005      	b.n	800da32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800da26:	4b12      	ldr	r3, [pc, #72]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da2a:	4a11      	ldr	r2, [pc, #68]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800da30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800da32:	4b0f      	ldr	r3, [pc, #60]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4a0e      	ldr	r2, [pc, #56]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800da3e:	f7f4 fdd7 	bl	80025f0 <HAL_GetTick>
 800da42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800da44:	e008      	b.n	800da58 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800da46:	f7f4 fdd3 	bl	80025f0 <HAL_GetTick>
 800da4a:	4602      	mov	r2, r0
 800da4c:	68bb      	ldr	r3, [r7, #8]
 800da4e:	1ad3      	subs	r3, r2, r3
 800da50:	2b02      	cmp	r3, #2
 800da52:	d901      	bls.n	800da58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800da54:	2303      	movs	r3, #3
 800da56:	e006      	b.n	800da66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800da58:	4b05      	ldr	r3, [pc, #20]	@ (800da70 <RCCEx_PLL3_Config+0x15c>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da60:	2b00      	cmp	r3, #0
 800da62:	d0f0      	beq.n	800da46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800da64:	7bfb      	ldrb	r3, [r7, #15]
}
 800da66:	4618      	mov	r0, r3
 800da68:	3710      	adds	r7, #16
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	58024400 	.word	0x58024400
 800da74:	ffff0007 	.word	0xffff0007

0800da78 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b086      	sub	sp, #24
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	60f8      	str	r0, [r7, #12]
 800da80:	60b9      	str	r1, [r7, #8]
 800da82:	607a      	str	r2, [r7, #4]
 800da84:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	2b02      	cmp	r3, #2
 800da8a:	d904      	bls.n	800da96 <HAL_SAI_InitProtocol+0x1e>
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	3b03      	subs	r3, #3
 800da90:	2b01      	cmp	r3, #1
 800da92:	d812      	bhi.n	800daba <HAL_SAI_InitProtocol+0x42>
 800da94:	e008      	b.n	800daa8 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	68b9      	ldr	r1, [r7, #8]
 800da9c:	68f8      	ldr	r0, [r7, #12]
 800da9e:	f000 fd19 	bl	800e4d4 <SAI_InitI2S>
 800daa2:	4603      	mov	r3, r0
 800daa4:	75fb      	strb	r3, [r7, #23]
      break;
 800daa6:	e00b      	b.n	800dac0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	687a      	ldr	r2, [r7, #4]
 800daac:	68b9      	ldr	r1, [r7, #8]
 800daae:	68f8      	ldr	r0, [r7, #12]
 800dab0:	f000 fdc2 	bl	800e638 <SAI_InitPCM>
 800dab4:	4603      	mov	r3, r0
 800dab6:	75fb      	strb	r3, [r7, #23]
      break;
 800dab8:	e002      	b.n	800dac0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800daba:	2301      	movs	r3, #1
 800dabc:	75fb      	strb	r3, [r7, #23]
      break;
 800dabe:	bf00      	nop
  }

  if (status == HAL_OK)
 800dac0:	7dfb      	ldrb	r3, [r7, #23]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d104      	bne.n	800dad0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800dac6:	68f8      	ldr	r0, [r7, #12]
 800dac8:	f000 f808 	bl	800dadc <HAL_SAI_Init>
 800dacc:	4603      	mov	r3, r0
 800dace:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800dad0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3718      	adds	r7, #24
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
	...

0800dadc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b08a      	sub	sp, #40	@ 0x28
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d101      	bne.n	800daee <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800daea:	2301      	movs	r3, #1
 800daec:	e28e      	b.n	800e00c <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800daee:	f7f4 fdaf 	bl	8002650 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d113      	bne.n	800db24 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4a96      	ldr	r2, [pc, #600]	@ (800dd5c <HAL_SAI_Init+0x280>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d004      	beq.n	800db10 <HAL_SAI_Init+0x34>
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a95      	ldr	r2, [pc, #596]	@ (800dd60 <HAL_SAI_Init+0x284>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d107      	bne.n	800db20 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800db14:	2b01      	cmp	r3, #1
 800db16:	d103      	bne.n	800db20 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d001      	beq.n	800db24 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800db20:	2301      	movs	r3, #1
 800db22:	e273      	b.n	800e00c <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4a8c      	ldr	r2, [pc, #560]	@ (800dd5c <HAL_SAI_Init+0x280>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d004      	beq.n	800db38 <HAL_SAI_Init+0x5c>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4a8c      	ldr	r2, [pc, #560]	@ (800dd64 <HAL_SAI_Init+0x288>)
 800db34:	4293      	cmp	r3, r2
 800db36:	d102      	bne.n	800db3e <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800db38:	4b8b      	ldr	r3, [pc, #556]	@ (800dd68 <HAL_SAI_Init+0x28c>)
 800db3a:	61bb      	str	r3, [r7, #24]
 800db3c:	e028      	b.n	800db90 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a8a      	ldr	r2, [pc, #552]	@ (800dd6c <HAL_SAI_Init+0x290>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d004      	beq.n	800db52 <HAL_SAI_Init+0x76>
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	4a88      	ldr	r2, [pc, #544]	@ (800dd70 <HAL_SAI_Init+0x294>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d102      	bne.n	800db58 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800db52:	4b88      	ldr	r3, [pc, #544]	@ (800dd74 <HAL_SAI_Init+0x298>)
 800db54:	61bb      	str	r3, [r7, #24]
 800db56:	e01b      	b.n	800db90 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	4a86      	ldr	r2, [pc, #536]	@ (800dd78 <HAL_SAI_Init+0x29c>)
 800db5e:	4293      	cmp	r3, r2
 800db60:	d004      	beq.n	800db6c <HAL_SAI_Init+0x90>
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	4a85      	ldr	r2, [pc, #532]	@ (800dd7c <HAL_SAI_Init+0x2a0>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d102      	bne.n	800db72 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800db6c:	4b84      	ldr	r3, [pc, #528]	@ (800dd80 <HAL_SAI_Init+0x2a4>)
 800db6e:	61bb      	str	r3, [r7, #24]
 800db70:	e00e      	b.n	800db90 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a7a      	ldr	r2, [pc, #488]	@ (800dd60 <HAL_SAI_Init+0x284>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d004      	beq.n	800db86 <HAL_SAI_Init+0xaa>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a80      	ldr	r2, [pc, #512]	@ (800dd84 <HAL_SAI_Init+0x2a8>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d102      	bne.n	800db8c <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800db86:	4b80      	ldr	r3, [pc, #512]	@ (800dd88 <HAL_SAI_Init+0x2ac>)
 800db88:	61bb      	str	r3, [r7, #24]
 800db8a:	e001      	b.n	800db90 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800db8c:	2301      	movs	r3, #1
 800db8e:	e23d      	b.n	800e00c <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800db96:	b2db      	uxtb	r3, r3
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d106      	bne.n	800dbaa <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2200      	movs	r2, #0
 800dba0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800dba4:	6878      	ldr	r0, [r7, #4]
 800dba6:	f7f4 fa6f 	bl	8002088 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f000 fdc6 	bl	800e73c <SAI_Disable>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d001      	beq.n	800dbba <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	e228      	b.n	800e00c <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2202      	movs	r2, #2
 800dbbe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	68db      	ldr	r3, [r3, #12]
 800dbc6:	2b02      	cmp	r3, #2
 800dbc8:	d00c      	beq.n	800dbe4 <HAL_SAI_Init+0x108>
 800dbca:	2b02      	cmp	r3, #2
 800dbcc:	d80d      	bhi.n	800dbea <HAL_SAI_Init+0x10e>
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d002      	beq.n	800dbd8 <HAL_SAI_Init+0xfc>
 800dbd2:	2b01      	cmp	r3, #1
 800dbd4:	d003      	beq.n	800dbde <HAL_SAI_Init+0x102>
 800dbd6:	e008      	b.n	800dbea <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dbdc:	e008      	b.n	800dbf0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800dbde:	2310      	movs	r3, #16
 800dbe0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dbe2:	e005      	b.n	800dbf0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800dbe4:	2320      	movs	r3, #32
 800dbe6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dbe8:	e002      	b.n	800dbf0 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800dbea:	2300      	movs	r3, #0
 800dbec:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dbee:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	689b      	ldr	r3, [r3, #8]
 800dbf4:	2b05      	cmp	r3, #5
 800dbf6:	d832      	bhi.n	800dc5e <HAL_SAI_Init+0x182>
 800dbf8:	a201      	add	r2, pc, #4	@ (adr r2, 800dc00 <HAL_SAI_Init+0x124>)
 800dbfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbfe:	bf00      	nop
 800dc00:	0800dc19 	.word	0x0800dc19
 800dc04:	0800dc1f 	.word	0x0800dc1f
 800dc08:	0800dc27 	.word	0x0800dc27
 800dc0c:	0800dc2f 	.word	0x0800dc2f
 800dc10:	0800dc3f 	.word	0x0800dc3f
 800dc14:	0800dc4f 	.word	0x0800dc4f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	61fb      	str	r3, [r7, #28]
      break;
 800dc1c:	e022      	b.n	800dc64 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800dc1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc22:	61fb      	str	r3, [r7, #28]
      break;
 800dc24:	e01e      	b.n	800dc64 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800dc26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc2a:	61fb      	str	r3, [r7, #28]
      break;
 800dc2c:	e01a      	b.n	800dc64 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800dc2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc32:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800dc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc36:	f043 0301 	orr.w	r3, r3, #1
 800dc3a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dc3c:	e012      	b.n	800dc64 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800dc3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc42:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800dc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc46:	f043 0302 	orr.w	r3, r3, #2
 800dc4a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dc4c:	e00a      	b.n	800dc64 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800dc4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc52:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800dc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc56:	f043 0303 	orr.w	r3, r3, #3
 800dc5a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800dc5c:	e002      	b.n	800dc64 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	61fb      	str	r3, [r7, #28]
      break;
 800dc62:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800dc64:	69bb      	ldr	r3, [r7, #24]
 800dc66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc68:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6a1b      	ldr	r3, [r3, #32]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	f000 80c5 	beq.w	800ddfe <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800dc74:	2300      	movs	r3, #0
 800dc76:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a37      	ldr	r2, [pc, #220]	@ (800dd5c <HAL_SAI_Init+0x280>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d004      	beq.n	800dc8c <HAL_SAI_Init+0x1b0>
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4a37      	ldr	r2, [pc, #220]	@ (800dd64 <HAL_SAI_Init+0x288>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d106      	bne.n	800dc9a <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800dc8c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800dc90:	f04f 0100 	mov.w	r1, #0
 800dc94:	f7fe fbfc 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800dc98:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	4a33      	ldr	r2, [pc, #204]	@ (800dd6c <HAL_SAI_Init+0x290>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d004      	beq.n	800dcae <HAL_SAI_Init+0x1d2>
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4a31      	ldr	r2, [pc, #196]	@ (800dd70 <HAL_SAI_Init+0x294>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d106      	bne.n	800dcbc <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800dcae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dcb2:	f04f 0100 	mov.w	r1, #0
 800dcb6:	f7fe fbeb 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800dcba:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	4a2d      	ldr	r2, [pc, #180]	@ (800dd78 <HAL_SAI_Init+0x29c>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d004      	beq.n	800dcd0 <HAL_SAI_Init+0x1f4>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	4a2c      	ldr	r2, [pc, #176]	@ (800dd7c <HAL_SAI_Init+0x2a0>)
 800dccc:	4293      	cmp	r3, r2
 800dcce:	d106      	bne.n	800dcde <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800dcd0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dcd4:	f04f 0100 	mov.w	r1, #0
 800dcd8:	f7fe fbda 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800dcdc:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	4a1f      	ldr	r2, [pc, #124]	@ (800dd60 <HAL_SAI_Init+0x284>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d106      	bne.n	800dcf6 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800dce8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800dcec:	f04f 0100 	mov.w	r1, #0
 800dcf0:	f7fe fbce 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800dcf4:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	4a22      	ldr	r2, [pc, #136]	@ (800dd84 <HAL_SAI_Init+0x2a8>)
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d106      	bne.n	800dd0e <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800dd00:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800dd04:	f04f 0100 	mov.w	r1, #0
 800dd08:	f7fe fbc2 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800dd0c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	699b      	ldr	r3, [r3, #24]
 800dd12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800dd16:	d139      	bne.n	800dd8c <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd1c:	2b04      	cmp	r3, #4
 800dd1e:	d102      	bne.n	800dd26 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800dd20:	2340      	movs	r3, #64	@ 0x40
 800dd22:	60fb      	str	r3, [r7, #12]
 800dd24:	e00a      	b.n	800dd3c <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd2a:	2b08      	cmp	r3, #8
 800dd2c:	d103      	bne.n	800dd36 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800dd2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dd32:	60fb      	str	r3, [r7, #12]
 800dd34:	e002      	b.n	800dd3c <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd3a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800dd3c:	697a      	ldr	r2, [r7, #20]
 800dd3e:	4613      	mov	r3, r2
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	4413      	add	r3, r2
 800dd44:	005b      	lsls	r3, r3, #1
 800dd46:	4619      	mov	r1, r3
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	6a1b      	ldr	r3, [r3, #32]
 800dd4c:	68fa      	ldr	r2, [r7, #12]
 800dd4e:	fb02 f303 	mul.w	r3, r2, r3
 800dd52:	fbb1 f3f3 	udiv	r3, r1, r3
 800dd56:	613b      	str	r3, [r7, #16]
 800dd58:	e030      	b.n	800ddbc <HAL_SAI_Init+0x2e0>
 800dd5a:	bf00      	nop
 800dd5c:	40015804 	.word	0x40015804
 800dd60:	58005404 	.word	0x58005404
 800dd64:	40015824 	.word	0x40015824
 800dd68:	40015800 	.word	0x40015800
 800dd6c:	40015c04 	.word	0x40015c04
 800dd70:	40015c24 	.word	0x40015c24
 800dd74:	40015c00 	.word	0x40015c00
 800dd78:	40016004 	.word	0x40016004
 800dd7c:	40016024 	.word	0x40016024
 800dd80:	40016000 	.word	0x40016000
 800dd84:	58005424 	.word	0x58005424
 800dd88:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dd94:	d101      	bne.n	800dd9a <HAL_SAI_Init+0x2be>
 800dd96:	2302      	movs	r3, #2
 800dd98:	e000      	b.n	800dd9c <HAL_SAI_Init+0x2c0>
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800dd9e:	697a      	ldr	r2, [r7, #20]
 800dda0:	4613      	mov	r3, r2
 800dda2:	009b      	lsls	r3, r3, #2
 800dda4:	4413      	add	r3, r2
 800dda6:	005b      	lsls	r3, r3, #1
 800dda8:	4619      	mov	r1, r3
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6a1b      	ldr	r3, [r3, #32]
 800ddae:	68ba      	ldr	r2, [r7, #8]
 800ddb0:	fb02 f303 	mul.w	r3, r2, r3
 800ddb4:	021b      	lsls	r3, r3, #8
 800ddb6:	fbb1 f3f3 	udiv	r3, r1, r3
 800ddba:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	4a95      	ldr	r2, [pc, #596]	@ (800e014 <HAL_SAI_Init+0x538>)
 800ddc0:	fba2 2303 	umull	r2, r3, r2, r3
 800ddc4:	08da      	lsrs	r2, r3, #3
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800ddca:	6939      	ldr	r1, [r7, #16]
 800ddcc:	4b91      	ldr	r3, [pc, #580]	@ (800e014 <HAL_SAI_Init+0x538>)
 800ddce:	fba3 2301 	umull	r2, r3, r3, r1
 800ddd2:	08da      	lsrs	r2, r3, #3
 800ddd4:	4613      	mov	r3, r2
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	4413      	add	r3, r2
 800ddda:	005b      	lsls	r3, r3, #1
 800dddc:	1aca      	subs	r2, r1, r3
 800ddde:	2a08      	cmp	r2, #8
 800dde0:	d904      	bls.n	800ddec <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dde6:	1c5a      	adds	r2, r3, #1
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddf0:	2b04      	cmp	r3, #4
 800ddf2:	d104      	bne.n	800ddfe <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddf8:	085a      	lsrs	r2, r3, #1
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	685b      	ldr	r3, [r3, #4]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d003      	beq.n	800de0e <HAL_SAI_Init+0x332>
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	685b      	ldr	r3, [r3, #4]
 800de0a:	2b02      	cmp	r3, #2
 800de0c:	d109      	bne.n	800de22 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de12:	2b01      	cmp	r3, #1
 800de14:	d101      	bne.n	800de1a <HAL_SAI_Init+0x33e>
 800de16:	2300      	movs	r3, #0
 800de18:	e001      	b.n	800de1e <HAL_SAI_Init+0x342>
 800de1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800de1e:	623b      	str	r3, [r7, #32]
 800de20:	e008      	b.n	800de34 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de26:	2b01      	cmp	r3, #1
 800de28:	d102      	bne.n	800de30 <HAL_SAI_Init+0x354>
 800de2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800de2e:	e000      	b.n	800de32 <HAL_SAI_Init+0x356>
 800de30:	2300      	movs	r3, #0
 800de32:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800de34:	f7f4 fc0c 	bl	8002650 <HAL_GetREVID>
 800de38:	4603      	mov	r3, r0
 800de3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de3e:	d331      	bcc.n	800dea4 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	6819      	ldr	r1, [r3, #0]
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681a      	ldr	r2, [r3, #0]
 800de4a:	4b73      	ldr	r3, [pc, #460]	@ (800e018 <HAL_SAI_Init+0x53c>)
 800de4c:	400b      	ands	r3, r1
 800de4e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	6819      	ldr	r1, [r3, #0]
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	685a      	ldr	r2, [r3, #4]
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de5e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800de64:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de6a:	431a      	orrs	r2, r3
 800de6c:	6a3b      	ldr	r3, [r7, #32]
 800de6e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800de78:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	695b      	ldr	r3, [r3, #20]
 800de7e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800de84:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de8a:	051b      	lsls	r3, r3, #20
 800de8c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800de92:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	691b      	ldr	r3, [r3, #16]
 800de98:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	430a      	orrs	r2, r1
 800dea0:	601a      	str	r2, [r3, #0]
 800dea2:	e02d      	b.n	800df00 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	6819      	ldr	r1, [r3, #0]
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681a      	ldr	r2, [r3, #0]
 800deae:	4b5b      	ldr	r3, [pc, #364]	@ (800e01c <HAL_SAI_Init+0x540>)
 800deb0:	400b      	ands	r3, r1
 800deb2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	6819      	ldr	r1, [r3, #0]
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685a      	ldr	r2, [r3, #4]
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dec2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800dec8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dece:	431a      	orrs	r2, r3
 800ded0:	6a3b      	ldr	r3, [r7, #32]
 800ded2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800dedc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	695b      	ldr	r3, [r3, #20]
 800dee2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800dee8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800deee:	051b      	lsls	r3, r3, #20
 800def0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800def6:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	430a      	orrs	r2, r1
 800defe:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	6859      	ldr	r1, [r3, #4]
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	681a      	ldr	r2, [r3, #0]
 800df0a:	4b45      	ldr	r3, [pc, #276]	@ (800e020 <HAL_SAI_Init+0x544>)
 800df0c:	400b      	ands	r3, r1
 800df0e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	6859      	ldr	r1, [r3, #4]
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	69da      	ldr	r2, [r3, #28]
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df1e:	431a      	orrs	r2, r3
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df24:	431a      	orrs	r2, r3
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	430a      	orrs	r2, r1
 800df2c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	6899      	ldr	r1, [r3, #8]
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681a      	ldr	r2, [r3, #0]
 800df38:	4b3a      	ldr	r3, [pc, #232]	@ (800e024 <HAL_SAI_Init+0x548>)
 800df3a:	400b      	ands	r3, r1
 800df3c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	6899      	ldr	r1, [r3, #8]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df48:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800df4e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800df54:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800df5a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df60:	3b01      	subs	r3, #1
 800df62:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800df64:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	430a      	orrs	r2, r1
 800df6c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	68d9      	ldr	r1, [r3, #12]
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681a      	ldr	r2, [r3, #0]
 800df78:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800df7c:	400b      	ands	r3, r1
 800df7e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	68d9      	ldr	r1, [r3, #12]
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df8e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df94:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800df96:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df9c:	3b01      	subs	r3, #1
 800df9e:	021b      	lsls	r3, r3, #8
 800dfa0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	430a      	orrs	r2, r1
 800dfa8:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4a1e      	ldr	r2, [pc, #120]	@ (800e028 <HAL_SAI_Init+0x54c>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d004      	beq.n	800dfbe <HAL_SAI_Init+0x4e2>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	4a1c      	ldr	r2, [pc, #112]	@ (800e02c <HAL_SAI_Init+0x550>)
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	d119      	bne.n	800dff2 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800dfbe:	69bb      	ldr	r3, [r7, #24]
 800dfc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfc2:	f023 0201 	bic.w	r2, r3, #1
 800dfc6:	69bb      	ldr	r3, [r7, #24]
 800dfc8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	d10e      	bne.n	800dff2 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dfdc:	3b01      	subs	r3, #1
 800dfde:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800dfe0:	431a      	orrs	r2, r3
 800dfe2:	69bb      	ldr	r3, [r7, #24]
 800dfe4:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800dfe6:	69bb      	ldr	r3, [r7, #24]
 800dfe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfea:	f043 0201 	orr.w	r2, r3, #1
 800dfee:	69bb      	ldr	r3, [r7, #24]
 800dff0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	2200      	movs	r2, #0
 800dff6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2201      	movs	r2, #1
 800dffe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2200      	movs	r2, #0
 800e006:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800e00a:	2300      	movs	r3, #0
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3728      	adds	r7, #40	@ 0x28
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}
 800e014:	cccccccd 	.word	0xcccccccd
 800e018:	f005c010 	.word	0xf005c010
 800e01c:	f805c010 	.word	0xf805c010
 800e020:	ffff1ff0 	.word	0xffff1ff0
 800e024:	fff88000 	.word	0xfff88000
 800e028:	40015804 	.word	0x40015804
 800e02c:	58005404 	.word	0x58005404

0800e030 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b084      	sub	sp, #16
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e038:	2300      	movs	r3, #0
 800e03a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e042:	2b01      	cmp	r3, #1
 800e044:	d101      	bne.n	800e04a <HAL_SAI_Abort+0x1a>
 800e046:	2302      	movs	r3, #2
 800e048:	e07d      	b.n	800e146 <HAL_SAI_Abort+0x116>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2201      	movs	r2, #1
 800e04e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f000 fb72 	bl	800e73c <SAI_Disable>
 800e058:	4603      	mov	r3, r0
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d001      	beq.n	800e062 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800e05e:	2301      	movs	r3, #1
 800e060:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e06c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e070:	d14f      	bne.n	800e112 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	681a      	ldr	r2, [r3, #0]
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800e080:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e088:	b2db      	uxtb	r3, r3
 800e08a:	2b12      	cmp	r3, #18
 800e08c:	d11d      	bne.n	800e0ca <HAL_SAI_Abort+0x9a>
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e094:	2b00      	cmp	r3, #0
 800e096:	d018      	beq.n	800e0ca <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7f6 f826 	bl	80040f0 <HAL_DMA_Abort>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00f      	beq.n	800e0ca <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0b2:	2b80      	cmp	r3, #128	@ 0x80
 800e0b4:	d009      	beq.n	800e0ca <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e0c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e0d0:	b2db      	uxtb	r3, r3
 800e0d2:	2b22      	cmp	r3, #34	@ 0x22
 800e0d4:	d11d      	bne.n	800e112 <HAL_SAI_Abort+0xe2>
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d018      	beq.n	800e112 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	f7f6 f802 	bl	80040f0 <HAL_DMA_Abort>
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d00f      	beq.n	800e112 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0fa:	2b80      	cmp	r3, #128	@ 0x80
 800e0fc:	d009      	beq.n	800e112 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800e0fe:	2301      	movs	r3, #1
 800e100:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e108:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	2200      	movs	r2, #0
 800e118:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	f04f 32ff 	mov.w	r2, #4294967295
 800e122:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	685a      	ldr	r2, [r3, #4]
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f042 0208 	orr.w	r2, r2, #8
 800e132:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2201      	movs	r2, #1
 800e138:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2200      	movs	r2, #0
 800e140:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800e144:	7bfb      	ldrb	r3, [r7, #15]
}
 800e146:	4618      	mov	r0, r3
 800e148:	3710      	adds	r7, #16
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
	...

0800e150 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b086      	sub	sp, #24
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	2b00      	cmp	r3, #0
 800e162:	f000 81a7 	beq.w	800e4b4 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	695b      	ldr	r3, [r3, #20]
 800e16c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	691b      	ldr	r3, [r3, #16]
 800e174:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	f003 0308 	and.w	r3, r3, #8
 800e184:	2b00      	cmp	r3, #0
 800e186:	d00a      	beq.n	800e19e <HAL_SAI_IRQHandler+0x4e>
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	f003 0308 	and.w	r3, r3, #8
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d005      	beq.n	800e19e <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	4798      	blx	r3
 800e19c:	e18a      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	f003 0301 	and.w	r3, r3, #1
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d01e      	beq.n	800e1e6 <HAL_SAI_IRQHandler+0x96>
 800e1a8:	693b      	ldr	r3, [r7, #16]
 800e1aa:	f003 0301 	and.w	r3, r3, #1
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d019      	beq.n	800e1e6 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e1c0:	b2db      	uxtb	r3, r3
 800e1c2:	2b22      	cmp	r3, #34	@ 0x22
 800e1c4:	d101      	bne.n	800e1ca <HAL_SAI_IRQHandler+0x7a>
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	e000      	b.n	800e1cc <HAL_SAI_IRQHandler+0x7c>
 800e1ca:	2302      	movs	r3, #2
 800e1cc:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	431a      	orrs	r2, r3
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 f96e 	bl	800e4c0 <HAL_SAI_ErrorCallback>
 800e1e4:	e166      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	f003 0302 	and.w	r3, r3, #2
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d013      	beq.n	800e218 <HAL_SAI_IRQHandler+0xc8>
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	f003 0302 	and.w	r3, r3, #2
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d00e      	beq.n	800e218 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	2202      	movs	r2, #2
 800e200:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e208:	2b00      	cmp	r3, #0
 800e20a:	f000 8153 	beq.w	800e4b4 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e214:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800e216:	e14d      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	f003 0320 	and.w	r3, r3, #32
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d05b      	beq.n	800e2da <HAL_SAI_IRQHandler+0x18a>
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	f003 0320 	and.w	r3, r3, #32
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d056      	beq.n	800e2da <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	2220      	movs	r2, #32
 800e232:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e23a:	f043 0204 	orr.w	r2, r3, #4
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d03e      	beq.n	800e2cc <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e254:	2b00      	cmp	r3, #0
 800e256:	d018      	beq.n	800e28a <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e25e:	4a97      	ldr	r2, [pc, #604]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e260:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e268:	4618      	mov	r0, r3
 800e26a:	f7f6 fa5f 	bl	800472c <HAL_DMA_Abort_IT>
 800e26e:	4603      	mov	r3, r0
 800e270:	2b00      	cmp	r3, #0
 800e272:	d00a      	beq.n	800e28a <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e27a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f000 f91b 	bl	800e4c0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e290:	2b00      	cmp	r3, #0
 800e292:	f000 810a 	beq.w	800e4aa <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e29c:	4a87      	ldr	r2, [pc, #540]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e29e:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	f7f6 fa40 	bl	800472c <HAL_DMA_Abort_IT>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	f000 80fb 	beq.w	800e4aa <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e2ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f000 f8fb 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e2ca:	e0ee      	b.n	800e4aa <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800e2cc:	6878      	ldr	r0, [r7, #4]
 800e2ce:	f7ff feaf 	bl	800e030 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800e2d2:	6878      	ldr	r0, [r7, #4]
 800e2d4:	f000 f8f4 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e2d8:	e0e7      	b.n	800e4aa <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d05b      	beq.n	800e39c <HAL_SAI_IRQHandler+0x24c>
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d056      	beq.n	800e39c <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	2240      	movs	r2, #64	@ 0x40
 800e2f4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e2fc:	f043 0208 	orr.w	r2, r3, #8
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d03e      	beq.n	800e38e <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e316:	2b00      	cmp	r3, #0
 800e318:	d018      	beq.n	800e34c <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e320:	4a66      	ldr	r2, [pc, #408]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e322:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e32a:	4618      	mov	r0, r3
 800e32c:	f7f6 f9fe 	bl	800472c <HAL_DMA_Abort_IT>
 800e330:	4603      	mov	r3, r0
 800e332:	2b00      	cmp	r3, #0
 800e334:	d00a      	beq.n	800e34c <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e33c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f000 f8ba 	bl	800e4c0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e352:	2b00      	cmp	r3, #0
 800e354:	f000 80ab 	beq.w	800e4ae <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e35e:	4a57      	ldr	r2, [pc, #348]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e360:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e368:	4618      	mov	r0, r3
 800e36a:	f7f6 f9df 	bl	800472c <HAL_DMA_Abort_IT>
 800e36e:	4603      	mov	r3, r0
 800e370:	2b00      	cmp	r3, #0
 800e372:	f000 809c 	beq.w	800e4ae <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e37c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f000 f89a 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e38c:	e08f      	b.n	800e4ae <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800e38e:	6878      	ldr	r0, [r7, #4]
 800e390:	f7ff fe4e 	bl	800e030 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f000 f893 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e39a:	e088      	b.n	800e4ae <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800e39c:	697b      	ldr	r3, [r7, #20]
 800e39e:	f003 0304 	and.w	r3, r3, #4
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d067      	beq.n	800e476 <HAL_SAI_IRQHandler+0x326>
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	f003 0304 	and.w	r3, r3, #4
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d062      	beq.n	800e476 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	2204      	movs	r2, #4
 800e3b6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e3be:	f043 0220 	orr.w	r2, r3, #32
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d03c      	beq.n	800e44c <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d018      	beq.n	800e40e <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3e2:	4a36      	ldr	r2, [pc, #216]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e3e4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	f7f6 f99d 	bl	800472c <HAL_DMA_Abort_IT>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d00a      	beq.n	800e40e <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e3fe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f000 f859 	bl	800e4c0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e414:	2b00      	cmp	r3, #0
 800e416:	d04c      	beq.n	800e4b2 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e41e:	4a27      	ldr	r2, [pc, #156]	@ (800e4bc <HAL_SAI_IRQHandler+0x36c>)
 800e420:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e428:	4618      	mov	r0, r3
 800e42a:	f7f6 f97f 	bl	800472c <HAL_DMA_Abort_IT>
 800e42e:	4603      	mov	r3, r0
 800e430:	2b00      	cmp	r3, #0
 800e432:	d03e      	beq.n	800e4b2 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e43a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800e444:	6878      	ldr	r0, [r7, #4]
 800e446:	f000 f83b 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e44a:	e032      	b.n	800e4b2 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	2200      	movs	r2, #0
 800e452:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f04f 32ff 	mov.w	r2, #4294967295
 800e45c:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	2201      	movs	r2, #1
 800e462:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	2200      	movs	r2, #0
 800e46a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f000 f826 	bl	800e4c0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e474:	e01d      	b.n	800e4b2 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	f003 0310 	and.w	r3, r3, #16
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d019      	beq.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
 800e480:	693b      	ldr	r3, [r7, #16]
 800e482:	f003 0310 	and.w	r3, r3, #16
 800e486:	2b00      	cmp	r3, #0
 800e488:	d014      	beq.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	2210      	movs	r2, #16
 800e490:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e498:	f043 0210 	orr.w	r2, r3, #16
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800e4a2:	6878      	ldr	r0, [r7, #4]
 800e4a4:	f000 f80c 	bl	800e4c0 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800e4a8:	e004      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e4aa:	bf00      	nop
 800e4ac:	e002      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e4ae:	bf00      	nop
 800e4b0:	e000      	b.n	800e4b4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800e4b2:	bf00      	nop
}
 800e4b4:	bf00      	nop
 800e4b6:	3718      	adds	r7, #24
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	bd80      	pop	{r7, pc}
 800e4bc:	0800e7b1 	.word	0x0800e7b1

0800e4c0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b083      	sub	sp, #12
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800e4c8:	bf00      	nop
 800e4ca:	370c      	adds	r7, #12
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d2:	4770      	bx	lr

0800e4d4 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b087      	sub	sp, #28
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	60f8      	str	r0, [r7, #12]
 800e4dc:	60b9      	str	r1, [r7, #8]
 800e4de:	607a      	str	r2, [r7, #4]
 800e4e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d003      	beq.n	800e502 <SAI_InitI2S+0x2e>
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	685b      	ldr	r3, [r3, #4]
 800e4fe:	2b02      	cmp	r3, #2
 800e500:	d103      	bne.n	800e50a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2200      	movs	r2, #0
 800e506:	651a      	str	r2, [r3, #80]	@ 0x50
 800e508:	e002      	b.n	800e510 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2201      	movs	r2, #1
 800e50e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800e516:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e51e:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	2200      	movs	r2, #0
 800e524:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	683a      	ldr	r2, [r7, #0]
 800e52a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	f003 0301 	and.w	r3, r3, #1
 800e532:	2b00      	cmp	r3, #0
 800e534:	d001      	beq.n	800e53a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800e536:	2301      	movs	r3, #1
 800e538:	e077      	b.n	800e62a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800e53a:	68bb      	ldr	r3, [r7, #8]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d107      	bne.n	800e550 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	2200      	movs	r2, #0
 800e544:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e54c:	665a      	str	r2, [r3, #100]	@ 0x64
 800e54e:	e006      	b.n	800e55e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800e556:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	2200      	movs	r2, #0
 800e55c:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2b03      	cmp	r3, #3
 800e562:	d84f      	bhi.n	800e604 <SAI_InitI2S+0x130>
 800e564:	a201      	add	r2, pc, #4	@ (adr r2, 800e56c <SAI_InitI2S+0x98>)
 800e566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56a:	bf00      	nop
 800e56c:	0800e57d 	.word	0x0800e57d
 800e570:	0800e59f 	.word	0x0800e59f
 800e574:	0800e5c1 	.word	0x0800e5c1
 800e578:	0800e5e3 	.word	0x0800e5e3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	2280      	movs	r2, #128	@ 0x80
 800e580:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	085b      	lsrs	r3, r3, #1
 800e586:	015a      	lsls	r2, r3, #5
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	085b      	lsrs	r3, r3, #1
 800e590:	011a      	lsls	r2, r3, #4
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2240      	movs	r2, #64	@ 0x40
 800e59a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e59c:	e035      	b.n	800e60a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2280      	movs	r2, #128	@ 0x80
 800e5a2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	085b      	lsrs	r3, r3, #1
 800e5a8:	019a      	lsls	r2, r3, #6
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	085b      	lsrs	r3, r3, #1
 800e5b2:	015a      	lsls	r2, r3, #5
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2280      	movs	r2, #128	@ 0x80
 800e5bc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e5be:	e024      	b.n	800e60a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	22c0      	movs	r2, #192	@ 0xc0
 800e5c4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	085b      	lsrs	r3, r3, #1
 800e5ca:	019a      	lsls	r2, r3, #6
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	085b      	lsrs	r3, r3, #1
 800e5d4:	015a      	lsls	r2, r3, #5
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	2280      	movs	r2, #128	@ 0x80
 800e5de:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e5e0:	e013      	b.n	800e60a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	22e0      	movs	r2, #224	@ 0xe0
 800e5e6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	085b      	lsrs	r3, r3, #1
 800e5ec:	019a      	lsls	r2, r3, #6
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	085b      	lsrs	r3, r3, #1
 800e5f6:	015a      	lsls	r2, r3, #5
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2280      	movs	r2, #128	@ 0x80
 800e600:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e602:	e002      	b.n	800e60a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800e604:	2301      	movs	r3, #1
 800e606:	75fb      	strb	r3, [r7, #23]
      break;
 800e608:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	2b02      	cmp	r3, #2
 800e60e:	d10b      	bne.n	800e628 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2b01      	cmp	r3, #1
 800e614:	d102      	bne.n	800e61c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	2210      	movs	r2, #16
 800e61a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2b02      	cmp	r3, #2
 800e620:	d102      	bne.n	800e628 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	2208      	movs	r2, #8
 800e626:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 800e628:	7dfb      	ldrb	r3, [r7, #23]
}
 800e62a:	4618      	mov	r0, r3
 800e62c:	371c      	adds	r7, #28
 800e62e:	46bd      	mov	sp, r7
 800e630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e634:	4770      	bx	lr
 800e636:	bf00      	nop

0800e638 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800e638:	b480      	push	{r7}
 800e63a:	b087      	sub	sp, #28
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	60f8      	str	r0, [r7, #12]
 800e640:	60b9      	str	r1, [r7, #8]
 800e642:	607a      	str	r2, [r7, #4]
 800e644:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e646:	2300      	movs	r3, #0
 800e648:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	2200      	movs	r2, #0
 800e64e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	2200      	movs	r2, #0
 800e654:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	685b      	ldr	r3, [r3, #4]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d003      	beq.n	800e666 <SAI_InitPCM+0x2e>
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	685b      	ldr	r3, [r3, #4]
 800e662:	2b02      	cmp	r3, #2
 800e664:	d103      	bne.n	800e66e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	2201      	movs	r2, #1
 800e66a:	651a      	str	r2, [r3, #80]	@ 0x50
 800e66c:	e002      	b.n	800e674 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	2200      	movs	r2, #0
 800e672:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	2200      	movs	r2, #0
 800e678:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800e680:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e688:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	2200      	movs	r2, #0
 800e68e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	683a      	ldr	r2, [r7, #0]
 800e694:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e69c:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	2b04      	cmp	r3, #4
 800e6a2:	d103      	bne.n	800e6ac <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	659a      	str	r2, [r3, #88]	@ 0x58
 800e6aa:	e002      	b.n	800e6b2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	220d      	movs	r2, #13
 800e6b0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2b03      	cmp	r3, #3
 800e6b6:	d837      	bhi.n	800e728 <SAI_InitPCM+0xf0>
 800e6b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e6c0 <SAI_InitPCM+0x88>)
 800e6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6be:	bf00      	nop
 800e6c0:	0800e6d1 	.word	0x0800e6d1
 800e6c4:	0800e6e7 	.word	0x0800e6e7
 800e6c8:	0800e6fd 	.word	0x0800e6fd
 800e6cc:	0800e713 	.word	0x0800e713
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	2280      	movs	r2, #128	@ 0x80
 800e6d4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	011a      	lsls	r2, r3, #4
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2240      	movs	r2, #64	@ 0x40
 800e6e2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e6e4:	e023      	b.n	800e72e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2280      	movs	r2, #128	@ 0x80
 800e6ea:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	015a      	lsls	r2, r3, #5
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2280      	movs	r2, #128	@ 0x80
 800e6f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e6fa:	e018      	b.n	800e72e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	22c0      	movs	r2, #192	@ 0xc0
 800e700:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	015a      	lsls	r2, r3, #5
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	2280      	movs	r2, #128	@ 0x80
 800e70e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e710:	e00d      	b.n	800e72e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	22e0      	movs	r2, #224	@ 0xe0
 800e716:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800e718:	683b      	ldr	r3, [r7, #0]
 800e71a:	015a      	lsls	r2, r3, #5
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	2280      	movs	r2, #128	@ 0x80
 800e724:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800e726:	e002      	b.n	800e72e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800e728:	2301      	movs	r3, #1
 800e72a:	75fb      	strb	r3, [r7, #23]
      break;
 800e72c:	bf00      	nop
  }

  return status;
 800e72e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e730:	4618      	mov	r0, r3
 800e732:	371c      	adds	r7, #28
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr

0800e73c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800e73c:	b480      	push	{r7}
 800e73e:	b085      	sub	sp, #20
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800e744:	4b18      	ldr	r3, [pc, #96]	@ (800e7a8 <SAI_Disable+0x6c>)
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a18      	ldr	r2, [pc, #96]	@ (800e7ac <SAI_Disable+0x70>)
 800e74a:	fba2 2303 	umull	r2, r3, r2, r3
 800e74e:	0b1b      	lsrs	r3, r3, #12
 800e750:	009b      	lsls	r3, r3, #2
 800e752:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800e754:	2300      	movs	r3, #0
 800e756:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800e766:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d10a      	bne.n	800e784 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e774:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800e77e:	2303      	movs	r3, #3
 800e780:	72fb      	strb	r3, [r7, #11]
      break;
 800e782:	e009      	b.n	800e798 <SAI_Disable+0x5c>
    }
    count--;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	3b01      	subs	r3, #1
 800e788:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e794:	2b00      	cmp	r3, #0
 800e796:	d1e7      	bne.n	800e768 <SAI_Disable+0x2c>

  return status;
 800e798:	7afb      	ldrb	r3, [r7, #11]
}
 800e79a:	4618      	mov	r0, r3
 800e79c:	3714      	adds	r7, #20
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a4:	4770      	bx	lr
 800e7a6:	bf00      	nop
 800e7a8:	24000000 	.word	0x24000000
 800e7ac:	95cbec1b 	.word	0x95cbec1b

0800e7b0 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7bc:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	681a      	ldr	r2, [r3, #0]
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800e7cc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	f04f 32ff 	mov.w	r2, #4294967295
 800e7de:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e7e6:	2b20      	cmp	r3, #32
 800e7e8:	d00a      	beq.n	800e800 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800e7ea:	68f8      	ldr	r0, [r7, #12]
 800e7ec:	f7ff ffa6 	bl	800e73c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	685a      	ldr	r2, [r3, #4]
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f042 0208 	orr.w	r2, r2, #8
 800e7fe:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	2201      	movs	r2, #1
 800e804:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	2200      	movs	r2, #0
 800e80c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800e810:	68f8      	ldr	r0, [r7, #12]
 800e812:	f7ff fe55 	bl	800e4c0 <HAL_SAI_ErrorCallback>
#endif
}
 800e816:	bf00      	nop
 800e818:	3710      	adds	r7, #16
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}

0800e81e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800e81e:	b580      	push	{r7, lr}
 800e820:	b08a      	sub	sp, #40	@ 0x28
 800e822:	af00      	add	r7, sp, #0
 800e824:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d101      	bne.n	800e830 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800e82c:	2301      	movs	r3, #1
 800e82e:	e075      	b.n	800e91c <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e836:	b2db      	uxtb	r3, r3
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d105      	bne.n	800e848 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2200      	movs	r2, #0
 800e840:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f7f3 f882 	bl	800194c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2204      	movs	r2, #4
 800e84c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f000 f867 	bl	800e924 <HAL_SD_InitCard>
 800e856:	4603      	mov	r3, r0
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d001      	beq.n	800e860 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800e85c:	2301      	movs	r3, #1
 800e85e:	e05d      	b.n	800e91c <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800e860:	f107 0308 	add.w	r3, r7, #8
 800e864:	4619      	mov	r1, r3
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 fa9c 	bl	800eda4 <HAL_SD_GetCardStatus>
 800e86c:	4603      	mov	r3, r0
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d001      	beq.n	800e876 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800e872:	2301      	movs	r3, #1
 800e874:	e052      	b.n	800e91c <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800e876:	7e3b      	ldrb	r3, [r7, #24]
 800e878:	b2db      	uxtb	r3, r3
 800e87a:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800e87c:	7e7b      	ldrb	r3, [r7, #25]
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e886:	2b01      	cmp	r3, #1
 800e888:	d10a      	bne.n	800e8a0 <HAL_SD_Init+0x82>
 800e88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d102      	bne.n	800e896 <HAL_SD_Init+0x78>
 800e890:	6a3b      	ldr	r3, [r7, #32]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d004      	beq.n	800e8a0 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e89c:	659a      	str	r2, [r3, #88]	@ 0x58
 800e89e:	e00b      	b.n	800e8b8 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	d104      	bne.n	800e8b2 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e8ae:	659a      	str	r2, [r3, #88]	@ 0x58
 800e8b0:	e002      	b.n	800e8b8 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	68db      	ldr	r3, [r3, #12]
 800e8bc:	4619      	mov	r1, r3
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f000 fb2e 	bl	800ef20 <HAL_SD_ConfigWideBusOperation>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d001      	beq.n	800e8ce <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	e026      	b.n	800e91c <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800e8ce:	f7f3 fe8f 	bl	80025f0 <HAL_GetTick>
 800e8d2:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e8d4:	e011      	b.n	800e8fa <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e8d6:	f7f3 fe8b 	bl	80025f0 <HAL_GetTick>
 800e8da:	4602      	mov	r2, r0
 800e8dc:	69fb      	ldr	r3, [r7, #28]
 800e8de:	1ad3      	subs	r3, r2, r3
 800e8e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8e4:	d109      	bne.n	800e8fa <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e8ec:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	2201      	movs	r2, #1
 800e8f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800e8f6:	2303      	movs	r3, #3
 800e8f8:	e010      	b.n	800e91c <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e8fa:	6878      	ldr	r0, [r7, #4]
 800e8fc:	f000 fc22 	bl	800f144 <HAL_SD_GetCardState>
 800e900:	4603      	mov	r3, r0
 800e902:	2b04      	cmp	r3, #4
 800e904:	d1e7      	bne.n	800e8d6 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2200      	movs	r2, #0
 800e90a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	2200      	movs	r2, #0
 800e910:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2201      	movs	r2, #1
 800e916:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3728      	adds	r7, #40	@ 0x28
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}

0800e924 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e924:	b590      	push	{r4, r7, lr}
 800e926:	b08d      	sub	sp, #52	@ 0x34
 800e928:	af02      	add	r7, sp, #8
 800e92a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800e92c:	2300      	movs	r3, #0
 800e92e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800e930:	2300      	movs	r3, #0
 800e932:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800e934:	2300      	movs	r3, #0
 800e936:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800e938:	2300      	movs	r3, #0
 800e93a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800e93c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800e940:	f04f 0100 	mov.w	r1, #0
 800e944:	f7fd fda4 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800e948:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800e94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d109      	bne.n	800e964 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2201      	movs	r2, #1
 800e954:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800e95e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e960:	2301      	movs	r3, #1
 800e962:	e070      	b.n	800ea46 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800e964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e966:	0a1b      	lsrs	r3, r3, #8
 800e968:	4a39      	ldr	r2, [pc, #228]	@ (800ea50 <HAL_SD_InitCard+0x12c>)
 800e96a:	fba2 2303 	umull	r2, r3, r2, r3
 800e96e:	091b      	lsrs	r3, r3, #4
 800e970:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681c      	ldr	r4, [r3, #0]
 800e976:	466a      	mov	r2, sp
 800e978:	f107 0318 	add.w	r3, r7, #24
 800e97c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e980:	e882 0003 	stmia.w	r2, {r0, r1}
 800e984:	f107 030c 	add.w	r3, r7, #12
 800e988:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e98a:	4620      	mov	r0, r4
 800e98c:	f004 f968 	bl	8012c60 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	4618      	mov	r0, r3
 800e996:	f004 f99a 	bl	8012cce <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800e99a:	69fb      	ldr	r3, [r7, #28]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d005      	beq.n	800e9ac <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800e9a0:	69fb      	ldr	r3, [r7, #28]
 800e9a2:	005b      	lsls	r3, r3, #1
 800e9a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e9a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9aa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800e9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d007      	beq.n	800e9c2 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800e9b2:	4a28      	ldr	r2, [pc, #160]	@ (800ea54 <HAL_SD_InitCard+0x130>)
 800e9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f7f3 fe23 	bl	8002608 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 fcac 	bl	800f320 <SD_PowerON>
 800e9c8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e9ca:	6a3b      	ldr	r3, [r7, #32]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d00b      	beq.n	800e9e8 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e9dc:	6a3b      	ldr	r3, [r7, #32]
 800e9de:	431a      	orrs	r2, r3
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e9e4:	2301      	movs	r3, #1
 800e9e6:	e02e      	b.n	800ea46 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	f000 fbcb 	bl	800f184 <SD_InitCard>
 800e9ee:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e9f0:	6a3b      	ldr	r3, [r7, #32]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d00b      	beq.n	800ea0e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2201      	movs	r2, #1
 800e9fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ea02:	6a3b      	ldr	r3, [r7, #32]
 800ea04:	431a      	orrs	r2, r3
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	e01b      	b.n	800ea46 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ea16:	4618      	mov	r0, r3
 800ea18:	f004 f9ee 	bl	8012df8 <SDMMC_CmdBlockLength>
 800ea1c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ea1e:	6a3b      	ldr	r3, [r7, #32]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d00f      	beq.n	800ea44 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	4a0b      	ldr	r2, [pc, #44]	@ (800ea58 <HAL_SD_InitCard+0x134>)
 800ea2a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ea30:	6a3b      	ldr	r3, [r7, #32]
 800ea32:	431a      	orrs	r2, r3
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2201      	movs	r2, #1
 800ea3c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800ea40:	2301      	movs	r3, #1
 800ea42:	e000      	b.n	800ea46 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800ea44:	2300      	movs	r3, #0
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	372c      	adds	r7, #44	@ 0x2c
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	bd90      	pop	{r4, r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	014f8b59 	.word	0x014f8b59
 800ea54:	00012110 	.word	0x00012110
 800ea58:	1fe00fff 	.word	0x1fe00fff

0800ea5c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b083      	sub	sp, #12
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea6a:	0f9b      	lsrs	r3, r3, #30
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea76:	0e9b      	lsrs	r3, r3, #26
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	f003 030f 	and.w	r3, r3, #15
 800ea7e:	b2da      	uxtb	r2, r3
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea88:	0e1b      	lsrs	r3, r3, #24
 800ea8a:	b2db      	uxtb	r3, r3
 800ea8c:	f003 0303 	and.w	r3, r3, #3
 800ea90:	b2da      	uxtb	r2, r3
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea9a:	0c1b      	lsrs	r3, r3, #16
 800ea9c:	b2da      	uxtb	r2, r3
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eaa6:	0a1b      	lsrs	r3, r3, #8
 800eaa8:	b2da      	uxtb	r2, r3
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eab2:	b2da      	uxtb	r2, r3
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eabc:	0d1b      	lsrs	r3, r3, #20
 800eabe:	b29a      	uxth	r2, r3
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eac8:	0c1b      	lsrs	r3, r3, #16
 800eaca:	b2db      	uxtb	r3, r3
 800eacc:	f003 030f 	and.w	r3, r3, #15
 800ead0:	b2da      	uxtb	r2, r3
 800ead2:	683b      	ldr	r3, [r7, #0]
 800ead4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eada:	0bdb      	lsrs	r3, r3, #15
 800eadc:	b2db      	uxtb	r3, r3
 800eade:	f003 0301 	and.w	r3, r3, #1
 800eae2:	b2da      	uxtb	r2, r3
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eaec:	0b9b      	lsrs	r3, r3, #14
 800eaee:	b2db      	uxtb	r3, r3
 800eaf0:	f003 0301 	and.w	r3, r3, #1
 800eaf4:	b2da      	uxtb	r2, r3
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eafe:	0b5b      	lsrs	r3, r3, #13
 800eb00:	b2db      	uxtb	r3, r3
 800eb02:	f003 0301 	and.w	r3, r3, #1
 800eb06:	b2da      	uxtb	r2, r3
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb10:	0b1b      	lsrs	r3, r3, #12
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	f003 0301 	and.w	r3, r3, #1
 800eb18:	b2da      	uxtb	r2, r3
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	2200      	movs	r2, #0
 800eb22:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d163      	bne.n	800ebf4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb30:	009a      	lsls	r2, r3, #2
 800eb32:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800eb36:	4013      	ands	r3, r2
 800eb38:	687a      	ldr	r2, [r7, #4]
 800eb3a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800eb3c:	0f92      	lsrs	r2, r2, #30
 800eb3e:	431a      	orrs	r2, r3
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb48:	0edb      	lsrs	r3, r3, #27
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	f003 0307 	and.w	r3, r3, #7
 800eb50:	b2da      	uxtb	r2, r3
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb5a:	0e1b      	lsrs	r3, r3, #24
 800eb5c:	b2db      	uxtb	r3, r3
 800eb5e:	f003 0307 	and.w	r3, r3, #7
 800eb62:	b2da      	uxtb	r2, r3
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb6c:	0d5b      	lsrs	r3, r3, #21
 800eb6e:	b2db      	uxtb	r3, r3
 800eb70:	f003 0307 	and.w	r3, r3, #7
 800eb74:	b2da      	uxtb	r2, r3
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb7e:	0c9b      	lsrs	r3, r3, #18
 800eb80:	b2db      	uxtb	r3, r3
 800eb82:	f003 0307 	and.w	r3, r3, #7
 800eb86:	b2da      	uxtb	r2, r3
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb90:	0bdb      	lsrs	r3, r3, #15
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	f003 0307 	and.w	r3, r3, #7
 800eb98:	b2da      	uxtb	r2, r3
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	691b      	ldr	r3, [r3, #16]
 800eba2:	1c5a      	adds	r2, r3, #1
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	7e1b      	ldrb	r3, [r3, #24]
 800ebac:	b2db      	uxtb	r3, r3
 800ebae:	f003 0307 	and.w	r3, r3, #7
 800ebb2:	3302      	adds	r3, #2
 800ebb4:	2201      	movs	r2, #1
 800ebb6:	fa02 f303 	lsl.w	r3, r2, r3
 800ebba:	687a      	ldr	r2, [r7, #4]
 800ebbc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ebbe:	fb03 f202 	mul.w	r2, r3, r2
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	7a1b      	ldrb	r3, [r3, #8]
 800ebca:	b2db      	uxtb	r3, r3
 800ebcc:	f003 030f 	and.w	r3, r3, #15
 800ebd0:	2201      	movs	r2, #1
 800ebd2:	409a      	lsls	r2, r3
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ebdc:	687a      	ldr	r2, [r7, #4]
 800ebde:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800ebe0:	0a52      	lsrs	r2, r2, #9
 800ebe2:	fb03 f202 	mul.w	r2, r3, r2
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebf0:	655a      	str	r2, [r3, #84]	@ 0x54
 800ebf2:	e031      	b.n	800ec58 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebf8:	2b01      	cmp	r3, #1
 800ebfa:	d11d      	bne.n	800ec38 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ec00:	041b      	lsls	r3, r3, #16
 800ec02:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec0a:	0c1b      	lsrs	r3, r3, #16
 800ec0c:	431a      	orrs	r2, r3
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	691b      	ldr	r3, [r3, #16]
 800ec16:	3301      	adds	r3, #1
 800ec18:	029a      	lsls	r2, r3, #10
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ec2c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	655a      	str	r2, [r3, #84]	@ 0x54
 800ec36:	e00f      	b.n	800ec58 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	4a58      	ldr	r2, [pc, #352]	@ (800eda0 <HAL_SD_GetCardCSD+0x344>)
 800ec3e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec44:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800ec54:	2301      	movs	r3, #1
 800ec56:	e09d      	b.n	800ed94 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec5c:	0b9b      	lsrs	r3, r3, #14
 800ec5e:	b2db      	uxtb	r3, r3
 800ec60:	f003 0301 	and.w	r3, r3, #1
 800ec64:	b2da      	uxtb	r2, r3
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec6e:	09db      	lsrs	r3, r3, #7
 800ec70:	b2db      	uxtb	r3, r3
 800ec72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec76:	b2da      	uxtb	r2, r3
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec86:	b2da      	uxtb	r2, r3
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ec90:	0fdb      	lsrs	r3, r3, #31
 800ec92:	b2da      	uxtb	r2, r3
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ec9c:	0f5b      	lsrs	r3, r3, #29
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	f003 0303 	and.w	r3, r3, #3
 800eca4:	b2da      	uxtb	r2, r3
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ecae:	0e9b      	lsrs	r3, r3, #26
 800ecb0:	b2db      	uxtb	r3, r3
 800ecb2:	f003 0307 	and.w	r3, r3, #7
 800ecb6:	b2da      	uxtb	r2, r3
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ecc0:	0d9b      	lsrs	r3, r3, #22
 800ecc2:	b2db      	uxtb	r3, r3
 800ecc4:	f003 030f 	and.w	r3, r3, #15
 800ecc8:	b2da      	uxtb	r2, r3
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ecd2:	0d5b      	lsrs	r3, r3, #21
 800ecd4:	b2db      	uxtb	r3, r3
 800ecd6:	f003 0301 	and.w	r3, r3, #1
 800ecda:	b2da      	uxtb	r2, r3
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ecee:	0c1b      	lsrs	r3, r3, #16
 800ecf0:	b2db      	uxtb	r3, r3
 800ecf2:	f003 0301 	and.w	r3, r3, #1
 800ecf6:	b2da      	uxtb	r2, r3
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed02:	0bdb      	lsrs	r3, r3, #15
 800ed04:	b2db      	uxtb	r3, r3
 800ed06:	f003 0301 	and.w	r3, r3, #1
 800ed0a:	b2da      	uxtb	r2, r3
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed16:	0b9b      	lsrs	r3, r3, #14
 800ed18:	b2db      	uxtb	r3, r3
 800ed1a:	f003 0301 	and.w	r3, r3, #1
 800ed1e:	b2da      	uxtb	r2, r3
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed2a:	0b5b      	lsrs	r3, r3, #13
 800ed2c:	b2db      	uxtb	r3, r3
 800ed2e:	f003 0301 	and.w	r3, r3, #1
 800ed32:	b2da      	uxtb	r2, r3
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed3e:	0b1b      	lsrs	r3, r3, #12
 800ed40:	b2db      	uxtb	r3, r3
 800ed42:	f003 0301 	and.w	r3, r3, #1
 800ed46:	b2da      	uxtb	r2, r3
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed52:	0a9b      	lsrs	r3, r3, #10
 800ed54:	b2db      	uxtb	r3, r3
 800ed56:	f003 0303 	and.w	r3, r3, #3
 800ed5a:	b2da      	uxtb	r2, r3
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed66:	0a1b      	lsrs	r3, r3, #8
 800ed68:	b2db      	uxtb	r3, r3
 800ed6a:	f003 0303 	and.w	r3, r3, #3
 800ed6e:	b2da      	uxtb	r2, r3
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ed7a:	085b      	lsrs	r3, r3, #1
 800ed7c:	b2db      	uxtb	r3, r3
 800ed7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed82:	b2da      	uxtb	r2, r3
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800ed92:	2300      	movs	r3, #0
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	370c      	adds	r7, #12
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9e:	4770      	bx	lr
 800eda0:	1fe00fff 	.word	0x1fe00fff

0800eda4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b094      	sub	sp, #80	@ 0x50
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
 800edac:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800edae:	2300      	movs	r3, #0
 800edb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	2b03      	cmp	r3, #3
 800edbe:	d101      	bne.n	800edc4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800edc0:	2301      	movs	r3, #1
 800edc2:	e0a7      	b.n	800ef14 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800edc4:	f107 0308 	add.w	r3, r7, #8
 800edc8:	4619      	mov	r1, r3
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f000 fb36 	bl	800f43c <SD_SendSDStatus>
 800edd0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800edd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d011      	beq.n	800edfc <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	4a4f      	ldr	r2, [pc, #316]	@ (800ef1c <HAL_SD_GetCardStatus+0x178>)
 800edde:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ede4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ede6:	431a      	orrs	r2, r3
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2201      	movs	r2, #1
 800edf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800edf4:	2301      	movs	r3, #1
 800edf6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800edfa:	e070      	b.n	800eede <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800edfc:	68bb      	ldr	r3, [r7, #8]
 800edfe:	099b      	lsrs	r3, r3, #6
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	f003 0303 	and.w	r3, r3, #3
 800ee06:	b2da      	uxtb	r2, r3
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ee0c:	68bb      	ldr	r3, [r7, #8]
 800ee0e:	095b      	lsrs	r3, r3, #5
 800ee10:	b2db      	uxtb	r3, r3
 800ee12:	f003 0301 	and.w	r3, r3, #1
 800ee16:	b2da      	uxtb	r2, r3
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ee1c:	68bb      	ldr	r3, [r7, #8]
 800ee1e:	0a1b      	lsrs	r3, r3, #8
 800ee20:	b29b      	uxth	r3, r3
 800ee22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ee26:	b29a      	uxth	r2, r3
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	0e1b      	lsrs	r3, r3, #24
 800ee2c:	b29b      	uxth	r3, r3
 800ee2e:	4313      	orrs	r3, r2
 800ee30:	b29a      	uxth	r2, r3
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	061a      	lsls	r2, r3, #24
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	021b      	lsls	r3, r3, #8
 800ee3e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ee42:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	0a1b      	lsrs	r3, r3, #8
 800ee48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ee4c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	0e1b      	lsrs	r3, r3, #24
 800ee52:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	b2da      	uxtb	r2, r3
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ee60:	693b      	ldr	r3, [r7, #16]
 800ee62:	0a1b      	lsrs	r3, r3, #8
 800ee64:	b2da      	uxtb	r2, r3
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ee6a:	693b      	ldr	r3, [r7, #16]
 800ee6c:	0d1b      	lsrs	r3, r3, #20
 800ee6e:	b2db      	uxtb	r3, r3
 800ee70:	f003 030f 	and.w	r3, r3, #15
 800ee74:	b2da      	uxtb	r2, r3
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	0c1b      	lsrs	r3, r3, #16
 800ee7e:	b29b      	uxth	r3, r3
 800ee80:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ee84:	b29a      	uxth	r2, r3
 800ee86:	697b      	ldr	r3, [r7, #20]
 800ee88:	b29b      	uxth	r3, r3
 800ee8a:	b2db      	uxtb	r3, r3
 800ee8c:	b29b      	uxth	r3, r3
 800ee8e:	4313      	orrs	r3, r2
 800ee90:	b29a      	uxth	r2, r3
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	0a9b      	lsrs	r3, r3, #10
 800ee9a:	b2db      	uxtb	r3, r3
 800ee9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eea0:	b2da      	uxtb	r2, r3
 800eea2:	683b      	ldr	r3, [r7, #0]
 800eea4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	0a1b      	lsrs	r3, r3, #8
 800eeaa:	b2db      	uxtb	r3, r3
 800eeac:	f003 0303 	and.w	r3, r3, #3
 800eeb0:	b2da      	uxtb	r2, r3
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800eeb6:	697b      	ldr	r3, [r7, #20]
 800eeb8:	091b      	lsrs	r3, r3, #4
 800eeba:	b2db      	uxtb	r3, r3
 800eebc:	f003 030f 	and.w	r3, r3, #15
 800eec0:	b2da      	uxtb	r2, r3
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800eec6:	697b      	ldr	r3, [r7, #20]
 800eec8:	b2db      	uxtb	r3, r3
 800eeca:	f003 030f 	and.w	r3, r3, #15
 800eece:	b2da      	uxtb	r2, r3
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800eed4:	69bb      	ldr	r3, [r7, #24]
 800eed6:	0e1b      	lsrs	r3, r3, #24
 800eed8:	b2da      	uxtb	r2, r3
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800eee6:	4618      	mov	r0, r3
 800eee8:	f003 ff86 	bl	8012df8 <SDMMC_CmdBlockLength>
 800eeec:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800eeee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d00d      	beq.n	800ef10 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	4a08      	ldr	r2, [pc, #32]	@ (800ef1c <HAL_SD_GetCardStatus+0x178>)
 800eefa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ef00:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	2201      	movs	r2, #1
 800ef06:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800ef10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3750      	adds	r7, #80	@ 0x50
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	1fe00fff 	.word	0x1fe00fff

0800ef20 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ef20:	b590      	push	{r4, r7, lr}
 800ef22:	b08d      	sub	sp, #52	@ 0x34
 800ef24:	af02      	add	r7, sp, #8
 800ef26:	6078      	str	r0, [r7, #4]
 800ef28:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2203      	movs	r2, #3
 800ef34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d02e      	beq.n	800ef9e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800ef40:	683b      	ldr	r3, [r7, #0]
 800ef42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ef46:	d106      	bne.n	800ef56 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	635a      	str	r2, [r3, #52]	@ 0x34
 800ef54:	e029      	b.n	800efaa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ef5c:	d10a      	bne.n	800ef74 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ef5e:	6878      	ldr	r0, [r7, #4]
 800ef60:	f000 fb64 	bl	800f62c <SD_WideBus_Enable>
 800ef64:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef6a:	6a3b      	ldr	r3, [r7, #32]
 800ef6c:	431a      	orrs	r2, r3
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	635a      	str	r2, [r3, #52]	@ 0x34
 800ef72:	e01a      	b.n	800efaa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d10a      	bne.n	800ef90 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f000 fba1 	bl	800f6c2 <SD_WideBus_Disable>
 800ef80:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef86:	6a3b      	ldr	r3, [r7, #32]
 800ef88:	431a      	orrs	r2, r3
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	635a      	str	r2, [r3, #52]	@ 0x34
 800ef8e:	e00c      	b.n	800efaa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef94:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	635a      	str	r2, [r3, #52]	@ 0x34
 800ef9c:	e005      	b.n	800efaa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800efa2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d007      	beq.n	800efc2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	4a5f      	ldr	r2, [pc, #380]	@ (800f134 <HAL_SD_ConfigWideBusOperation+0x214>)
 800efb8:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800efba:	2301      	movs	r3, #1
 800efbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800efc0:	e096      	b.n	800f0f0 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800efc2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800efc6:	f04f 0100 	mov.w	r1, #0
 800efca:	f7fd fa61 	bl	800c490 <HAL_RCCEx_GetPeriphCLKFreq>
 800efce:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800efd0:	69fb      	ldr	r3, [r7, #28]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	f000 8083 	beq.w	800f0de <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	685b      	ldr	r3, [r3, #4]
 800efdc:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	689b      	ldr	r3, [r3, #8]
 800efe2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	691b      	ldr	r3, [r3, #16]
 800efec:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	695a      	ldr	r2, [r3, #20]
 800eff2:	69fb      	ldr	r3, [r7, #28]
 800eff4:	4950      	ldr	r1, [pc, #320]	@ (800f138 <HAL_SD_ConfigWideBusOperation+0x218>)
 800eff6:	fba1 1303 	umull	r1, r3, r1, r3
 800effa:	0e1b      	lsrs	r3, r3, #24
 800effc:	429a      	cmp	r2, r3
 800effe:	d303      	bcc.n	800f008 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	695b      	ldr	r3, [r3, #20]
 800f004:	61bb      	str	r3, [r7, #24]
 800f006:	e05a      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f00c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f010:	d103      	bne.n	800f01a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	695b      	ldr	r3, [r3, #20]
 800f016:	61bb      	str	r3, [r7, #24]
 800f018:	e051      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f01e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f022:	d126      	bne.n	800f072 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	695b      	ldr	r3, [r3, #20]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d10e      	bne.n	800f04a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800f02c:	69fb      	ldr	r3, [r7, #28]
 800f02e:	4a43      	ldr	r2, [pc, #268]	@ (800f13c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d906      	bls.n	800f042 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800f034:	69fb      	ldr	r3, [r7, #28]
 800f036:	4a40      	ldr	r2, [pc, #256]	@ (800f138 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f038:	fba2 2303 	umull	r2, r3, r2, r3
 800f03c:	0e5b      	lsrs	r3, r3, #25
 800f03e:	61bb      	str	r3, [r7, #24]
 800f040:	e03d      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	695b      	ldr	r3, [r3, #20]
 800f046:	61bb      	str	r3, [r7, #24]
 800f048:	e039      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	695b      	ldr	r3, [r3, #20]
 800f04e:	005b      	lsls	r3, r3, #1
 800f050:	69fa      	ldr	r2, [r7, #28]
 800f052:	fbb2 f3f3 	udiv	r3, r2, r3
 800f056:	4a39      	ldr	r2, [pc, #228]	@ (800f13c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800f058:	4293      	cmp	r3, r2
 800f05a:	d906      	bls.n	800f06a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	4a36      	ldr	r2, [pc, #216]	@ (800f138 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f060:	fba2 2303 	umull	r2, r3, r2, r3
 800f064:	0e5b      	lsrs	r3, r3, #25
 800f066:	61bb      	str	r3, [r7, #24]
 800f068:	e029      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	695b      	ldr	r3, [r3, #20]
 800f06e:	61bb      	str	r3, [r7, #24]
 800f070:	e025      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	695b      	ldr	r3, [r3, #20]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d10e      	bne.n	800f098 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800f07a:	69fb      	ldr	r3, [r7, #28]
 800f07c:	4a30      	ldr	r2, [pc, #192]	@ (800f140 <HAL_SD_ConfigWideBusOperation+0x220>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d906      	bls.n	800f090 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800f082:	69fb      	ldr	r3, [r7, #28]
 800f084:	4a2c      	ldr	r2, [pc, #176]	@ (800f138 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f086:	fba2 2303 	umull	r2, r3, r2, r3
 800f08a:	0e1b      	lsrs	r3, r3, #24
 800f08c:	61bb      	str	r3, [r7, #24]
 800f08e:	e016      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	695b      	ldr	r3, [r3, #20]
 800f094:	61bb      	str	r3, [r7, #24]
 800f096:	e012      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	695b      	ldr	r3, [r3, #20]
 800f09c:	005b      	lsls	r3, r3, #1
 800f09e:	69fa      	ldr	r2, [r7, #28]
 800f0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0a4:	4a26      	ldr	r2, [pc, #152]	@ (800f140 <HAL_SD_ConfigWideBusOperation+0x220>)
 800f0a6:	4293      	cmp	r3, r2
 800f0a8:	d906      	bls.n	800f0b8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800f0aa:	69fb      	ldr	r3, [r7, #28]
 800f0ac:	4a22      	ldr	r2, [pc, #136]	@ (800f138 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800f0b2:	0e1b      	lsrs	r3, r3, #24
 800f0b4:	61bb      	str	r3, [r7, #24]
 800f0b6:	e002      	b.n	800f0be <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	695b      	ldr	r3, [r3, #20]
 800f0bc:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681c      	ldr	r4, [r3, #0]
 800f0c2:	466a      	mov	r2, sp
 800f0c4:	f107 0314 	add.w	r3, r7, #20
 800f0c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f0cc:	e882 0003 	stmia.w	r2, {r0, r1}
 800f0d0:	f107 0308 	add.w	r3, r7, #8
 800f0d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f003 fdc2 	bl	8012c60 <SDMMC_Init>
 800f0dc:	e008      	b.n	800f0f0 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f0e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800f0ea:	2301      	movs	r3, #1
 800f0ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f003 fe7d 	bl	8012df8 <SDMMC_CmdBlockLength>
 800f0fe:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f100:	6a3b      	ldr	r3, [r7, #32]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d00c      	beq.n	800f120 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	4a0a      	ldr	r2, [pc, #40]	@ (800f134 <HAL_SD_ConfigWideBusOperation+0x214>)
 800f10c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f112:	6a3b      	ldr	r3, [r7, #32]
 800f114:	431a      	orrs	r2, r3
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800f11a:	2301      	movs	r3, #1
 800f11c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2201      	movs	r2, #1
 800f124:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800f128:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	372c      	adds	r7, #44	@ 0x2c
 800f130:	46bd      	mov	sp, r7
 800f132:	bd90      	pop	{r4, r7, pc}
 800f134:	1fe00fff 	.word	0x1fe00fff
 800f138:	55e63b89 	.word	0x55e63b89
 800f13c:	02faf080 	.word	0x02faf080
 800f140:	017d7840 	.word	0x017d7840

0800f144 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b086      	sub	sp, #24
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800f14c:	2300      	movs	r3, #0
 800f14e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800f150:	f107 030c 	add.w	r3, r7, #12
 800f154:	4619      	mov	r1, r3
 800f156:	6878      	ldr	r0, [r7, #4]
 800f158:	f000 fa40 	bl	800f5dc <SD_SendStatus>
 800f15c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f15e:	697b      	ldr	r3, [r7, #20]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d005      	beq.n	800f170 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f168:	697b      	ldr	r3, [r7, #20]
 800f16a:	431a      	orrs	r2, r3
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	0a5b      	lsrs	r3, r3, #9
 800f174:	f003 030f 	and.w	r3, r3, #15
 800f178:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800f17a:	693b      	ldr	r3, [r7, #16]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3718      	adds	r7, #24
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}

0800f184 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b090      	sub	sp, #64	@ 0x40
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800f18c:	2300      	movs	r3, #0
 800f18e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800f190:	f7f3 fa2e 	bl	80025f0 <HAL_GetTick>
 800f194:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	4618      	mov	r0, r3
 800f19c:	f003 fda8 	bl	8012cf0 <SDMMC_GetPowerState>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d102      	bne.n	800f1ac <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f1a6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800f1aa:	e0b5      	b.n	800f318 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1b0:	2b03      	cmp	r3, #3
 800f1b2:	d02e      	beq.n	800f212 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f003 ff29 	bl	8013010 <SDMMC_CmdSendCID>
 800f1be:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d001      	beq.n	800f1ca <SD_InitCard+0x46>
    {
      return errorstate;
 800f1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1c8:	e0a6      	b.n	800f318 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	2100      	movs	r1, #0
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	f003 fdd2 	bl	8012d7a <SDMMC_GetResponse>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	2104      	movs	r1, #4
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	f003 fdc9 	bl	8012d7a <SDMMC_GetResponse>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	2108      	movs	r1, #8
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f003 fdc0 	bl	8012d7a <SDMMC_GetResponse>
 800f1fa:	4602      	mov	r2, r0
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	210c      	movs	r1, #12
 800f206:	4618      	mov	r0, r3
 800f208:	f003 fdb7 	bl	8012d7a <SDMMC_GetResponse>
 800f20c:	4602      	mov	r2, r0
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f216:	2b03      	cmp	r3, #3
 800f218:	d01d      	beq.n	800f256 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800f21a:	e019      	b.n	800f250 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f107 020a 	add.w	r2, r7, #10
 800f224:	4611      	mov	r1, r2
 800f226:	4618      	mov	r0, r3
 800f228:	f003 ff31 	bl	801308e <SDMMC_CmdSetRelAdd>
 800f22c:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800f22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f230:	2b00      	cmp	r3, #0
 800f232:	d001      	beq.n	800f238 <SD_InitCard+0xb4>
      {
        return errorstate;
 800f234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f236:	e06f      	b.n	800f318 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800f238:	f7f3 f9da 	bl	80025f0 <HAL_GetTick>
 800f23c:	4602      	mov	r2, r0
 800f23e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f240:	1ad3      	subs	r3, r2, r3
 800f242:	f241 3287 	movw	r2, #4999	@ 0x1387
 800f246:	4293      	cmp	r3, r2
 800f248:	d902      	bls.n	800f250 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800f24a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f24e:	e063      	b.n	800f318 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800f250:	897b      	ldrh	r3, [r7, #10]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d0e2      	beq.n	800f21c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f25a:	2b03      	cmp	r3, #3
 800f25c:	d036      	beq.n	800f2cc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800f25e:	897b      	ldrh	r3, [r7, #10]
 800f260:	461a      	mov	r2, r3
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681a      	ldr	r2, [r3, #0]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f26e:	041b      	lsls	r3, r3, #16
 800f270:	4619      	mov	r1, r3
 800f272:	4610      	mov	r0, r2
 800f274:	f003 feeb 	bl	801304e <SDMMC_CmdSendCSD>
 800f278:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d001      	beq.n	800f284 <SD_InitCard+0x100>
    {
      return errorstate;
 800f280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f282:	e049      	b.n	800f318 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	2100      	movs	r1, #0
 800f28a:	4618      	mov	r0, r3
 800f28c:	f003 fd75 	bl	8012d7a <SDMMC_GetResponse>
 800f290:	4602      	mov	r2, r0
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	2104      	movs	r1, #4
 800f29c:	4618      	mov	r0, r3
 800f29e:	f003 fd6c 	bl	8012d7a <SDMMC_GetResponse>
 800f2a2:	4602      	mov	r2, r0
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	2108      	movs	r1, #8
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	f003 fd63 	bl	8012d7a <SDMMC_GetResponse>
 800f2b4:	4602      	mov	r2, r0
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	210c      	movs	r1, #12
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f003 fd5a 	bl	8012d7a <SDMMC_GetResponse>
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	2104      	movs	r1, #4
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f003 fd51 	bl	8012d7a <SDMMC_GetResponse>
 800f2d8:	4603      	mov	r3, r0
 800f2da:	0d1a      	lsrs	r2, r3, #20
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f2e0:	f107 030c 	add.w	r3, r7, #12
 800f2e4:	4619      	mov	r1, r3
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f7ff fbb8 	bl	800ea5c <HAL_SD_GetCardCSD>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d002      	beq.n	800f2f8 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f2f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800f2f6:	e00f      	b.n	800f318 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f300:	041b      	lsls	r3, r3, #16
 800f302:	4619      	mov	r1, r3
 800f304:	4610      	mov	r0, r2
 800f306:	f003 fd9a 	bl	8012e3e <SDMMC_CmdSelDesel>
 800f30a:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800f30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d001      	beq.n	800f316 <SD_InitCard+0x192>
  {
    return errorstate;
 800f312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f314:	e000      	b.n	800f318 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f316:	2300      	movs	r3, #0
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3740      	adds	r7, #64	@ 0x40
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}

0800f320 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b086      	sub	sp, #24
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f328:	2300      	movs	r3, #0
 800f32a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800f32c:	2300      	movs	r3, #0
 800f32e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800f330:	2300      	movs	r3, #0
 800f332:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4618      	mov	r0, r3
 800f33a:	f003 fda3 	bl	8012e84 <SDMMC_CmdGoIdleState>
 800f33e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	2b00      	cmp	r3, #0
 800f344:	d001      	beq.n	800f34a <SD_PowerON+0x2a>
  {
    return errorstate;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	e072      	b.n	800f430 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	4618      	mov	r0, r3
 800f350:	f003 fdb6 	bl	8012ec0 <SDMMC_CmdOperCond>
 800f354:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f35c:	d10d      	bne.n	800f37a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2200      	movs	r2, #0
 800f362:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	4618      	mov	r0, r3
 800f36a:	f003 fd8b 	bl	8012e84 <SDMMC_CmdGoIdleState>
 800f36e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d004      	beq.n	800f380 <SD_PowerON+0x60>
    {
      return errorstate;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	e05a      	b.n	800f430 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2201      	movs	r2, #1
 800f37e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f384:	2b01      	cmp	r3, #1
 800f386:	d137      	bne.n	800f3f8 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	2100      	movs	r1, #0
 800f38e:	4618      	mov	r0, r3
 800f390:	f003 fdb6 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f394:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d02d      	beq.n	800f3f8 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f39c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800f3a0:	e046      	b.n	800f430 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2100      	movs	r1, #0
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	f003 fda9 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f3ae:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d001      	beq.n	800f3ba <SD_PowerON+0x9a>
    {
      return errorstate;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	e03a      	b.n	800f430 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	491e      	ldr	r1, [pc, #120]	@ (800f438 <SD_PowerON+0x118>)
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f003 fdc0 	bl	8012f46 <SDMMC_CmdAppOperCommand>
 800f3c6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d002      	beq.n	800f3d4 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f3ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800f3d2:	e02d      	b.n	800f430 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	2100      	movs	r1, #0
 800f3da:	4618      	mov	r0, r3
 800f3dc:	f003 fccd 	bl	8012d7a <SDMMC_GetResponse>
 800f3e0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f3e2:	697b      	ldr	r3, [r7, #20]
 800f3e4:	0fdb      	lsrs	r3, r3, #31
 800f3e6:	2b01      	cmp	r3, #1
 800f3e8:	d101      	bne.n	800f3ee <SD_PowerON+0xce>
 800f3ea:	2301      	movs	r3, #1
 800f3ec:	e000      	b.n	800f3f0 <SD_PowerON+0xd0>
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	613b      	str	r3, [r7, #16]

    count++;
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	3301      	adds	r3, #1
 800f3f6:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f3f8:	68bb      	ldr	r3, [r7, #8]
 800f3fa:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800f3fe:	4293      	cmp	r3, r2
 800f400:	d802      	bhi.n	800f408 <SD_PowerON+0xe8>
 800f402:	693b      	ldr	r3, [r7, #16]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d0cc      	beq.n	800f3a2 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800f408:	68bb      	ldr	r3, [r7, #8]
 800f40a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800f40e:	4293      	cmp	r3, r2
 800f410:	d902      	bls.n	800f418 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f412:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f416:	e00b      	b.n	800f430 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2200      	movs	r2, #0
 800f41c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800f41e:	697b      	ldr	r3, [r7, #20]
 800f420:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f424:	2b00      	cmp	r3, #0
 800f426:	d002      	beq.n	800f42e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2201      	movs	r2, #1
 800f42c:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800f42e:	2300      	movs	r3, #0
}
 800f430:	4618      	mov	r0, r3
 800f432:	3718      	adds	r7, #24
 800f434:	46bd      	mov	sp, r7
 800f436:	bd80      	pop	{r7, pc}
 800f438:	c1100000 	.word	0xc1100000

0800f43c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b08c      	sub	sp, #48	@ 0x30
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f446:	f7f3 f8d3 	bl	80025f0 <HAL_GetTick>
 800f44a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	2100      	movs	r1, #0
 800f456:	4618      	mov	r0, r3
 800f458:	f003 fc8f 	bl	8012d7a <SDMMC_GetResponse>
 800f45c:	4603      	mov	r3, r0
 800f45e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f462:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f466:	d102      	bne.n	800f46e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f468:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f46c:	e0b0      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	2140      	movs	r1, #64	@ 0x40
 800f474:	4618      	mov	r0, r3
 800f476:	f003 fcbf 	bl	8012df8 <SDMMC_CmdBlockLength>
 800f47a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f47c:	6a3b      	ldr	r3, [r7, #32]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d005      	beq.n	800f48e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800f48a:	6a3b      	ldr	r3, [r7, #32]
 800f48c:	e0a0      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681a      	ldr	r2, [r3, #0]
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f496:	041b      	lsls	r3, r3, #16
 800f498:	4619      	mov	r1, r3
 800f49a:	4610      	mov	r0, r2
 800f49c:	f003 fd30 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f4a0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4a2:	6a3b      	ldr	r3, [r7, #32]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d005      	beq.n	800f4b4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800f4b0:	6a3b      	ldr	r3, [r7, #32]
 800f4b2:	e08d      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4b8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800f4ba:	2340      	movs	r3, #64	@ 0x40
 800f4bc:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800f4be:	2360      	movs	r3, #96	@ 0x60
 800f4c0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f4c2:	2302      	movs	r3, #2
 800f4c4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	f107 0208 	add.w	r2, r7, #8
 800f4d6:	4611      	mov	r1, r2
 800f4d8:	4618      	mov	r0, r3
 800f4da:	f003 fc61 	bl	8012da0 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	f003 fe18 	bl	8013118 <SDMMC_CmdStatusRegister>
 800f4e8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4ea:	6a3b      	ldr	r3, [r7, #32]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d02b      	beq.n	800f548 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800f4f8:	6a3b      	ldr	r3, [r7, #32]
 800f4fa:	e069      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f502:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f506:	2b00      	cmp	r3, #0
 800f508:	d013      	beq.n	800f532 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800f50a:	2300      	movs	r3, #0
 800f50c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f50e:	e00d      	b.n	800f52c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	4618      	mov	r0, r3
 800f516:	f003 fbcd 	bl	8012cb4 <SDMMC_ReadFIFO>
 800f51a:	4602      	mov	r2, r0
 800f51c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f51e:	601a      	str	r2, [r3, #0]
        pData++;
 800f520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f522:	3304      	adds	r3, #4
 800f524:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800f526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f528:	3301      	adds	r3, #1
 800f52a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f52e:	2b07      	cmp	r3, #7
 800f530:	d9ee      	bls.n	800f510 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800f532:	f7f3 f85d 	bl	80025f0 <HAL_GetTick>
 800f536:	4602      	mov	r2, r0
 800f538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f53a:	1ad3      	subs	r3, r2, r3
 800f53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f540:	d102      	bne.n	800f548 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f542:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f546:	e043      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f54e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800f552:	2b00      	cmp	r3, #0
 800f554:	d0d2      	beq.n	800f4fc <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f55c:	f003 0308 	and.w	r3, r3, #8
 800f560:	2b00      	cmp	r3, #0
 800f562:	d001      	beq.n	800f568 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f564:	2308      	movs	r3, #8
 800f566:	e033      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f56e:	f003 0302 	and.w	r3, r3, #2
 800f572:	2b00      	cmp	r3, #0
 800f574:	d001      	beq.n	800f57a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f576:	2302      	movs	r3, #2
 800f578:	e02a      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f580:	f003 0320 	and.w	r3, r3, #32
 800f584:	2b00      	cmp	r3, #0
 800f586:	d017      	beq.n	800f5b8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800f588:	2320      	movs	r3, #32
 800f58a:	e021      	b.n	800f5d0 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	4618      	mov	r0, r3
 800f592:	f003 fb8f 	bl	8012cb4 <SDMMC_ReadFIFO>
 800f596:	4602      	mov	r2, r0
 800f598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f59a:	601a      	str	r2, [r3, #0]
    pData++;
 800f59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f59e:	3304      	adds	r3, #4
 800f5a0:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800f5a2:	f7f3 f825 	bl	80025f0 <HAL_GetTick>
 800f5a6:	4602      	mov	r2, r0
 800f5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5aa:	1ad3      	subs	r3, r2, r3
 800f5ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b0:	d102      	bne.n	800f5b8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f5b2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f5b6:	e00b      	b.n	800f5d0 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f5be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d1e2      	bne.n	800f58c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	4a03      	ldr	r2, [pc, #12]	@ (800f5d8 <SD_SendSDStatus+0x19c>)
 800f5cc:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800f5ce:	2300      	movs	r3, #0
}
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	3730      	adds	r7, #48	@ 0x30
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bd80      	pop	{r7, pc}
 800f5d8:	18000f3a 	.word	0x18000f3a

0800f5dc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f5dc:	b580      	push	{r7, lr}
 800f5de:	b084      	sub	sp, #16
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
 800f5e4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d102      	bne.n	800f5f2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f5ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f5f0:	e018      	b.n	800f624 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681a      	ldr	r2, [r3, #0]
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5fa:	041b      	lsls	r3, r3, #16
 800f5fc:	4619      	mov	r1, r3
 800f5fe:	4610      	mov	r0, r2
 800f600:	f003 fd67 	bl	80130d2 <SDMMC_CmdSendStatus>
 800f604:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d001      	beq.n	800f610 <SD_SendStatus+0x34>
  {
    return errorstate;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	e009      	b.n	800f624 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	2100      	movs	r1, #0
 800f616:	4618      	mov	r0, r3
 800f618:	f003 fbaf 	bl	8012d7a <SDMMC_GetResponse>
 800f61c:	4602      	mov	r2, r0
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f622:	2300      	movs	r3, #0
}
 800f624:	4618      	mov	r0, r3
 800f626:	3710      	adds	r7, #16
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b086      	sub	sp, #24
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f634:	2300      	movs	r3, #0
 800f636:	60fb      	str	r3, [r7, #12]
 800f638:	2300      	movs	r3, #0
 800f63a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	2100      	movs	r1, #0
 800f642:	4618      	mov	r0, r3
 800f644:	f003 fb99 	bl	8012d7a <SDMMC_GetResponse>
 800f648:	4603      	mov	r3, r0
 800f64a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f64e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f652:	d102      	bne.n	800f65a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f654:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f658:	e02f      	b.n	800f6ba <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f65a:	f107 030c 	add.w	r3, r7, #12
 800f65e:	4619      	mov	r1, r3
 800f660:	6878      	ldr	r0, [r7, #4]
 800f662:	f000 f879 	bl	800f758 <SD_FindSCR>
 800f666:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d001      	beq.n	800f672 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f66e:	697b      	ldr	r3, [r7, #20]
 800f670:	e023      	b.n	800f6ba <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d01c      	beq.n	800f6b6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f684:	041b      	lsls	r3, r3, #16
 800f686:	4619      	mov	r1, r3
 800f688:	4610      	mov	r0, r2
 800f68a:	f003 fc39 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f68e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f690:	697b      	ldr	r3, [r7, #20]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d001      	beq.n	800f69a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f696:	697b      	ldr	r3, [r7, #20]
 800f698:	e00f      	b.n	800f6ba <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	2102      	movs	r1, #2
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	f003 fc70 	bl	8012f86 <SDMMC_CmdBusWidth>
 800f6a6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f6a8:	697b      	ldr	r3, [r7, #20]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d001      	beq.n	800f6b2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f6ae:	697b      	ldr	r3, [r7, #20]
 800f6b0:	e003      	b.n	800f6ba <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	e001      	b.n	800f6ba <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f6b6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3718      	adds	r7, #24
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}

0800f6c2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f6c2:	b580      	push	{r7, lr}
 800f6c4:	b086      	sub	sp, #24
 800f6c6:	af00      	add	r7, sp, #0
 800f6c8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	60fb      	str	r3, [r7, #12]
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	2100      	movs	r1, #0
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f003 fb4e 	bl	8012d7a <SDMMC_GetResponse>
 800f6de:	4603      	mov	r3, r0
 800f6e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f6e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f6e8:	d102      	bne.n	800f6f0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f6ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f6ee:	e02f      	b.n	800f750 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f6f0:	f107 030c 	add.w	r3, r7, #12
 800f6f4:	4619      	mov	r1, r3
 800f6f6:	6878      	ldr	r0, [r7, #4]
 800f6f8:	f000 f82e 	bl	800f758 <SD_FindSCR>
 800f6fc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f6fe:	697b      	ldr	r3, [r7, #20]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d001      	beq.n	800f708 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	e023      	b.n	800f750 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f708:	693b      	ldr	r3, [r7, #16]
 800f70a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d01c      	beq.n	800f74c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681a      	ldr	r2, [r3, #0]
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f71a:	041b      	lsls	r3, r3, #16
 800f71c:	4619      	mov	r1, r3
 800f71e:	4610      	mov	r0, r2
 800f720:	f003 fbee 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f724:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d001      	beq.n	800f730 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	e00f      	b.n	800f750 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	2100      	movs	r1, #0
 800f736:	4618      	mov	r0, r3
 800f738:	f003 fc25 	bl	8012f86 <SDMMC_CmdBusWidth>
 800f73c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d001      	beq.n	800f748 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	e003      	b.n	800f750 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f748:	2300      	movs	r3, #0
 800f74a:	e001      	b.n	800f750 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f74c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800f750:	4618      	mov	r0, r3
 800f752:	3718      	adds	r7, #24
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}

0800f758 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b08e      	sub	sp, #56	@ 0x38
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6078      	str	r0, [r7, #4]
 800f760:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f762:	f7f2 ff45 	bl	80025f0 <HAL_GetTick>
 800f766:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800f768:	2300      	movs	r3, #0
 800f76a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800f76c:	2300      	movs	r3, #0
 800f76e:	60bb      	str	r3, [r7, #8]
 800f770:	2300      	movs	r3, #0
 800f772:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	2108      	movs	r1, #8
 800f77e:	4618      	mov	r0, r3
 800f780:	f003 fb3a 	bl	8012df8 <SDMMC_CmdBlockLength>
 800f784:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d001      	beq.n	800f790 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f78e:	e0ad      	b.n	800f8ec <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681a      	ldr	r2, [r3, #0]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f798:	041b      	lsls	r3, r3, #16
 800f79a:	4619      	mov	r1, r3
 800f79c:	4610      	mov	r0, r2
 800f79e:	f003 fbaf 	bl	8012f00 <SDMMC_CmdAppCommand>
 800f7a2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d001      	beq.n	800f7ae <SD_FindSCR+0x56>
  {
    return errorstate;
 800f7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ac:	e09e      	b.n	800f8ec <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f7ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f7b2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f7b4:	2308      	movs	r3, #8
 800f7b6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f7b8:	2330      	movs	r3, #48	@ 0x30
 800f7ba:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f7bc:	2302      	movs	r3, #2
 800f7be:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	f107 0210 	add.w	r2, r7, #16
 800f7d0:	4611      	mov	r1, r2
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f003 fae4 	bl	8012da0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4618      	mov	r0, r3
 800f7de:	f003 fbf5 	bl	8012fcc <SDMMC_CmdSendSCR>
 800f7e2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f7e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d027      	beq.n	800f83a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800f7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ec:	e07e      	b.n	800f8ec <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d113      	bne.n	800f824 <SD_FindSCR+0xcc>
 800f7fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d110      	bne.n	800f824 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	4618      	mov	r0, r3
 800f808:	f003 fa54 	bl	8012cb4 <SDMMC_ReadFIFO>
 800f80c:	4603      	mov	r3, r0
 800f80e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4618      	mov	r0, r3
 800f816:	f003 fa4d 	bl	8012cb4 <SDMMC_ReadFIFO>
 800f81a:	4603      	mov	r3, r0
 800f81c:	60fb      	str	r3, [r7, #12]
      index++;
 800f81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f820:	3301      	adds	r3, #1
 800f822:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800f824:	f7f2 fee4 	bl	80025f0 <HAL_GetTick>
 800f828:	4602      	mov	r2, r0
 800f82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f82c:	1ad3      	subs	r3, r2, r3
 800f82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f832:	d102      	bne.n	800f83a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f834:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f838:	e058      	b.n	800f8ec <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f840:	f240 532a 	movw	r3, #1322	@ 0x52a
 800f844:	4013      	ands	r3, r2
 800f846:	2b00      	cmp	r3, #0
 800f848:	d0d1      	beq.n	800f7ee <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f850:	f003 0308 	and.w	r3, r3, #8
 800f854:	2b00      	cmp	r3, #0
 800f856:	d005      	beq.n	800f864 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	2208      	movs	r2, #8
 800f85e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f860:	2308      	movs	r3, #8
 800f862:	e043      	b.n	800f8ec <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f86a:	f003 0302 	and.w	r3, r3, #2
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d005      	beq.n	800f87e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	2202      	movs	r2, #2
 800f878:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f87a:	2302      	movs	r3, #2
 800f87c:	e036      	b.n	800f8ec <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f884:	f003 0320 	and.w	r3, r3, #32
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d005      	beq.n	800f898 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	2220      	movs	r2, #32
 800f892:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f894:	2320      	movs	r3, #32
 800f896:	e029      	b.n	800f8ec <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	4a15      	ldr	r2, [pc, #84]	@ (800f8f4 <SD_FindSCR+0x19c>)
 800f89e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	061a      	lsls	r2, r3, #24
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	021b      	lsls	r3, r3, #8
 800f8a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f8ac:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	0a1b      	lsrs	r3, r3, #8
 800f8b2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800f8b6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	0e1b      	lsrs	r3, r3, #24
 800f8bc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800f8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8c0:	601a      	str	r2, [r3, #0]
    scr++;
 800f8c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8c4:	3304      	adds	r3, #4
 800f8c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800f8c8:	68bb      	ldr	r3, [r7, #8]
 800f8ca:	061a      	lsls	r2, r3, #24
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	021b      	lsls	r3, r3, #8
 800f8d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f8d4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800f8d6:	68bb      	ldr	r3, [r7, #8]
 800f8d8:	0a1b      	lsrs	r3, r3, #8
 800f8da:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800f8de:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800f8e0:	68bb      	ldr	r3, [r7, #8]
 800f8e2:	0e1b      	lsrs	r3, r3, #24
 800f8e4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800f8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8e8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f8ea:	2300      	movs	r3, #0
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	3738      	adds	r7, #56	@ 0x38
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	bd80      	pop	{r7, pc}
 800f8f4:	18000f3a 	.word	0x18000f3a

0800f8f8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b082      	sub	sp, #8
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
 800f900:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d101      	bne.n	800f90c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800f908:	2301      	movs	r3, #1
 800f90a:	e02b      	b.n	800f964 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f912:	b2db      	uxtb	r3, r3
 800f914:	2b00      	cmp	r3, #0
 800f916:	d106      	bne.n	800f926 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	2200      	movs	r2, #0
 800f91c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800f920:	6878      	ldr	r0, [r7, #4]
 800f922:	f7f2 fba7 	bl	8002074 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	2202      	movs	r2, #2
 800f92a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	681a      	ldr	r2, [r3, #0]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	3304      	adds	r3, #4
 800f936:	4619      	mov	r1, r3
 800f938:	4610      	mov	r0, r2
 800f93a:	f003 f8cb 	bl	8012ad4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	6818      	ldr	r0, [r3, #0]
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	685b      	ldr	r3, [r3, #4]
 800f946:	461a      	mov	r2, r3
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	f003 f91f 	bl	8012b8c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800f94e:	4b07      	ldr	r3, [pc, #28]	@ (800f96c <HAL_SDRAM_Init+0x74>)
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	4a06      	ldr	r2, [pc, #24]	@ (800f96c <HAL_SDRAM_Init+0x74>)
 800f954:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f958:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	2201      	movs	r2, #1
 800f95e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800f962:	2300      	movs	r3, #0
}
 800f964:	4618      	mov	r0, r3
 800f966:	3708      	adds	r7, #8
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}
 800f96c:	52004000 	.word	0x52004000

0800f970 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d101      	bne.n	800f982 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f97e:	2301      	movs	r3, #1
 800f980:	e10f      	b.n	800fba2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	2200      	movs	r2, #0
 800f986:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	4a87      	ldr	r2, [pc, #540]	@ (800fbac <HAL_SPI_Init+0x23c>)
 800f98e:	4293      	cmp	r3, r2
 800f990:	d00f      	beq.n	800f9b2 <HAL_SPI_Init+0x42>
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	4a86      	ldr	r2, [pc, #536]	@ (800fbb0 <HAL_SPI_Init+0x240>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d00a      	beq.n	800f9b2 <HAL_SPI_Init+0x42>
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	4a84      	ldr	r2, [pc, #528]	@ (800fbb4 <HAL_SPI_Init+0x244>)
 800f9a2:	4293      	cmp	r3, r2
 800f9a4:	d005      	beq.n	800f9b2 <HAL_SPI_Init+0x42>
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	68db      	ldr	r3, [r3, #12]
 800f9aa:	2b0f      	cmp	r3, #15
 800f9ac:	d901      	bls.n	800f9b2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	e0f7      	b.n	800fba2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f9b2:	6878      	ldr	r0, [r7, #4]
 800f9b4:	f000 f900 	bl	800fbb8 <SPI_GetPacketSize>
 800f9b8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	4a7b      	ldr	r2, [pc, #492]	@ (800fbac <HAL_SPI_Init+0x23c>)
 800f9c0:	4293      	cmp	r3, r2
 800f9c2:	d00c      	beq.n	800f9de <HAL_SPI_Init+0x6e>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	4a79      	ldr	r2, [pc, #484]	@ (800fbb0 <HAL_SPI_Init+0x240>)
 800f9ca:	4293      	cmp	r3, r2
 800f9cc:	d007      	beq.n	800f9de <HAL_SPI_Init+0x6e>
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	4a78      	ldr	r2, [pc, #480]	@ (800fbb4 <HAL_SPI_Init+0x244>)
 800f9d4:	4293      	cmp	r3, r2
 800f9d6:	d002      	beq.n	800f9de <HAL_SPI_Init+0x6e>
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	2b08      	cmp	r3, #8
 800f9dc:	d811      	bhi.n	800fa02 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f9e2:	4a72      	ldr	r2, [pc, #456]	@ (800fbac <HAL_SPI_Init+0x23c>)
 800f9e4:	4293      	cmp	r3, r2
 800f9e6:	d009      	beq.n	800f9fc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	4a70      	ldr	r2, [pc, #448]	@ (800fbb0 <HAL_SPI_Init+0x240>)
 800f9ee:	4293      	cmp	r3, r2
 800f9f0:	d004      	beq.n	800f9fc <HAL_SPI_Init+0x8c>
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	4a6f      	ldr	r2, [pc, #444]	@ (800fbb4 <HAL_SPI_Init+0x244>)
 800f9f8:	4293      	cmp	r3, r2
 800f9fa:	d104      	bne.n	800fa06 <HAL_SPI_Init+0x96>
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	2b10      	cmp	r3, #16
 800fa00:	d901      	bls.n	800fa06 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fa02:	2301      	movs	r3, #1
 800fa04:	e0cd      	b.n	800fba2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fa0c:	b2db      	uxtb	r3, r3
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d106      	bne.n	800fa20 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	2200      	movs	r2, #0
 800fa16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f7f2 f802 	bl	8001a24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	2202      	movs	r2, #2
 800fa24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	681a      	ldr	r2, [r3, #0]
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	f022 0201 	bic.w	r2, r2, #1
 800fa36:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	689b      	ldr	r3, [r3, #8]
 800fa3e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800fa42:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	699b      	ldr	r3, [r3, #24]
 800fa48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fa4c:	d119      	bne.n	800fa82 <HAL_SPI_Init+0x112>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	685b      	ldr	r3, [r3, #4]
 800fa52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fa56:	d103      	bne.n	800fa60 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d008      	beq.n	800fa72 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d10c      	bne.n	800fa82 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa70:	d107      	bne.n	800fa82 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	681a      	ldr	r2, [r3, #0]
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fa80:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	685b      	ldr	r3, [r3, #4]
 800fa86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d00f      	beq.n	800faae <HAL_SPI_Init+0x13e>
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	68db      	ldr	r3, [r3, #12]
 800fa92:	2b06      	cmp	r3, #6
 800fa94:	d90b      	bls.n	800faae <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	430a      	orrs	r2, r1
 800faaa:	601a      	str	r2, [r3, #0]
 800faac:	e007      	b.n	800fabe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	681a      	ldr	r2, [r3, #0]
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fabc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	69da      	ldr	r2, [r3, #28]
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fac6:	431a      	orrs	r2, r3
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	431a      	orrs	r2, r3
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fad0:	ea42 0103 	orr.w	r1, r2, r3
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	68da      	ldr	r2, [r3, #12]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	430a      	orrs	r2, r1
 800fade:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fae8:	431a      	orrs	r2, r3
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faee:	431a      	orrs	r2, r3
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	699b      	ldr	r3, [r3, #24]
 800faf4:	431a      	orrs	r2, r3
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	691b      	ldr	r3, [r3, #16]
 800fafa:	431a      	orrs	r2, r3
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	695b      	ldr	r3, [r3, #20]
 800fb00:	431a      	orrs	r2, r3
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6a1b      	ldr	r3, [r3, #32]
 800fb06:	431a      	orrs	r2, r3
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	685b      	ldr	r3, [r3, #4]
 800fb0c:	431a      	orrs	r2, r3
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb12:	431a      	orrs	r2, r3
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	689b      	ldr	r3, [r3, #8]
 800fb18:	431a      	orrs	r2, r3
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb1e:	ea42 0103 	orr.w	r1, r2, r3
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	430a      	orrs	r2, r1
 800fb2c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d113      	bne.n	800fb5e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	689b      	ldr	r3, [r3, #8]
 800fb3c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fb48:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	689b      	ldr	r3, [r3, #8]
 800fb50:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fb5c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	f022 0201 	bic.w	r2, r2, #1
 800fb6c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	685b      	ldr	r3, [r3, #4]
 800fb72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d00a      	beq.n	800fb90 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	68db      	ldr	r3, [r3, #12]
 800fb80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	430a      	orrs	r2, r1
 800fb8e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2200      	movs	r2, #0
 800fb94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2201      	movs	r2, #1
 800fb9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800fba0:	2300      	movs	r3, #0
}
 800fba2:	4618      	mov	r0, r3
 800fba4:	3710      	adds	r7, #16
 800fba6:	46bd      	mov	sp, r7
 800fba8:	bd80      	pop	{r7, pc}
 800fbaa:	bf00      	nop
 800fbac:	40013000 	.word	0x40013000
 800fbb0:	40003800 	.word	0x40003800
 800fbb4:	40003c00 	.word	0x40003c00

0800fbb8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b085      	sub	sp, #20
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbc4:	095b      	lsrs	r3, r3, #5
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	68db      	ldr	r3, [r3, #12]
 800fbce:	3301      	adds	r3, #1
 800fbd0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	3307      	adds	r3, #7
 800fbd6:	08db      	lsrs	r3, r3, #3
 800fbd8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	68fa      	ldr	r2, [r7, #12]
 800fbde:	fb02 f303 	mul.w	r3, r2, r3
}
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	3714      	adds	r7, #20
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbec:	4770      	bx	lr

0800fbee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fbee:	b580      	push	{r7, lr}
 800fbf0:	b082      	sub	sp, #8
 800fbf2:	af00      	add	r7, sp, #0
 800fbf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d101      	bne.n	800fc00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	e049      	b.n	800fc94 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fc06:	b2db      	uxtb	r3, r3
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d106      	bne.n	800fc1a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2200      	movs	r2, #0
 800fc10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fc14:	6878      	ldr	r0, [r7, #4]
 800fc16:	f7f1 ff61 	bl	8001adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	2202      	movs	r2, #2
 800fc1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681a      	ldr	r2, [r3, #0]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	3304      	adds	r3, #4
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	4610      	mov	r0, r2
 800fc2e:	f000 faa3 	bl	8010178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	2201      	movs	r2, #1
 800fc36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2201      	movs	r2, #1
 800fc3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	2201      	movs	r2, #1
 800fc46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	2201      	movs	r2, #1
 800fc4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	2201      	movs	r2, #1
 800fc56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	2201      	movs	r2, #1
 800fc5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	2201      	movs	r2, #1
 800fc66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2201      	movs	r2, #1
 800fc6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2201      	movs	r2, #1
 800fc76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	2201      	movs	r2, #1
 800fc7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2201      	movs	r2, #1
 800fc86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2201      	movs	r2, #1
 800fc8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fc92:	2300      	movs	r3, #0
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	3708      	adds	r7, #8
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}

0800fc9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b082      	sub	sp, #8
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d101      	bne.n	800fcae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fcaa:	2301      	movs	r3, #1
 800fcac:	e049      	b.n	800fd42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fcb4:	b2db      	uxtb	r3, r3
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d106      	bne.n	800fcc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f000 f841 	bl	800fd4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2202      	movs	r2, #2
 800fccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	3304      	adds	r3, #4
 800fcd8:	4619      	mov	r1, r3
 800fcda:	4610      	mov	r0, r2
 800fcdc:	f000 fa4c 	bl	8010178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2201      	movs	r2, #1
 800fce4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2201      	movs	r2, #1
 800fcec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	2201      	movs	r2, #1
 800fcf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	2201      	movs	r2, #1
 800fd04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	2201      	movs	r2, #1
 800fd14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	2201      	movs	r2, #1
 800fd1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2201      	movs	r2, #1
 800fd24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	2201      	movs	r2, #1
 800fd2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	2201      	movs	r2, #1
 800fd34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	2201      	movs	r2, #1
 800fd3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fd40:	2300      	movs	r3, #0
}
 800fd42:	4618      	mov	r0, r3
 800fd44:	3708      	adds	r7, #8
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}

0800fd4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800fd4a:	b480      	push	{r7}
 800fd4c:	b083      	sub	sp, #12
 800fd4e:	af00      	add	r7, sp, #0
 800fd50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800fd52:	bf00      	nop
 800fd54:	370c      	adds	r7, #12
 800fd56:	46bd      	mov	sp, r7
 800fd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5c:	4770      	bx	lr
	...

0800fd60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b086      	sub	sp, #24
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	60f8      	str	r0, [r7, #12]
 800fd68:	60b9      	str	r1, [r7, #8]
 800fd6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	d101      	bne.n	800fd7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fd7a:	2302      	movs	r3, #2
 800fd7c:	e0ff      	b.n	800ff7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	2201      	movs	r2, #1
 800fd82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	2b14      	cmp	r3, #20
 800fd8a:	f200 80f0 	bhi.w	800ff6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fd8e:	a201      	add	r2, pc, #4	@ (adr r2, 800fd94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd94:	0800fde9 	.word	0x0800fde9
 800fd98:	0800ff6f 	.word	0x0800ff6f
 800fd9c:	0800ff6f 	.word	0x0800ff6f
 800fda0:	0800ff6f 	.word	0x0800ff6f
 800fda4:	0800fe29 	.word	0x0800fe29
 800fda8:	0800ff6f 	.word	0x0800ff6f
 800fdac:	0800ff6f 	.word	0x0800ff6f
 800fdb0:	0800ff6f 	.word	0x0800ff6f
 800fdb4:	0800fe6b 	.word	0x0800fe6b
 800fdb8:	0800ff6f 	.word	0x0800ff6f
 800fdbc:	0800ff6f 	.word	0x0800ff6f
 800fdc0:	0800ff6f 	.word	0x0800ff6f
 800fdc4:	0800feab 	.word	0x0800feab
 800fdc8:	0800ff6f 	.word	0x0800ff6f
 800fdcc:	0800ff6f 	.word	0x0800ff6f
 800fdd0:	0800ff6f 	.word	0x0800ff6f
 800fdd4:	0800feed 	.word	0x0800feed
 800fdd8:	0800ff6f 	.word	0x0800ff6f
 800fddc:	0800ff6f 	.word	0x0800ff6f
 800fde0:	0800ff6f 	.word	0x0800ff6f
 800fde4:	0800ff2d 	.word	0x0800ff2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	68b9      	ldr	r1, [r7, #8]
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f000 fa62 	bl	80102b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	699a      	ldr	r2, [r3, #24]
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	f042 0208 	orr.w	r2, r2, #8
 800fe02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	699a      	ldr	r2, [r3, #24]
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	f022 0204 	bic.w	r2, r2, #4
 800fe12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	6999      	ldr	r1, [r3, #24]
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	691a      	ldr	r2, [r3, #16]
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	430a      	orrs	r2, r1
 800fe24:	619a      	str	r2, [r3, #24]
      break;
 800fe26:	e0a5      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	68b9      	ldr	r1, [r7, #8]
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f000 fad2 	bl	80103d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	699a      	ldr	r2, [r3, #24]
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fe42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	699a      	ldr	r2, [r3, #24]
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fe52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	6999      	ldr	r1, [r3, #24]
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	691b      	ldr	r3, [r3, #16]
 800fe5e:	021a      	lsls	r2, r3, #8
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	430a      	orrs	r2, r1
 800fe66:	619a      	str	r2, [r3, #24]
      break;
 800fe68:	e084      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	68b9      	ldr	r1, [r7, #8]
 800fe70:	4618      	mov	r0, r3
 800fe72:	f000 fb3b 	bl	80104ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	69da      	ldr	r2, [r3, #28]
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	f042 0208 	orr.w	r2, r2, #8
 800fe84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	69da      	ldr	r2, [r3, #28]
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	f022 0204 	bic.w	r2, r2, #4
 800fe94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	69d9      	ldr	r1, [r3, #28]
 800fe9c:	68bb      	ldr	r3, [r7, #8]
 800fe9e:	691a      	ldr	r2, [r3, #16]
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	430a      	orrs	r2, r1
 800fea6:	61da      	str	r2, [r3, #28]
      break;
 800fea8:	e064      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	68b9      	ldr	r1, [r7, #8]
 800feb0:	4618      	mov	r0, r3
 800feb2:	f000 fba3 	bl	80105fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	69da      	ldr	r2, [r3, #28]
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fec4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	69da      	ldr	r2, [r3, #28]
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fed4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	69d9      	ldr	r1, [r3, #28]
 800fedc:	68bb      	ldr	r3, [r7, #8]
 800fede:	691b      	ldr	r3, [r3, #16]
 800fee0:	021a      	lsls	r2, r3, #8
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	430a      	orrs	r2, r1
 800fee8:	61da      	str	r2, [r3, #28]
      break;
 800feea:	e043      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	68b9      	ldr	r1, [r7, #8]
 800fef2:	4618      	mov	r0, r3
 800fef4:	f000 fbec 	bl	80106d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	f042 0208 	orr.w	r2, r2, #8
 800ff06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	f022 0204 	bic.w	r2, r2, #4
 800ff16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ff1e:	68bb      	ldr	r3, [r7, #8]
 800ff20:	691a      	ldr	r2, [r3, #16]
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	430a      	orrs	r2, r1
 800ff28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ff2a:	e023      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	68b9      	ldr	r1, [r7, #8]
 800ff32:	4618      	mov	r0, r3
 800ff34:	f000 fc30 	bl	8010798 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ff46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ff56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	691b      	ldr	r3, [r3, #16]
 800ff62:	021a      	lsls	r2, r3, #8
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	430a      	orrs	r2, r1
 800ff6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ff6c:	e002      	b.n	800ff74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	75fb      	strb	r3, [r7, #23]
      break;
 800ff72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	2200      	movs	r2, #0
 800ff78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ff7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3718      	adds	r7, #24
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}
 800ff86:	bf00      	nop

0800ff88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b084      	sub	sp, #16
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
 800ff90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ff92:	2300      	movs	r3, #0
 800ff94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ff9c:	2b01      	cmp	r3, #1
 800ff9e:	d101      	bne.n	800ffa4 <HAL_TIM_ConfigClockSource+0x1c>
 800ffa0:	2302      	movs	r3, #2
 800ffa2:	e0dc      	b.n	801015e <HAL_TIM_ConfigClockSource+0x1d6>
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	2201      	movs	r2, #1
 800ffa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	2202      	movs	r2, #2
 800ffb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	689b      	ldr	r3, [r3, #8]
 800ffba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ffbc:	68ba      	ldr	r2, [r7, #8]
 800ffbe:	4b6a      	ldr	r3, [pc, #424]	@ (8010168 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ffc0:	4013      	ands	r3, r2
 800ffc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ffc4:	68bb      	ldr	r3, [r7, #8]
 800ffc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ffca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	68ba      	ldr	r2, [r7, #8]
 800ffd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	4a64      	ldr	r2, [pc, #400]	@ (801016c <HAL_TIM_ConfigClockSource+0x1e4>)
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	f000 80a9 	beq.w	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 800ffe0:	4a62      	ldr	r2, [pc, #392]	@ (801016c <HAL_TIM_ConfigClockSource+0x1e4>)
 800ffe2:	4293      	cmp	r3, r2
 800ffe4:	f200 80ae 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 800ffe8:	4a61      	ldr	r2, [pc, #388]	@ (8010170 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ffea:	4293      	cmp	r3, r2
 800ffec:	f000 80a1 	beq.w	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 800fff0:	4a5f      	ldr	r2, [pc, #380]	@ (8010170 <HAL_TIM_ConfigClockSource+0x1e8>)
 800fff2:	4293      	cmp	r3, r2
 800fff4:	f200 80a6 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 800fff8:	4a5e      	ldr	r2, [pc, #376]	@ (8010174 <HAL_TIM_ConfigClockSource+0x1ec>)
 800fffa:	4293      	cmp	r3, r2
 800fffc:	f000 8099 	beq.w	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010000:	4a5c      	ldr	r2, [pc, #368]	@ (8010174 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010002:	4293      	cmp	r3, r2
 8010004:	f200 809e 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010008:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801000c:	f000 8091 	beq.w	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010010:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010014:	f200 8096 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010018:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801001c:	f000 8089 	beq.w	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010020:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010024:	f200 808e 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801002c:	d03e      	beq.n	80100ac <HAL_TIM_ConfigClockSource+0x124>
 801002e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010032:	f200 8087 	bhi.w	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801003a:	f000 8086 	beq.w	801014a <HAL_TIM_ConfigClockSource+0x1c2>
 801003e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010042:	d87f      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010044:	2b70      	cmp	r3, #112	@ 0x70
 8010046:	d01a      	beq.n	801007e <HAL_TIM_ConfigClockSource+0xf6>
 8010048:	2b70      	cmp	r3, #112	@ 0x70
 801004a:	d87b      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 801004c:	2b60      	cmp	r3, #96	@ 0x60
 801004e:	d050      	beq.n	80100f2 <HAL_TIM_ConfigClockSource+0x16a>
 8010050:	2b60      	cmp	r3, #96	@ 0x60
 8010052:	d877      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010054:	2b50      	cmp	r3, #80	@ 0x50
 8010056:	d03c      	beq.n	80100d2 <HAL_TIM_ConfigClockSource+0x14a>
 8010058:	2b50      	cmp	r3, #80	@ 0x50
 801005a:	d873      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 801005c:	2b40      	cmp	r3, #64	@ 0x40
 801005e:	d058      	beq.n	8010112 <HAL_TIM_ConfigClockSource+0x18a>
 8010060:	2b40      	cmp	r3, #64	@ 0x40
 8010062:	d86f      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010064:	2b30      	cmp	r3, #48	@ 0x30
 8010066:	d064      	beq.n	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010068:	2b30      	cmp	r3, #48	@ 0x30
 801006a:	d86b      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 801006c:	2b20      	cmp	r3, #32
 801006e:	d060      	beq.n	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010070:	2b20      	cmp	r3, #32
 8010072:	d867      	bhi.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
 8010074:	2b00      	cmp	r3, #0
 8010076:	d05c      	beq.n	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 8010078:	2b10      	cmp	r3, #16
 801007a:	d05a      	beq.n	8010132 <HAL_TIM_ConfigClockSource+0x1aa>
 801007c:	e062      	b.n	8010144 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010086:	683b      	ldr	r3, [r7, #0]
 8010088:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801008e:	f000 fc67 	bl	8010960 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801009a:	68bb      	ldr	r3, [r7, #8]
 801009c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80100a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	68ba      	ldr	r2, [r7, #8]
 80100a8:	609a      	str	r2, [r3, #8]
      break;
 80100aa:	e04f      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80100bc:	f000 fc50 	bl	8010960 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	689a      	ldr	r2, [r3, #8]
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80100ce:	609a      	str	r2, [r3, #8]
      break;
 80100d0:	e03c      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80100d6:	683b      	ldr	r3, [r7, #0]
 80100d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80100da:	683b      	ldr	r3, [r7, #0]
 80100dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100de:	461a      	mov	r2, r3
 80100e0:	f000 fbc0 	bl	8010864 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	2150      	movs	r1, #80	@ 0x50
 80100ea:	4618      	mov	r0, r3
 80100ec:	f000 fc1a 	bl	8010924 <TIM_ITRx_SetConfig>
      break;
 80100f0:	e02c      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80100f6:	683b      	ldr	r3, [r7, #0]
 80100f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80100fe:	461a      	mov	r2, r3
 8010100:	f000 fbdf 	bl	80108c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	2160      	movs	r1, #96	@ 0x60
 801010a:	4618      	mov	r0, r3
 801010c:	f000 fc0a 	bl	8010924 <TIM_ITRx_SetConfig>
      break;
 8010110:	e01c      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801011a:	683b      	ldr	r3, [r7, #0]
 801011c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801011e:	461a      	mov	r2, r3
 8010120:	f000 fba0 	bl	8010864 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	2140      	movs	r1, #64	@ 0x40
 801012a:	4618      	mov	r0, r3
 801012c:	f000 fbfa 	bl	8010924 <TIM_ITRx_SetConfig>
      break;
 8010130:	e00c      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681a      	ldr	r2, [r3, #0]
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	4619      	mov	r1, r3
 801013c:	4610      	mov	r0, r2
 801013e:	f000 fbf1 	bl	8010924 <TIM_ITRx_SetConfig>
      break;
 8010142:	e003      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8010144:	2301      	movs	r3, #1
 8010146:	73fb      	strb	r3, [r7, #15]
      break;
 8010148:	e000      	b.n	801014c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801014a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2201      	movs	r2, #1
 8010150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	2200      	movs	r2, #0
 8010158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801015c:	7bfb      	ldrb	r3, [r7, #15]
}
 801015e:	4618      	mov	r0, r3
 8010160:	3710      	adds	r7, #16
 8010162:	46bd      	mov	sp, r7
 8010164:	bd80      	pop	{r7, pc}
 8010166:	bf00      	nop
 8010168:	ffceff88 	.word	0xffceff88
 801016c:	00100040 	.word	0x00100040
 8010170:	00100030 	.word	0x00100030
 8010174:	00100020 	.word	0x00100020

08010178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010178:	b480      	push	{r7}
 801017a:	b085      	sub	sp, #20
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
 8010180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	4a43      	ldr	r2, [pc, #268]	@ (8010298 <TIM_Base_SetConfig+0x120>)
 801018c:	4293      	cmp	r3, r2
 801018e:	d013      	beq.n	80101b8 <TIM_Base_SetConfig+0x40>
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010196:	d00f      	beq.n	80101b8 <TIM_Base_SetConfig+0x40>
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	4a40      	ldr	r2, [pc, #256]	@ (801029c <TIM_Base_SetConfig+0x124>)
 801019c:	4293      	cmp	r3, r2
 801019e:	d00b      	beq.n	80101b8 <TIM_Base_SetConfig+0x40>
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	4a3f      	ldr	r2, [pc, #252]	@ (80102a0 <TIM_Base_SetConfig+0x128>)
 80101a4:	4293      	cmp	r3, r2
 80101a6:	d007      	beq.n	80101b8 <TIM_Base_SetConfig+0x40>
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	4a3e      	ldr	r2, [pc, #248]	@ (80102a4 <TIM_Base_SetConfig+0x12c>)
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d003      	beq.n	80101b8 <TIM_Base_SetConfig+0x40>
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	4a3d      	ldr	r2, [pc, #244]	@ (80102a8 <TIM_Base_SetConfig+0x130>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d108      	bne.n	80101ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80101c0:	683b      	ldr	r3, [r7, #0]
 80101c2:	685b      	ldr	r3, [r3, #4]
 80101c4:	68fa      	ldr	r2, [r7, #12]
 80101c6:	4313      	orrs	r3, r2
 80101c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	4a32      	ldr	r2, [pc, #200]	@ (8010298 <TIM_Base_SetConfig+0x120>)
 80101ce:	4293      	cmp	r3, r2
 80101d0:	d01f      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80101d8:	d01b      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	4a2f      	ldr	r2, [pc, #188]	@ (801029c <TIM_Base_SetConfig+0x124>)
 80101de:	4293      	cmp	r3, r2
 80101e0:	d017      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	4a2e      	ldr	r2, [pc, #184]	@ (80102a0 <TIM_Base_SetConfig+0x128>)
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d013      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	4a2d      	ldr	r2, [pc, #180]	@ (80102a4 <TIM_Base_SetConfig+0x12c>)
 80101ee:	4293      	cmp	r3, r2
 80101f0:	d00f      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	4a2c      	ldr	r2, [pc, #176]	@ (80102a8 <TIM_Base_SetConfig+0x130>)
 80101f6:	4293      	cmp	r3, r2
 80101f8:	d00b      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	4a2b      	ldr	r2, [pc, #172]	@ (80102ac <TIM_Base_SetConfig+0x134>)
 80101fe:	4293      	cmp	r3, r2
 8010200:	d007      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	4a2a      	ldr	r2, [pc, #168]	@ (80102b0 <TIM_Base_SetConfig+0x138>)
 8010206:	4293      	cmp	r3, r2
 8010208:	d003      	beq.n	8010212 <TIM_Base_SetConfig+0x9a>
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	4a29      	ldr	r2, [pc, #164]	@ (80102b4 <TIM_Base_SetConfig+0x13c>)
 801020e:	4293      	cmp	r3, r2
 8010210:	d108      	bne.n	8010224 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	68db      	ldr	r3, [r3, #12]
 801021e:	68fa      	ldr	r2, [r7, #12]
 8010220:	4313      	orrs	r3, r2
 8010222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801022a:	683b      	ldr	r3, [r7, #0]
 801022c:	695b      	ldr	r3, [r3, #20]
 801022e:	4313      	orrs	r3, r2
 8010230:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010232:	683b      	ldr	r3, [r7, #0]
 8010234:	689a      	ldr	r2, [r3, #8]
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	681a      	ldr	r2, [r3, #0]
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	4a14      	ldr	r2, [pc, #80]	@ (8010298 <TIM_Base_SetConfig+0x120>)
 8010246:	4293      	cmp	r3, r2
 8010248:	d00f      	beq.n	801026a <TIM_Base_SetConfig+0xf2>
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	4a16      	ldr	r2, [pc, #88]	@ (80102a8 <TIM_Base_SetConfig+0x130>)
 801024e:	4293      	cmp	r3, r2
 8010250:	d00b      	beq.n	801026a <TIM_Base_SetConfig+0xf2>
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	4a15      	ldr	r2, [pc, #84]	@ (80102ac <TIM_Base_SetConfig+0x134>)
 8010256:	4293      	cmp	r3, r2
 8010258:	d007      	beq.n	801026a <TIM_Base_SetConfig+0xf2>
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	4a14      	ldr	r2, [pc, #80]	@ (80102b0 <TIM_Base_SetConfig+0x138>)
 801025e:	4293      	cmp	r3, r2
 8010260:	d003      	beq.n	801026a <TIM_Base_SetConfig+0xf2>
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	4a13      	ldr	r2, [pc, #76]	@ (80102b4 <TIM_Base_SetConfig+0x13c>)
 8010266:	4293      	cmp	r3, r2
 8010268:	d103      	bne.n	8010272 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801026a:	683b      	ldr	r3, [r7, #0]
 801026c:	691a      	ldr	r2, [r3, #16]
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f043 0204 	orr.w	r2, r3, #4
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2201      	movs	r2, #1
 8010282:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	68fa      	ldr	r2, [r7, #12]
 8010288:	601a      	str	r2, [r3, #0]
}
 801028a:	bf00      	nop
 801028c:	3714      	adds	r7, #20
 801028e:	46bd      	mov	sp, r7
 8010290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010294:	4770      	bx	lr
 8010296:	bf00      	nop
 8010298:	40010000 	.word	0x40010000
 801029c:	40000400 	.word	0x40000400
 80102a0:	40000800 	.word	0x40000800
 80102a4:	40000c00 	.word	0x40000c00
 80102a8:	40010400 	.word	0x40010400
 80102ac:	40014000 	.word	0x40014000
 80102b0:	40014400 	.word	0x40014400
 80102b4:	40014800 	.word	0x40014800

080102b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80102b8:	b480      	push	{r7}
 80102ba:	b087      	sub	sp, #28
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
 80102c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	6a1b      	ldr	r3, [r3, #32]
 80102c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	6a1b      	ldr	r3, [r3, #32]
 80102cc:	f023 0201 	bic.w	r2, r3, #1
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	685b      	ldr	r3, [r3, #4]
 80102d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	699b      	ldr	r3, [r3, #24]
 80102de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80102e0:	68fa      	ldr	r2, [r7, #12]
 80102e2:	4b37      	ldr	r3, [pc, #220]	@ (80103c0 <TIM_OC1_SetConfig+0x108>)
 80102e4:	4013      	ands	r3, r2
 80102e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	f023 0303 	bic.w	r3, r3, #3
 80102ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80102f0:	683b      	ldr	r3, [r7, #0]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	68fa      	ldr	r2, [r7, #12]
 80102f6:	4313      	orrs	r3, r2
 80102f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80102fa:	697b      	ldr	r3, [r7, #20]
 80102fc:	f023 0302 	bic.w	r3, r3, #2
 8010300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	689b      	ldr	r3, [r3, #8]
 8010306:	697a      	ldr	r2, [r7, #20]
 8010308:	4313      	orrs	r3, r2
 801030a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	4a2d      	ldr	r2, [pc, #180]	@ (80103c4 <TIM_OC1_SetConfig+0x10c>)
 8010310:	4293      	cmp	r3, r2
 8010312:	d00f      	beq.n	8010334 <TIM_OC1_SetConfig+0x7c>
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	4a2c      	ldr	r2, [pc, #176]	@ (80103c8 <TIM_OC1_SetConfig+0x110>)
 8010318:	4293      	cmp	r3, r2
 801031a:	d00b      	beq.n	8010334 <TIM_OC1_SetConfig+0x7c>
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	4a2b      	ldr	r2, [pc, #172]	@ (80103cc <TIM_OC1_SetConfig+0x114>)
 8010320:	4293      	cmp	r3, r2
 8010322:	d007      	beq.n	8010334 <TIM_OC1_SetConfig+0x7c>
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	4a2a      	ldr	r2, [pc, #168]	@ (80103d0 <TIM_OC1_SetConfig+0x118>)
 8010328:	4293      	cmp	r3, r2
 801032a:	d003      	beq.n	8010334 <TIM_OC1_SetConfig+0x7c>
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	4a29      	ldr	r2, [pc, #164]	@ (80103d4 <TIM_OC1_SetConfig+0x11c>)
 8010330:	4293      	cmp	r3, r2
 8010332:	d10c      	bne.n	801034e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	f023 0308 	bic.w	r3, r3, #8
 801033a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	68db      	ldr	r3, [r3, #12]
 8010340:	697a      	ldr	r2, [r7, #20]
 8010342:	4313      	orrs	r3, r2
 8010344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	f023 0304 	bic.w	r3, r3, #4
 801034c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	4a1c      	ldr	r2, [pc, #112]	@ (80103c4 <TIM_OC1_SetConfig+0x10c>)
 8010352:	4293      	cmp	r3, r2
 8010354:	d00f      	beq.n	8010376 <TIM_OC1_SetConfig+0xbe>
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	4a1b      	ldr	r2, [pc, #108]	@ (80103c8 <TIM_OC1_SetConfig+0x110>)
 801035a:	4293      	cmp	r3, r2
 801035c:	d00b      	beq.n	8010376 <TIM_OC1_SetConfig+0xbe>
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	4a1a      	ldr	r2, [pc, #104]	@ (80103cc <TIM_OC1_SetConfig+0x114>)
 8010362:	4293      	cmp	r3, r2
 8010364:	d007      	beq.n	8010376 <TIM_OC1_SetConfig+0xbe>
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	4a19      	ldr	r2, [pc, #100]	@ (80103d0 <TIM_OC1_SetConfig+0x118>)
 801036a:	4293      	cmp	r3, r2
 801036c:	d003      	beq.n	8010376 <TIM_OC1_SetConfig+0xbe>
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	4a18      	ldr	r2, [pc, #96]	@ (80103d4 <TIM_OC1_SetConfig+0x11c>)
 8010372:	4293      	cmp	r3, r2
 8010374:	d111      	bne.n	801039a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010376:	693b      	ldr	r3, [r7, #16]
 8010378:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801037c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801037e:	693b      	ldr	r3, [r7, #16]
 8010380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010386:	683b      	ldr	r3, [r7, #0]
 8010388:	695b      	ldr	r3, [r3, #20]
 801038a:	693a      	ldr	r2, [r7, #16]
 801038c:	4313      	orrs	r3, r2
 801038e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	699b      	ldr	r3, [r3, #24]
 8010394:	693a      	ldr	r2, [r7, #16]
 8010396:	4313      	orrs	r3, r2
 8010398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	693a      	ldr	r2, [r7, #16]
 801039e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	68fa      	ldr	r2, [r7, #12]
 80103a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80103a6:	683b      	ldr	r3, [r7, #0]
 80103a8:	685a      	ldr	r2, [r3, #4]
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	697a      	ldr	r2, [r7, #20]
 80103b2:	621a      	str	r2, [r3, #32]
}
 80103b4:	bf00      	nop
 80103b6:	371c      	adds	r7, #28
 80103b8:	46bd      	mov	sp, r7
 80103ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103be:	4770      	bx	lr
 80103c0:	fffeff8f 	.word	0xfffeff8f
 80103c4:	40010000 	.word	0x40010000
 80103c8:	40010400 	.word	0x40010400
 80103cc:	40014000 	.word	0x40014000
 80103d0:	40014400 	.word	0x40014400
 80103d4:	40014800 	.word	0x40014800

080103d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80103d8:	b480      	push	{r7}
 80103da:	b087      	sub	sp, #28
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	6a1b      	ldr	r3, [r3, #32]
 80103e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	6a1b      	ldr	r3, [r3, #32]
 80103ec:	f023 0210 	bic.w	r2, r3, #16
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	685b      	ldr	r3, [r3, #4]
 80103f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	699b      	ldr	r3, [r3, #24]
 80103fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010400:	68fa      	ldr	r2, [r7, #12]
 8010402:	4b34      	ldr	r3, [pc, #208]	@ (80104d4 <TIM_OC2_SetConfig+0xfc>)
 8010404:	4013      	ands	r3, r2
 8010406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801040e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	021b      	lsls	r3, r3, #8
 8010416:	68fa      	ldr	r2, [r7, #12]
 8010418:	4313      	orrs	r3, r2
 801041a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	f023 0320 	bic.w	r3, r3, #32
 8010422:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	689b      	ldr	r3, [r3, #8]
 8010428:	011b      	lsls	r3, r3, #4
 801042a:	697a      	ldr	r2, [r7, #20]
 801042c:	4313      	orrs	r3, r2
 801042e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	4a29      	ldr	r2, [pc, #164]	@ (80104d8 <TIM_OC2_SetConfig+0x100>)
 8010434:	4293      	cmp	r3, r2
 8010436:	d003      	beq.n	8010440 <TIM_OC2_SetConfig+0x68>
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	4a28      	ldr	r2, [pc, #160]	@ (80104dc <TIM_OC2_SetConfig+0x104>)
 801043c:	4293      	cmp	r3, r2
 801043e:	d10d      	bne.n	801045c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010448:	683b      	ldr	r3, [r7, #0]
 801044a:	68db      	ldr	r3, [r3, #12]
 801044c:	011b      	lsls	r3, r3, #4
 801044e:	697a      	ldr	r2, [r7, #20]
 8010450:	4313      	orrs	r3, r2
 8010452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801045a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	4a1e      	ldr	r2, [pc, #120]	@ (80104d8 <TIM_OC2_SetConfig+0x100>)
 8010460:	4293      	cmp	r3, r2
 8010462:	d00f      	beq.n	8010484 <TIM_OC2_SetConfig+0xac>
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	4a1d      	ldr	r2, [pc, #116]	@ (80104dc <TIM_OC2_SetConfig+0x104>)
 8010468:	4293      	cmp	r3, r2
 801046a:	d00b      	beq.n	8010484 <TIM_OC2_SetConfig+0xac>
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	4a1c      	ldr	r2, [pc, #112]	@ (80104e0 <TIM_OC2_SetConfig+0x108>)
 8010470:	4293      	cmp	r3, r2
 8010472:	d007      	beq.n	8010484 <TIM_OC2_SetConfig+0xac>
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	4a1b      	ldr	r2, [pc, #108]	@ (80104e4 <TIM_OC2_SetConfig+0x10c>)
 8010478:	4293      	cmp	r3, r2
 801047a:	d003      	beq.n	8010484 <TIM_OC2_SetConfig+0xac>
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	4a1a      	ldr	r2, [pc, #104]	@ (80104e8 <TIM_OC2_SetConfig+0x110>)
 8010480:	4293      	cmp	r3, r2
 8010482:	d113      	bne.n	80104ac <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010484:	693b      	ldr	r3, [r7, #16]
 8010486:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801048a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801048c:	693b      	ldr	r3, [r7, #16]
 801048e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010492:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	695b      	ldr	r3, [r3, #20]
 8010498:	009b      	lsls	r3, r3, #2
 801049a:	693a      	ldr	r2, [r7, #16]
 801049c:	4313      	orrs	r3, r2
 801049e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	699b      	ldr	r3, [r3, #24]
 80104a4:	009b      	lsls	r3, r3, #2
 80104a6:	693a      	ldr	r2, [r7, #16]
 80104a8:	4313      	orrs	r3, r2
 80104aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	693a      	ldr	r2, [r7, #16]
 80104b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	68fa      	ldr	r2, [r7, #12]
 80104b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	685a      	ldr	r2, [r3, #4]
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	697a      	ldr	r2, [r7, #20]
 80104c4:	621a      	str	r2, [r3, #32]
}
 80104c6:	bf00      	nop
 80104c8:	371c      	adds	r7, #28
 80104ca:	46bd      	mov	sp, r7
 80104cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d0:	4770      	bx	lr
 80104d2:	bf00      	nop
 80104d4:	feff8fff 	.word	0xfeff8fff
 80104d8:	40010000 	.word	0x40010000
 80104dc:	40010400 	.word	0x40010400
 80104e0:	40014000 	.word	0x40014000
 80104e4:	40014400 	.word	0x40014400
 80104e8:	40014800 	.word	0x40014800

080104ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80104ec:	b480      	push	{r7}
 80104ee:	b087      	sub	sp, #28
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
 80104f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	6a1b      	ldr	r3, [r3, #32]
 80104fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	6a1b      	ldr	r3, [r3, #32]
 8010500:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	685b      	ldr	r3, [r3, #4]
 801050c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	69db      	ldr	r3, [r3, #28]
 8010512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010514:	68fa      	ldr	r2, [r7, #12]
 8010516:	4b33      	ldr	r3, [pc, #204]	@ (80105e4 <TIM_OC3_SetConfig+0xf8>)
 8010518:	4013      	ands	r3, r2
 801051a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f023 0303 	bic.w	r3, r3, #3
 8010522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	68fa      	ldr	r2, [r7, #12]
 801052a:	4313      	orrs	r3, r2
 801052c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801052e:	697b      	ldr	r3, [r7, #20]
 8010530:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	689b      	ldr	r3, [r3, #8]
 801053a:	021b      	lsls	r3, r3, #8
 801053c:	697a      	ldr	r2, [r7, #20]
 801053e:	4313      	orrs	r3, r2
 8010540:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	4a28      	ldr	r2, [pc, #160]	@ (80105e8 <TIM_OC3_SetConfig+0xfc>)
 8010546:	4293      	cmp	r3, r2
 8010548:	d003      	beq.n	8010552 <TIM_OC3_SetConfig+0x66>
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	4a27      	ldr	r2, [pc, #156]	@ (80105ec <TIM_OC3_SetConfig+0x100>)
 801054e:	4293      	cmp	r3, r2
 8010550:	d10d      	bne.n	801056e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010558:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	68db      	ldr	r3, [r3, #12]
 801055e:	021b      	lsls	r3, r3, #8
 8010560:	697a      	ldr	r2, [r7, #20]
 8010562:	4313      	orrs	r3, r2
 8010564:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010566:	697b      	ldr	r3, [r7, #20]
 8010568:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801056c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	4a1d      	ldr	r2, [pc, #116]	@ (80105e8 <TIM_OC3_SetConfig+0xfc>)
 8010572:	4293      	cmp	r3, r2
 8010574:	d00f      	beq.n	8010596 <TIM_OC3_SetConfig+0xaa>
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	4a1c      	ldr	r2, [pc, #112]	@ (80105ec <TIM_OC3_SetConfig+0x100>)
 801057a:	4293      	cmp	r3, r2
 801057c:	d00b      	beq.n	8010596 <TIM_OC3_SetConfig+0xaa>
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	4a1b      	ldr	r2, [pc, #108]	@ (80105f0 <TIM_OC3_SetConfig+0x104>)
 8010582:	4293      	cmp	r3, r2
 8010584:	d007      	beq.n	8010596 <TIM_OC3_SetConfig+0xaa>
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	4a1a      	ldr	r2, [pc, #104]	@ (80105f4 <TIM_OC3_SetConfig+0x108>)
 801058a:	4293      	cmp	r3, r2
 801058c:	d003      	beq.n	8010596 <TIM_OC3_SetConfig+0xaa>
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	4a19      	ldr	r2, [pc, #100]	@ (80105f8 <TIM_OC3_SetConfig+0x10c>)
 8010592:	4293      	cmp	r3, r2
 8010594:	d113      	bne.n	80105be <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010596:	693b      	ldr	r3, [r7, #16]
 8010598:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801059c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801059e:	693b      	ldr	r3, [r7, #16]
 80105a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80105a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80105a6:	683b      	ldr	r3, [r7, #0]
 80105a8:	695b      	ldr	r3, [r3, #20]
 80105aa:	011b      	lsls	r3, r3, #4
 80105ac:	693a      	ldr	r2, [r7, #16]
 80105ae:	4313      	orrs	r3, r2
 80105b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	699b      	ldr	r3, [r3, #24]
 80105b6:	011b      	lsls	r3, r3, #4
 80105b8:	693a      	ldr	r2, [r7, #16]
 80105ba:	4313      	orrs	r3, r2
 80105bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	693a      	ldr	r2, [r7, #16]
 80105c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	68fa      	ldr	r2, [r7, #12]
 80105c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	685a      	ldr	r2, [r3, #4]
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	697a      	ldr	r2, [r7, #20]
 80105d6:	621a      	str	r2, [r3, #32]
}
 80105d8:	bf00      	nop
 80105da:	371c      	adds	r7, #28
 80105dc:	46bd      	mov	sp, r7
 80105de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e2:	4770      	bx	lr
 80105e4:	fffeff8f 	.word	0xfffeff8f
 80105e8:	40010000 	.word	0x40010000
 80105ec:	40010400 	.word	0x40010400
 80105f0:	40014000 	.word	0x40014000
 80105f4:	40014400 	.word	0x40014400
 80105f8:	40014800 	.word	0x40014800

080105fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80105fc:	b480      	push	{r7}
 80105fe:	b087      	sub	sp, #28
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
 8010604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	6a1b      	ldr	r3, [r3, #32]
 801060a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	6a1b      	ldr	r3, [r3, #32]
 8010610:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	685b      	ldr	r3, [r3, #4]
 801061c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	69db      	ldr	r3, [r3, #28]
 8010622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010624:	68fa      	ldr	r2, [r7, #12]
 8010626:	4b24      	ldr	r3, [pc, #144]	@ (80106b8 <TIM_OC4_SetConfig+0xbc>)
 8010628:	4013      	ands	r3, r2
 801062a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	021b      	lsls	r3, r3, #8
 801063a:	68fa      	ldr	r2, [r7, #12]
 801063c:	4313      	orrs	r3, r2
 801063e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010640:	693b      	ldr	r3, [r7, #16]
 8010642:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010646:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	689b      	ldr	r3, [r3, #8]
 801064c:	031b      	lsls	r3, r3, #12
 801064e:	693a      	ldr	r2, [r7, #16]
 8010650:	4313      	orrs	r3, r2
 8010652:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	4a19      	ldr	r2, [pc, #100]	@ (80106bc <TIM_OC4_SetConfig+0xc0>)
 8010658:	4293      	cmp	r3, r2
 801065a:	d00f      	beq.n	801067c <TIM_OC4_SetConfig+0x80>
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	4a18      	ldr	r2, [pc, #96]	@ (80106c0 <TIM_OC4_SetConfig+0xc4>)
 8010660:	4293      	cmp	r3, r2
 8010662:	d00b      	beq.n	801067c <TIM_OC4_SetConfig+0x80>
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	4a17      	ldr	r2, [pc, #92]	@ (80106c4 <TIM_OC4_SetConfig+0xc8>)
 8010668:	4293      	cmp	r3, r2
 801066a:	d007      	beq.n	801067c <TIM_OC4_SetConfig+0x80>
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	4a16      	ldr	r2, [pc, #88]	@ (80106c8 <TIM_OC4_SetConfig+0xcc>)
 8010670:	4293      	cmp	r3, r2
 8010672:	d003      	beq.n	801067c <TIM_OC4_SetConfig+0x80>
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	4a15      	ldr	r2, [pc, #84]	@ (80106cc <TIM_OC4_SetConfig+0xd0>)
 8010678:	4293      	cmp	r3, r2
 801067a:	d109      	bne.n	8010690 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010682:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	695b      	ldr	r3, [r3, #20]
 8010688:	019b      	lsls	r3, r3, #6
 801068a:	697a      	ldr	r2, [r7, #20]
 801068c:	4313      	orrs	r3, r2
 801068e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	697a      	ldr	r2, [r7, #20]
 8010694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	68fa      	ldr	r2, [r7, #12]
 801069a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	685a      	ldr	r2, [r3, #4]
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	693a      	ldr	r2, [r7, #16]
 80106a8:	621a      	str	r2, [r3, #32]
}
 80106aa:	bf00      	nop
 80106ac:	371c      	adds	r7, #28
 80106ae:	46bd      	mov	sp, r7
 80106b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b4:	4770      	bx	lr
 80106b6:	bf00      	nop
 80106b8:	feff8fff 	.word	0xfeff8fff
 80106bc:	40010000 	.word	0x40010000
 80106c0:	40010400 	.word	0x40010400
 80106c4:	40014000 	.word	0x40014000
 80106c8:	40014400 	.word	0x40014400
 80106cc:	40014800 	.word	0x40014800

080106d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80106d0:	b480      	push	{r7}
 80106d2:	b087      	sub	sp, #28
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
 80106d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	6a1b      	ldr	r3, [r3, #32]
 80106de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	6a1b      	ldr	r3, [r3, #32]
 80106e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	685b      	ldr	r3, [r3, #4]
 80106f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80106f8:	68fa      	ldr	r2, [r7, #12]
 80106fa:	4b21      	ldr	r3, [pc, #132]	@ (8010780 <TIM_OC5_SetConfig+0xb0>)
 80106fc:	4013      	ands	r3, r2
 80106fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010700:	683b      	ldr	r3, [r7, #0]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	68fa      	ldr	r2, [r7, #12]
 8010706:	4313      	orrs	r3, r2
 8010708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8010710:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010712:	683b      	ldr	r3, [r7, #0]
 8010714:	689b      	ldr	r3, [r3, #8]
 8010716:	041b      	lsls	r3, r3, #16
 8010718:	693a      	ldr	r2, [r7, #16]
 801071a:	4313      	orrs	r3, r2
 801071c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	4a18      	ldr	r2, [pc, #96]	@ (8010784 <TIM_OC5_SetConfig+0xb4>)
 8010722:	4293      	cmp	r3, r2
 8010724:	d00f      	beq.n	8010746 <TIM_OC5_SetConfig+0x76>
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	4a17      	ldr	r2, [pc, #92]	@ (8010788 <TIM_OC5_SetConfig+0xb8>)
 801072a:	4293      	cmp	r3, r2
 801072c:	d00b      	beq.n	8010746 <TIM_OC5_SetConfig+0x76>
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	4a16      	ldr	r2, [pc, #88]	@ (801078c <TIM_OC5_SetConfig+0xbc>)
 8010732:	4293      	cmp	r3, r2
 8010734:	d007      	beq.n	8010746 <TIM_OC5_SetConfig+0x76>
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	4a15      	ldr	r2, [pc, #84]	@ (8010790 <TIM_OC5_SetConfig+0xc0>)
 801073a:	4293      	cmp	r3, r2
 801073c:	d003      	beq.n	8010746 <TIM_OC5_SetConfig+0x76>
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	4a14      	ldr	r2, [pc, #80]	@ (8010794 <TIM_OC5_SetConfig+0xc4>)
 8010742:	4293      	cmp	r3, r2
 8010744:	d109      	bne.n	801075a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010746:	697b      	ldr	r3, [r7, #20]
 8010748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801074c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801074e:	683b      	ldr	r3, [r7, #0]
 8010750:	695b      	ldr	r3, [r3, #20]
 8010752:	021b      	lsls	r3, r3, #8
 8010754:	697a      	ldr	r2, [r7, #20]
 8010756:	4313      	orrs	r3, r2
 8010758:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	697a      	ldr	r2, [r7, #20]
 801075e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	68fa      	ldr	r2, [r7, #12]
 8010764:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	685a      	ldr	r2, [r3, #4]
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	693a      	ldr	r2, [r7, #16]
 8010772:	621a      	str	r2, [r3, #32]
}
 8010774:	bf00      	nop
 8010776:	371c      	adds	r7, #28
 8010778:	46bd      	mov	sp, r7
 801077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077e:	4770      	bx	lr
 8010780:	fffeff8f 	.word	0xfffeff8f
 8010784:	40010000 	.word	0x40010000
 8010788:	40010400 	.word	0x40010400
 801078c:	40014000 	.word	0x40014000
 8010790:	40014400 	.word	0x40014400
 8010794:	40014800 	.word	0x40014800

08010798 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010798:	b480      	push	{r7}
 801079a:	b087      	sub	sp, #28
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
 80107a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6a1b      	ldr	r3, [r3, #32]
 80107a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6a1b      	ldr	r3, [r3, #32]
 80107ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	685b      	ldr	r3, [r3, #4]
 80107b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80107c0:	68fa      	ldr	r2, [r7, #12]
 80107c2:	4b22      	ldr	r3, [pc, #136]	@ (801084c <TIM_OC6_SetConfig+0xb4>)
 80107c4:	4013      	ands	r3, r2
 80107c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	021b      	lsls	r3, r3, #8
 80107ce:	68fa      	ldr	r2, [r7, #12]
 80107d0:	4313      	orrs	r3, r2
 80107d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80107da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	689b      	ldr	r3, [r3, #8]
 80107e0:	051b      	lsls	r3, r3, #20
 80107e2:	693a      	ldr	r2, [r7, #16]
 80107e4:	4313      	orrs	r3, r2
 80107e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	4a19      	ldr	r2, [pc, #100]	@ (8010850 <TIM_OC6_SetConfig+0xb8>)
 80107ec:	4293      	cmp	r3, r2
 80107ee:	d00f      	beq.n	8010810 <TIM_OC6_SetConfig+0x78>
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	4a18      	ldr	r2, [pc, #96]	@ (8010854 <TIM_OC6_SetConfig+0xbc>)
 80107f4:	4293      	cmp	r3, r2
 80107f6:	d00b      	beq.n	8010810 <TIM_OC6_SetConfig+0x78>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	4a17      	ldr	r2, [pc, #92]	@ (8010858 <TIM_OC6_SetConfig+0xc0>)
 80107fc:	4293      	cmp	r3, r2
 80107fe:	d007      	beq.n	8010810 <TIM_OC6_SetConfig+0x78>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	4a16      	ldr	r2, [pc, #88]	@ (801085c <TIM_OC6_SetConfig+0xc4>)
 8010804:	4293      	cmp	r3, r2
 8010806:	d003      	beq.n	8010810 <TIM_OC6_SetConfig+0x78>
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	4a15      	ldr	r2, [pc, #84]	@ (8010860 <TIM_OC6_SetConfig+0xc8>)
 801080c:	4293      	cmp	r3, r2
 801080e:	d109      	bne.n	8010824 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010816:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010818:	683b      	ldr	r3, [r7, #0]
 801081a:	695b      	ldr	r3, [r3, #20]
 801081c:	029b      	lsls	r3, r3, #10
 801081e:	697a      	ldr	r2, [r7, #20]
 8010820:	4313      	orrs	r3, r2
 8010822:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	697a      	ldr	r2, [r7, #20]
 8010828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	68fa      	ldr	r2, [r7, #12]
 801082e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010830:	683b      	ldr	r3, [r7, #0]
 8010832:	685a      	ldr	r2, [r3, #4]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	693a      	ldr	r2, [r7, #16]
 801083c:	621a      	str	r2, [r3, #32]
}
 801083e:	bf00      	nop
 8010840:	371c      	adds	r7, #28
 8010842:	46bd      	mov	sp, r7
 8010844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010848:	4770      	bx	lr
 801084a:	bf00      	nop
 801084c:	feff8fff 	.word	0xfeff8fff
 8010850:	40010000 	.word	0x40010000
 8010854:	40010400 	.word	0x40010400
 8010858:	40014000 	.word	0x40014000
 801085c:	40014400 	.word	0x40014400
 8010860:	40014800 	.word	0x40014800

08010864 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010864:	b480      	push	{r7}
 8010866:	b087      	sub	sp, #28
 8010868:	af00      	add	r7, sp, #0
 801086a:	60f8      	str	r0, [r7, #12]
 801086c:	60b9      	str	r1, [r7, #8]
 801086e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6a1b      	ldr	r3, [r3, #32]
 8010874:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	6a1b      	ldr	r3, [r3, #32]
 801087a:	f023 0201 	bic.w	r2, r3, #1
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	699b      	ldr	r3, [r3, #24]
 8010886:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010888:	693b      	ldr	r3, [r7, #16]
 801088a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801088e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	011b      	lsls	r3, r3, #4
 8010894:	693a      	ldr	r2, [r7, #16]
 8010896:	4313      	orrs	r3, r2
 8010898:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	f023 030a 	bic.w	r3, r3, #10
 80108a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80108a2:	697a      	ldr	r2, [r7, #20]
 80108a4:	68bb      	ldr	r3, [r7, #8]
 80108a6:	4313      	orrs	r3, r2
 80108a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	693a      	ldr	r2, [r7, #16]
 80108ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	697a      	ldr	r2, [r7, #20]
 80108b4:	621a      	str	r2, [r3, #32]
}
 80108b6:	bf00      	nop
 80108b8:	371c      	adds	r7, #28
 80108ba:	46bd      	mov	sp, r7
 80108bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c0:	4770      	bx	lr

080108c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80108c2:	b480      	push	{r7}
 80108c4:	b087      	sub	sp, #28
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	60f8      	str	r0, [r7, #12]
 80108ca:	60b9      	str	r1, [r7, #8]
 80108cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	6a1b      	ldr	r3, [r3, #32]
 80108d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	6a1b      	ldr	r3, [r3, #32]
 80108d8:	f023 0210 	bic.w	r2, r3, #16
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	699b      	ldr	r3, [r3, #24]
 80108e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80108e6:	693b      	ldr	r3, [r7, #16]
 80108e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80108ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	031b      	lsls	r3, r3, #12
 80108f2:	693a      	ldr	r2, [r7, #16]
 80108f4:	4313      	orrs	r3, r2
 80108f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80108fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010900:	68bb      	ldr	r3, [r7, #8]
 8010902:	011b      	lsls	r3, r3, #4
 8010904:	697a      	ldr	r2, [r7, #20]
 8010906:	4313      	orrs	r3, r2
 8010908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	693a      	ldr	r2, [r7, #16]
 801090e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	697a      	ldr	r2, [r7, #20]
 8010914:	621a      	str	r2, [r3, #32]
}
 8010916:	bf00      	nop
 8010918:	371c      	adds	r7, #28
 801091a:	46bd      	mov	sp, r7
 801091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010920:	4770      	bx	lr
	...

08010924 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
 801092c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	689b      	ldr	r3, [r3, #8]
 8010932:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010934:	68fa      	ldr	r2, [r7, #12]
 8010936:	4b09      	ldr	r3, [pc, #36]	@ (801095c <TIM_ITRx_SetConfig+0x38>)
 8010938:	4013      	ands	r3, r2
 801093a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801093c:	683a      	ldr	r2, [r7, #0]
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	4313      	orrs	r3, r2
 8010942:	f043 0307 	orr.w	r3, r3, #7
 8010946:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	68fa      	ldr	r2, [r7, #12]
 801094c:	609a      	str	r2, [r3, #8]
}
 801094e:	bf00      	nop
 8010950:	3714      	adds	r7, #20
 8010952:	46bd      	mov	sp, r7
 8010954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010958:	4770      	bx	lr
 801095a:	bf00      	nop
 801095c:	ffcfff8f 	.word	0xffcfff8f

08010960 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010960:	b480      	push	{r7}
 8010962:	b087      	sub	sp, #28
 8010964:	af00      	add	r7, sp, #0
 8010966:	60f8      	str	r0, [r7, #12]
 8010968:	60b9      	str	r1, [r7, #8]
 801096a:	607a      	str	r2, [r7, #4]
 801096c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	689b      	ldr	r3, [r3, #8]
 8010972:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010974:	697b      	ldr	r3, [r7, #20]
 8010976:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801097a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801097c:	683b      	ldr	r3, [r7, #0]
 801097e:	021a      	lsls	r2, r3, #8
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	431a      	orrs	r2, r3
 8010984:	68bb      	ldr	r3, [r7, #8]
 8010986:	4313      	orrs	r3, r2
 8010988:	697a      	ldr	r2, [r7, #20]
 801098a:	4313      	orrs	r3, r2
 801098c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	697a      	ldr	r2, [r7, #20]
 8010992:	609a      	str	r2, [r3, #8]
}
 8010994:	bf00      	nop
 8010996:	371c      	adds	r7, #28
 8010998:	46bd      	mov	sp, r7
 801099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099e:	4770      	bx	lr

080109a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80109a0:	b480      	push	{r7}
 80109a2:	b085      	sub	sp, #20
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
 80109a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80109b0:	2b01      	cmp	r3, #1
 80109b2:	d101      	bne.n	80109b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80109b4:	2302      	movs	r3, #2
 80109b6:	e06d      	b.n	8010a94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	2201      	movs	r2, #1
 80109bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2202      	movs	r2, #2
 80109c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	685b      	ldr	r3, [r3, #4]
 80109ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	689b      	ldr	r3, [r3, #8]
 80109d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	4a30      	ldr	r2, [pc, #192]	@ (8010aa0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80109de:	4293      	cmp	r3, r2
 80109e0:	d004      	beq.n	80109ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	4a2f      	ldr	r2, [pc, #188]	@ (8010aa4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80109e8:	4293      	cmp	r3, r2
 80109ea:	d108      	bne.n	80109fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80109f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	685b      	ldr	r3, [r3, #4]
 80109f8:	68fa      	ldr	r2, [r7, #12]
 80109fa:	4313      	orrs	r3, r2
 80109fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	68fa      	ldr	r2, [r7, #12]
 8010a0c:	4313      	orrs	r3, r2
 8010a0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	68fa      	ldr	r2, [r7, #12]
 8010a16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	4a20      	ldr	r2, [pc, #128]	@ (8010aa0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010a1e:	4293      	cmp	r3, r2
 8010a20:	d022      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a2a:	d01d      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4a1d      	ldr	r2, [pc, #116]	@ (8010aa8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8010a32:	4293      	cmp	r3, r2
 8010a34:	d018      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8010aac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010a3c:	4293      	cmp	r3, r2
 8010a3e:	d013      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	4a1a      	ldr	r2, [pc, #104]	@ (8010ab0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010a46:	4293      	cmp	r3, r2
 8010a48:	d00e      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	4a15      	ldr	r2, [pc, #84]	@ (8010aa4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d009      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	4a16      	ldr	r2, [pc, #88]	@ (8010ab4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d004      	beq.n	8010a68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4a15      	ldr	r2, [pc, #84]	@ (8010ab8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d10c      	bne.n	8010a82 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	689b      	ldr	r3, [r3, #8]
 8010a74:	68ba      	ldr	r2, [r7, #8]
 8010a76:	4313      	orrs	r3, r2
 8010a78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	68ba      	ldr	r2, [r7, #8]
 8010a80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	2201      	movs	r2, #1
 8010a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010a92:	2300      	movs	r3, #0
}
 8010a94:	4618      	mov	r0, r3
 8010a96:	3714      	adds	r7, #20
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9e:	4770      	bx	lr
 8010aa0:	40010000 	.word	0x40010000
 8010aa4:	40010400 	.word	0x40010400
 8010aa8:	40000400 	.word	0x40000400
 8010aac:	40000800 	.word	0x40000800
 8010ab0:	40000c00 	.word	0x40000c00
 8010ab4:	40001800 	.word	0x40001800
 8010ab8:	40014000 	.word	0x40014000

08010abc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b085      	sub	sp, #20
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
 8010ac4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010ad0:	2b01      	cmp	r3, #1
 8010ad2:	d101      	bne.n	8010ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010ad4:	2302      	movs	r3, #2
 8010ad6:	e065      	b.n	8010ba4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2201      	movs	r2, #1
 8010adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	68db      	ldr	r3, [r3, #12]
 8010aea:	4313      	orrs	r3, r2
 8010aec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	689b      	ldr	r3, [r3, #8]
 8010af8:	4313      	orrs	r3, r2
 8010afa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	685b      	ldr	r3, [r3, #4]
 8010b06:	4313      	orrs	r3, r2
 8010b08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	4313      	orrs	r3, r2
 8010b16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010b1e:	683b      	ldr	r3, [r7, #0]
 8010b20:	691b      	ldr	r3, [r3, #16]
 8010b22:	4313      	orrs	r3, r2
 8010b24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	695b      	ldr	r3, [r3, #20]
 8010b30:	4313      	orrs	r3, r2
 8010b32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b3e:	4313      	orrs	r3, r2
 8010b40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	699b      	ldr	r3, [r3, #24]
 8010b4c:	041b      	lsls	r3, r3, #16
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	4a16      	ldr	r2, [pc, #88]	@ (8010bb0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8010b58:	4293      	cmp	r3, r2
 8010b5a:	d004      	beq.n	8010b66 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	4a14      	ldr	r2, [pc, #80]	@ (8010bb4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8010b62:	4293      	cmp	r3, r2
 8010b64:	d115      	bne.n	8010b92 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010b6c:	683b      	ldr	r3, [r7, #0]
 8010b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b70:	051b      	lsls	r3, r3, #20
 8010b72:	4313      	orrs	r3, r2
 8010b74:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010b7c:	683b      	ldr	r3, [r7, #0]
 8010b7e:	69db      	ldr	r3, [r3, #28]
 8010b80:	4313      	orrs	r3, r2
 8010b82:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010b8a:	683b      	ldr	r3, [r7, #0]
 8010b8c:	6a1b      	ldr	r3, [r3, #32]
 8010b8e:	4313      	orrs	r3, r2
 8010b90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	68fa      	ldr	r2, [r7, #12]
 8010b98:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2200      	movs	r2, #0
 8010b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010ba2:	2300      	movs	r3, #0
}
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	3714      	adds	r7, #20
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bae:	4770      	bx	lr
 8010bb0:	40010000 	.word	0x40010000
 8010bb4:	40010400 	.word	0x40010400

08010bb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d101      	bne.n	8010bca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	e042      	b.n	8010c50 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d106      	bne.n	8010be2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	2200      	movs	r2, #0
 8010bd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010bdc:	6878      	ldr	r0, [r7, #4]
 8010bde:	f7f1 f80b 	bl	8001bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	2224      	movs	r2, #36	@ 0x24
 8010be6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	681a      	ldr	r2, [r3, #0]
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	f022 0201 	bic.w	r2, r2, #1
 8010bf8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d002      	beq.n	8010c08 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010c02:	6878      	ldr	r0, [r7, #4]
 8010c04:	f000 fd90 	bl	8011728 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f000 f825 	bl	8010c58 <UART_SetConfig>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	2b01      	cmp	r3, #1
 8010c12:	d101      	bne.n	8010c18 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010c14:	2301      	movs	r3, #1
 8010c16:	e01b      	b.n	8010c50 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	685a      	ldr	r2, [r3, #4]
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010c26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	689a      	ldr	r2, [r3, #8]
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010c36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	681a      	ldr	r2, [r3, #0]
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	f042 0201 	orr.w	r2, r2, #1
 8010c46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010c48:	6878      	ldr	r0, [r7, #4]
 8010c4a:	f000 fe0f 	bl	801186c <UART_CheckIdleState>
 8010c4e:	4603      	mov	r3, r0
}
 8010c50:	4618      	mov	r0, r3
 8010c52:	3708      	adds	r7, #8
 8010c54:	46bd      	mov	sp, r7
 8010c56:	bd80      	pop	{r7, pc}

08010c58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010c5c:	b092      	sub	sp, #72	@ 0x48
 8010c5e:	af00      	add	r7, sp, #0
 8010c60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010c62:	2300      	movs	r3, #0
 8010c64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010c68:	697b      	ldr	r3, [r7, #20]
 8010c6a:	689a      	ldr	r2, [r3, #8]
 8010c6c:	697b      	ldr	r3, [r7, #20]
 8010c6e:	691b      	ldr	r3, [r3, #16]
 8010c70:	431a      	orrs	r2, r3
 8010c72:	697b      	ldr	r3, [r7, #20]
 8010c74:	695b      	ldr	r3, [r3, #20]
 8010c76:	431a      	orrs	r2, r3
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	69db      	ldr	r3, [r3, #28]
 8010c7c:	4313      	orrs	r3, r2
 8010c7e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010c80:	697b      	ldr	r3, [r7, #20]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	681a      	ldr	r2, [r3, #0]
 8010c86:	4bbe      	ldr	r3, [pc, #760]	@ (8010f80 <UART_SetConfig+0x328>)
 8010c88:	4013      	ands	r3, r2
 8010c8a:	697a      	ldr	r2, [r7, #20]
 8010c8c:	6812      	ldr	r2, [r2, #0]
 8010c8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010c90:	430b      	orrs	r3, r1
 8010c92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010c94:	697b      	ldr	r3, [r7, #20]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	685b      	ldr	r3, [r3, #4]
 8010c9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	68da      	ldr	r2, [r3, #12]
 8010ca2:	697b      	ldr	r3, [r7, #20]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	430a      	orrs	r2, r1
 8010ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	699b      	ldr	r3, [r3, #24]
 8010cae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010cb0:	697b      	ldr	r3, [r7, #20]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	4ab3      	ldr	r2, [pc, #716]	@ (8010f84 <UART_SetConfig+0x32c>)
 8010cb6:	4293      	cmp	r3, r2
 8010cb8:	d004      	beq.n	8010cc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	6a1b      	ldr	r3, [r3, #32]
 8010cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010cc0:	4313      	orrs	r3, r2
 8010cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010cc4:	697b      	ldr	r3, [r7, #20]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	689a      	ldr	r2, [r3, #8]
 8010cca:	4baf      	ldr	r3, [pc, #700]	@ (8010f88 <UART_SetConfig+0x330>)
 8010ccc:	4013      	ands	r3, r2
 8010cce:	697a      	ldr	r2, [r7, #20]
 8010cd0:	6812      	ldr	r2, [r2, #0]
 8010cd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010cd4:	430b      	orrs	r3, r1
 8010cd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010cd8:	697b      	ldr	r3, [r7, #20]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cde:	f023 010f 	bic.w	r1, r3, #15
 8010ce2:	697b      	ldr	r3, [r7, #20]
 8010ce4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010ce6:	697b      	ldr	r3, [r7, #20]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	430a      	orrs	r2, r1
 8010cec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010cee:	697b      	ldr	r3, [r7, #20]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	4aa6      	ldr	r2, [pc, #664]	@ (8010f8c <UART_SetConfig+0x334>)
 8010cf4:	4293      	cmp	r3, r2
 8010cf6:	d177      	bne.n	8010de8 <UART_SetConfig+0x190>
 8010cf8:	4ba5      	ldr	r3, [pc, #660]	@ (8010f90 <UART_SetConfig+0x338>)
 8010cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010d00:	2b28      	cmp	r3, #40	@ 0x28
 8010d02:	d86d      	bhi.n	8010de0 <UART_SetConfig+0x188>
 8010d04:	a201      	add	r2, pc, #4	@ (adr r2, 8010d0c <UART_SetConfig+0xb4>)
 8010d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d0a:	bf00      	nop
 8010d0c:	08010db1 	.word	0x08010db1
 8010d10:	08010de1 	.word	0x08010de1
 8010d14:	08010de1 	.word	0x08010de1
 8010d18:	08010de1 	.word	0x08010de1
 8010d1c:	08010de1 	.word	0x08010de1
 8010d20:	08010de1 	.word	0x08010de1
 8010d24:	08010de1 	.word	0x08010de1
 8010d28:	08010de1 	.word	0x08010de1
 8010d2c:	08010db9 	.word	0x08010db9
 8010d30:	08010de1 	.word	0x08010de1
 8010d34:	08010de1 	.word	0x08010de1
 8010d38:	08010de1 	.word	0x08010de1
 8010d3c:	08010de1 	.word	0x08010de1
 8010d40:	08010de1 	.word	0x08010de1
 8010d44:	08010de1 	.word	0x08010de1
 8010d48:	08010de1 	.word	0x08010de1
 8010d4c:	08010dc1 	.word	0x08010dc1
 8010d50:	08010de1 	.word	0x08010de1
 8010d54:	08010de1 	.word	0x08010de1
 8010d58:	08010de1 	.word	0x08010de1
 8010d5c:	08010de1 	.word	0x08010de1
 8010d60:	08010de1 	.word	0x08010de1
 8010d64:	08010de1 	.word	0x08010de1
 8010d68:	08010de1 	.word	0x08010de1
 8010d6c:	08010dc9 	.word	0x08010dc9
 8010d70:	08010de1 	.word	0x08010de1
 8010d74:	08010de1 	.word	0x08010de1
 8010d78:	08010de1 	.word	0x08010de1
 8010d7c:	08010de1 	.word	0x08010de1
 8010d80:	08010de1 	.word	0x08010de1
 8010d84:	08010de1 	.word	0x08010de1
 8010d88:	08010de1 	.word	0x08010de1
 8010d8c:	08010dd1 	.word	0x08010dd1
 8010d90:	08010de1 	.word	0x08010de1
 8010d94:	08010de1 	.word	0x08010de1
 8010d98:	08010de1 	.word	0x08010de1
 8010d9c:	08010de1 	.word	0x08010de1
 8010da0:	08010de1 	.word	0x08010de1
 8010da4:	08010de1 	.word	0x08010de1
 8010da8:	08010de1 	.word	0x08010de1
 8010dac:	08010dd9 	.word	0x08010dd9
 8010db0:	2301      	movs	r3, #1
 8010db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010db6:	e222      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010db8:	2304      	movs	r3, #4
 8010dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dbe:	e21e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010dc0:	2308      	movs	r3, #8
 8010dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dc6:	e21a      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010dc8:	2310      	movs	r3, #16
 8010dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dce:	e216      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010dd0:	2320      	movs	r3, #32
 8010dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dd6:	e212      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010dd8:	2340      	movs	r3, #64	@ 0x40
 8010dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dde:	e20e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010de0:	2380      	movs	r3, #128	@ 0x80
 8010de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010de6:	e20a      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010de8:	697b      	ldr	r3, [r7, #20]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	4a69      	ldr	r2, [pc, #420]	@ (8010f94 <UART_SetConfig+0x33c>)
 8010dee:	4293      	cmp	r3, r2
 8010df0:	d130      	bne.n	8010e54 <UART_SetConfig+0x1fc>
 8010df2:	4b67      	ldr	r3, [pc, #412]	@ (8010f90 <UART_SetConfig+0x338>)
 8010df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010df6:	f003 0307 	and.w	r3, r3, #7
 8010dfa:	2b05      	cmp	r3, #5
 8010dfc:	d826      	bhi.n	8010e4c <UART_SetConfig+0x1f4>
 8010dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8010e04 <UART_SetConfig+0x1ac>)
 8010e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e04:	08010e1d 	.word	0x08010e1d
 8010e08:	08010e25 	.word	0x08010e25
 8010e0c:	08010e2d 	.word	0x08010e2d
 8010e10:	08010e35 	.word	0x08010e35
 8010e14:	08010e3d 	.word	0x08010e3d
 8010e18:	08010e45 	.word	0x08010e45
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e22:	e1ec      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e24:	2304      	movs	r3, #4
 8010e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e2a:	e1e8      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e2c:	2308      	movs	r3, #8
 8010e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e32:	e1e4      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e34:	2310      	movs	r3, #16
 8010e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e3a:	e1e0      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e3c:	2320      	movs	r3, #32
 8010e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e42:	e1dc      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e44:	2340      	movs	r3, #64	@ 0x40
 8010e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e4a:	e1d8      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e4c:	2380      	movs	r3, #128	@ 0x80
 8010e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e52:	e1d4      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e54:	697b      	ldr	r3, [r7, #20]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	4a4f      	ldr	r2, [pc, #316]	@ (8010f98 <UART_SetConfig+0x340>)
 8010e5a:	4293      	cmp	r3, r2
 8010e5c:	d130      	bne.n	8010ec0 <UART_SetConfig+0x268>
 8010e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8010f90 <UART_SetConfig+0x338>)
 8010e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e62:	f003 0307 	and.w	r3, r3, #7
 8010e66:	2b05      	cmp	r3, #5
 8010e68:	d826      	bhi.n	8010eb8 <UART_SetConfig+0x260>
 8010e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8010e70 <UART_SetConfig+0x218>)
 8010e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e70:	08010e89 	.word	0x08010e89
 8010e74:	08010e91 	.word	0x08010e91
 8010e78:	08010e99 	.word	0x08010e99
 8010e7c:	08010ea1 	.word	0x08010ea1
 8010e80:	08010ea9 	.word	0x08010ea9
 8010e84:	08010eb1 	.word	0x08010eb1
 8010e88:	2300      	movs	r3, #0
 8010e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e8e:	e1b6      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e90:	2304      	movs	r3, #4
 8010e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e96:	e1b2      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010e98:	2308      	movs	r3, #8
 8010e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e9e:	e1ae      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010ea0:	2310      	movs	r3, #16
 8010ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ea6:	e1aa      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010ea8:	2320      	movs	r3, #32
 8010eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010eae:	e1a6      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010eb0:	2340      	movs	r3, #64	@ 0x40
 8010eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010eb6:	e1a2      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010eb8:	2380      	movs	r3, #128	@ 0x80
 8010eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ebe:	e19e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010ec0:	697b      	ldr	r3, [r7, #20]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	4a35      	ldr	r2, [pc, #212]	@ (8010f9c <UART_SetConfig+0x344>)
 8010ec6:	4293      	cmp	r3, r2
 8010ec8:	d130      	bne.n	8010f2c <UART_SetConfig+0x2d4>
 8010eca:	4b31      	ldr	r3, [pc, #196]	@ (8010f90 <UART_SetConfig+0x338>)
 8010ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ece:	f003 0307 	and.w	r3, r3, #7
 8010ed2:	2b05      	cmp	r3, #5
 8010ed4:	d826      	bhi.n	8010f24 <UART_SetConfig+0x2cc>
 8010ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8010edc <UART_SetConfig+0x284>)
 8010ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010edc:	08010ef5 	.word	0x08010ef5
 8010ee0:	08010efd 	.word	0x08010efd
 8010ee4:	08010f05 	.word	0x08010f05
 8010ee8:	08010f0d 	.word	0x08010f0d
 8010eec:	08010f15 	.word	0x08010f15
 8010ef0:	08010f1d 	.word	0x08010f1d
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010efa:	e180      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010efc:	2304      	movs	r3, #4
 8010efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f02:	e17c      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f04:	2308      	movs	r3, #8
 8010f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f0a:	e178      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f0c:	2310      	movs	r3, #16
 8010f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f12:	e174      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f14:	2320      	movs	r3, #32
 8010f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f1a:	e170      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f1c:	2340      	movs	r3, #64	@ 0x40
 8010f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f22:	e16c      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f24:	2380      	movs	r3, #128	@ 0x80
 8010f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f2a:	e168      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f2c:	697b      	ldr	r3, [r7, #20]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	4a1b      	ldr	r2, [pc, #108]	@ (8010fa0 <UART_SetConfig+0x348>)
 8010f32:	4293      	cmp	r3, r2
 8010f34:	d142      	bne.n	8010fbc <UART_SetConfig+0x364>
 8010f36:	4b16      	ldr	r3, [pc, #88]	@ (8010f90 <UART_SetConfig+0x338>)
 8010f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f3a:	f003 0307 	and.w	r3, r3, #7
 8010f3e:	2b05      	cmp	r3, #5
 8010f40:	d838      	bhi.n	8010fb4 <UART_SetConfig+0x35c>
 8010f42:	a201      	add	r2, pc, #4	@ (adr r2, 8010f48 <UART_SetConfig+0x2f0>)
 8010f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f48:	08010f61 	.word	0x08010f61
 8010f4c:	08010f69 	.word	0x08010f69
 8010f50:	08010f71 	.word	0x08010f71
 8010f54:	08010f79 	.word	0x08010f79
 8010f58:	08010fa5 	.word	0x08010fa5
 8010f5c:	08010fad 	.word	0x08010fad
 8010f60:	2300      	movs	r3, #0
 8010f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f66:	e14a      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f68:	2304      	movs	r3, #4
 8010f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f6e:	e146      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f70:	2308      	movs	r3, #8
 8010f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f76:	e142      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f78:	2310      	movs	r3, #16
 8010f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f7e:	e13e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010f80:	cfff69f3 	.word	0xcfff69f3
 8010f84:	58000c00 	.word	0x58000c00
 8010f88:	11fff4ff 	.word	0x11fff4ff
 8010f8c:	40011000 	.word	0x40011000
 8010f90:	58024400 	.word	0x58024400
 8010f94:	40004400 	.word	0x40004400
 8010f98:	40004800 	.word	0x40004800
 8010f9c:	40004c00 	.word	0x40004c00
 8010fa0:	40005000 	.word	0x40005000
 8010fa4:	2320      	movs	r3, #32
 8010fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010faa:	e128      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010fac:	2340      	movs	r3, #64	@ 0x40
 8010fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010fb2:	e124      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010fb4:	2380      	movs	r3, #128	@ 0x80
 8010fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010fba:	e120      	b.n	80111fe <UART_SetConfig+0x5a6>
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	4acb      	ldr	r2, [pc, #812]	@ (80112f0 <UART_SetConfig+0x698>)
 8010fc2:	4293      	cmp	r3, r2
 8010fc4:	d176      	bne.n	80110b4 <UART_SetConfig+0x45c>
 8010fc6:	4bcb      	ldr	r3, [pc, #812]	@ (80112f4 <UART_SetConfig+0x69c>)
 8010fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010fca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010fce:	2b28      	cmp	r3, #40	@ 0x28
 8010fd0:	d86c      	bhi.n	80110ac <UART_SetConfig+0x454>
 8010fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8010fd8 <UART_SetConfig+0x380>)
 8010fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fd8:	0801107d 	.word	0x0801107d
 8010fdc:	080110ad 	.word	0x080110ad
 8010fe0:	080110ad 	.word	0x080110ad
 8010fe4:	080110ad 	.word	0x080110ad
 8010fe8:	080110ad 	.word	0x080110ad
 8010fec:	080110ad 	.word	0x080110ad
 8010ff0:	080110ad 	.word	0x080110ad
 8010ff4:	080110ad 	.word	0x080110ad
 8010ff8:	08011085 	.word	0x08011085
 8010ffc:	080110ad 	.word	0x080110ad
 8011000:	080110ad 	.word	0x080110ad
 8011004:	080110ad 	.word	0x080110ad
 8011008:	080110ad 	.word	0x080110ad
 801100c:	080110ad 	.word	0x080110ad
 8011010:	080110ad 	.word	0x080110ad
 8011014:	080110ad 	.word	0x080110ad
 8011018:	0801108d 	.word	0x0801108d
 801101c:	080110ad 	.word	0x080110ad
 8011020:	080110ad 	.word	0x080110ad
 8011024:	080110ad 	.word	0x080110ad
 8011028:	080110ad 	.word	0x080110ad
 801102c:	080110ad 	.word	0x080110ad
 8011030:	080110ad 	.word	0x080110ad
 8011034:	080110ad 	.word	0x080110ad
 8011038:	08011095 	.word	0x08011095
 801103c:	080110ad 	.word	0x080110ad
 8011040:	080110ad 	.word	0x080110ad
 8011044:	080110ad 	.word	0x080110ad
 8011048:	080110ad 	.word	0x080110ad
 801104c:	080110ad 	.word	0x080110ad
 8011050:	080110ad 	.word	0x080110ad
 8011054:	080110ad 	.word	0x080110ad
 8011058:	0801109d 	.word	0x0801109d
 801105c:	080110ad 	.word	0x080110ad
 8011060:	080110ad 	.word	0x080110ad
 8011064:	080110ad 	.word	0x080110ad
 8011068:	080110ad 	.word	0x080110ad
 801106c:	080110ad 	.word	0x080110ad
 8011070:	080110ad 	.word	0x080110ad
 8011074:	080110ad 	.word	0x080110ad
 8011078:	080110a5 	.word	0x080110a5
 801107c:	2301      	movs	r3, #1
 801107e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011082:	e0bc      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011084:	2304      	movs	r3, #4
 8011086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801108a:	e0b8      	b.n	80111fe <UART_SetConfig+0x5a6>
 801108c:	2308      	movs	r3, #8
 801108e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011092:	e0b4      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011094:	2310      	movs	r3, #16
 8011096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801109a:	e0b0      	b.n	80111fe <UART_SetConfig+0x5a6>
 801109c:	2320      	movs	r3, #32
 801109e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110a2:	e0ac      	b.n	80111fe <UART_SetConfig+0x5a6>
 80110a4:	2340      	movs	r3, #64	@ 0x40
 80110a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110aa:	e0a8      	b.n	80111fe <UART_SetConfig+0x5a6>
 80110ac:	2380      	movs	r3, #128	@ 0x80
 80110ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110b2:	e0a4      	b.n	80111fe <UART_SetConfig+0x5a6>
 80110b4:	697b      	ldr	r3, [r7, #20]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	4a8f      	ldr	r2, [pc, #572]	@ (80112f8 <UART_SetConfig+0x6a0>)
 80110ba:	4293      	cmp	r3, r2
 80110bc:	d130      	bne.n	8011120 <UART_SetConfig+0x4c8>
 80110be:	4b8d      	ldr	r3, [pc, #564]	@ (80112f4 <UART_SetConfig+0x69c>)
 80110c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80110c2:	f003 0307 	and.w	r3, r3, #7
 80110c6:	2b05      	cmp	r3, #5
 80110c8:	d826      	bhi.n	8011118 <UART_SetConfig+0x4c0>
 80110ca:	a201      	add	r2, pc, #4	@ (adr r2, 80110d0 <UART_SetConfig+0x478>)
 80110cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110d0:	080110e9 	.word	0x080110e9
 80110d4:	080110f1 	.word	0x080110f1
 80110d8:	080110f9 	.word	0x080110f9
 80110dc:	08011101 	.word	0x08011101
 80110e0:	08011109 	.word	0x08011109
 80110e4:	08011111 	.word	0x08011111
 80110e8:	2300      	movs	r3, #0
 80110ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110ee:	e086      	b.n	80111fe <UART_SetConfig+0x5a6>
 80110f0:	2304      	movs	r3, #4
 80110f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110f6:	e082      	b.n	80111fe <UART_SetConfig+0x5a6>
 80110f8:	2308      	movs	r3, #8
 80110fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110fe:	e07e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011100:	2310      	movs	r3, #16
 8011102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011106:	e07a      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011108:	2320      	movs	r3, #32
 801110a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801110e:	e076      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011110:	2340      	movs	r3, #64	@ 0x40
 8011112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011116:	e072      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011118:	2380      	movs	r3, #128	@ 0x80
 801111a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801111e:	e06e      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011120:	697b      	ldr	r3, [r7, #20]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	4a75      	ldr	r2, [pc, #468]	@ (80112fc <UART_SetConfig+0x6a4>)
 8011126:	4293      	cmp	r3, r2
 8011128:	d130      	bne.n	801118c <UART_SetConfig+0x534>
 801112a:	4b72      	ldr	r3, [pc, #456]	@ (80112f4 <UART_SetConfig+0x69c>)
 801112c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801112e:	f003 0307 	and.w	r3, r3, #7
 8011132:	2b05      	cmp	r3, #5
 8011134:	d826      	bhi.n	8011184 <UART_SetConfig+0x52c>
 8011136:	a201      	add	r2, pc, #4	@ (adr r2, 801113c <UART_SetConfig+0x4e4>)
 8011138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801113c:	08011155 	.word	0x08011155
 8011140:	0801115d 	.word	0x0801115d
 8011144:	08011165 	.word	0x08011165
 8011148:	0801116d 	.word	0x0801116d
 801114c:	08011175 	.word	0x08011175
 8011150:	0801117d 	.word	0x0801117d
 8011154:	2300      	movs	r3, #0
 8011156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801115a:	e050      	b.n	80111fe <UART_SetConfig+0x5a6>
 801115c:	2304      	movs	r3, #4
 801115e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011162:	e04c      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011164:	2308      	movs	r3, #8
 8011166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801116a:	e048      	b.n	80111fe <UART_SetConfig+0x5a6>
 801116c:	2310      	movs	r3, #16
 801116e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011172:	e044      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011174:	2320      	movs	r3, #32
 8011176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801117a:	e040      	b.n	80111fe <UART_SetConfig+0x5a6>
 801117c:	2340      	movs	r3, #64	@ 0x40
 801117e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011182:	e03c      	b.n	80111fe <UART_SetConfig+0x5a6>
 8011184:	2380      	movs	r3, #128	@ 0x80
 8011186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801118a:	e038      	b.n	80111fe <UART_SetConfig+0x5a6>
 801118c:	697b      	ldr	r3, [r7, #20]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	4a5b      	ldr	r2, [pc, #364]	@ (8011300 <UART_SetConfig+0x6a8>)
 8011192:	4293      	cmp	r3, r2
 8011194:	d130      	bne.n	80111f8 <UART_SetConfig+0x5a0>
 8011196:	4b57      	ldr	r3, [pc, #348]	@ (80112f4 <UART_SetConfig+0x69c>)
 8011198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801119a:	f003 0307 	and.w	r3, r3, #7
 801119e:	2b05      	cmp	r3, #5
 80111a0:	d826      	bhi.n	80111f0 <UART_SetConfig+0x598>
 80111a2:	a201      	add	r2, pc, #4	@ (adr r2, 80111a8 <UART_SetConfig+0x550>)
 80111a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111a8:	080111c1 	.word	0x080111c1
 80111ac:	080111c9 	.word	0x080111c9
 80111b0:	080111d1 	.word	0x080111d1
 80111b4:	080111d9 	.word	0x080111d9
 80111b8:	080111e1 	.word	0x080111e1
 80111bc:	080111e9 	.word	0x080111e9
 80111c0:	2302      	movs	r3, #2
 80111c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111c6:	e01a      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111c8:	2304      	movs	r3, #4
 80111ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111ce:	e016      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111d0:	2308      	movs	r3, #8
 80111d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111d6:	e012      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111d8:	2310      	movs	r3, #16
 80111da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111de:	e00e      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111e0:	2320      	movs	r3, #32
 80111e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111e6:	e00a      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111e8:	2340      	movs	r3, #64	@ 0x40
 80111ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111ee:	e006      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111f0:	2380      	movs	r3, #128	@ 0x80
 80111f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80111f6:	e002      	b.n	80111fe <UART_SetConfig+0x5a6>
 80111f8:	2380      	movs	r3, #128	@ 0x80
 80111fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80111fe:	697b      	ldr	r3, [r7, #20]
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	4a3f      	ldr	r2, [pc, #252]	@ (8011300 <UART_SetConfig+0x6a8>)
 8011204:	4293      	cmp	r3, r2
 8011206:	f040 80f8 	bne.w	80113fa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801120a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801120e:	2b20      	cmp	r3, #32
 8011210:	dc46      	bgt.n	80112a0 <UART_SetConfig+0x648>
 8011212:	2b02      	cmp	r3, #2
 8011214:	f2c0 8082 	blt.w	801131c <UART_SetConfig+0x6c4>
 8011218:	3b02      	subs	r3, #2
 801121a:	2b1e      	cmp	r3, #30
 801121c:	d87e      	bhi.n	801131c <UART_SetConfig+0x6c4>
 801121e:	a201      	add	r2, pc, #4	@ (adr r2, 8011224 <UART_SetConfig+0x5cc>)
 8011220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011224:	080112a7 	.word	0x080112a7
 8011228:	0801131d 	.word	0x0801131d
 801122c:	080112af 	.word	0x080112af
 8011230:	0801131d 	.word	0x0801131d
 8011234:	0801131d 	.word	0x0801131d
 8011238:	0801131d 	.word	0x0801131d
 801123c:	080112bf 	.word	0x080112bf
 8011240:	0801131d 	.word	0x0801131d
 8011244:	0801131d 	.word	0x0801131d
 8011248:	0801131d 	.word	0x0801131d
 801124c:	0801131d 	.word	0x0801131d
 8011250:	0801131d 	.word	0x0801131d
 8011254:	0801131d 	.word	0x0801131d
 8011258:	0801131d 	.word	0x0801131d
 801125c:	080112cf 	.word	0x080112cf
 8011260:	0801131d 	.word	0x0801131d
 8011264:	0801131d 	.word	0x0801131d
 8011268:	0801131d 	.word	0x0801131d
 801126c:	0801131d 	.word	0x0801131d
 8011270:	0801131d 	.word	0x0801131d
 8011274:	0801131d 	.word	0x0801131d
 8011278:	0801131d 	.word	0x0801131d
 801127c:	0801131d 	.word	0x0801131d
 8011280:	0801131d 	.word	0x0801131d
 8011284:	0801131d 	.word	0x0801131d
 8011288:	0801131d 	.word	0x0801131d
 801128c:	0801131d 	.word	0x0801131d
 8011290:	0801131d 	.word	0x0801131d
 8011294:	0801131d 	.word	0x0801131d
 8011298:	0801131d 	.word	0x0801131d
 801129c:	0801130f 	.word	0x0801130f
 80112a0:	2b40      	cmp	r3, #64	@ 0x40
 80112a2:	d037      	beq.n	8011314 <UART_SetConfig+0x6bc>
 80112a4:	e03a      	b.n	801131c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80112a6:	f7fb fe73 	bl	800cf90 <HAL_RCCEx_GetD3PCLK1Freq>
 80112aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80112ac:	e03c      	b.n	8011328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80112b2:	4618      	mov	r0, r3
 80112b4:	f7fb fe82 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80112b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112bc:	e034      	b.n	8011328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112be:	f107 0318 	add.w	r3, r7, #24
 80112c2:	4618      	mov	r0, r3
 80112c4:	f7fb ffce 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80112c8:	69fb      	ldr	r3, [r7, #28]
 80112ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112cc:	e02c      	b.n	8011328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80112ce:	4b09      	ldr	r3, [pc, #36]	@ (80112f4 <UART_SetConfig+0x69c>)
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	f003 0320 	and.w	r3, r3, #32
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d016      	beq.n	8011308 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80112da:	4b06      	ldr	r3, [pc, #24]	@ (80112f4 <UART_SetConfig+0x69c>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	08db      	lsrs	r3, r3, #3
 80112e0:	f003 0303 	and.w	r3, r3, #3
 80112e4:	4a07      	ldr	r2, [pc, #28]	@ (8011304 <UART_SetConfig+0x6ac>)
 80112e6:	fa22 f303 	lsr.w	r3, r2, r3
 80112ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80112ec:	e01c      	b.n	8011328 <UART_SetConfig+0x6d0>
 80112ee:	bf00      	nop
 80112f0:	40011400 	.word	0x40011400
 80112f4:	58024400 	.word	0x58024400
 80112f8:	40007800 	.word	0x40007800
 80112fc:	40007c00 	.word	0x40007c00
 8011300:	58000c00 	.word	0x58000c00
 8011304:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8011308:	4b9d      	ldr	r3, [pc, #628]	@ (8011580 <UART_SetConfig+0x928>)
 801130a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801130c:	e00c      	b.n	8011328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801130e:	4b9d      	ldr	r3, [pc, #628]	@ (8011584 <UART_SetConfig+0x92c>)
 8011310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011312:	e009      	b.n	8011328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011314:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801131a:	e005      	b.n	8011328 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801131c:	2300      	movs	r3, #0
 801131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011320:	2301      	movs	r3, #1
 8011322:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011326:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801132a:	2b00      	cmp	r3, #0
 801132c:	f000 81de 	beq.w	80116ec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011330:	697b      	ldr	r3, [r7, #20]
 8011332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011334:	4a94      	ldr	r2, [pc, #592]	@ (8011588 <UART_SetConfig+0x930>)
 8011336:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801133a:	461a      	mov	r2, r3
 801133c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801133e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011342:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	685a      	ldr	r2, [r3, #4]
 8011348:	4613      	mov	r3, r2
 801134a:	005b      	lsls	r3, r3, #1
 801134c:	4413      	add	r3, r2
 801134e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011350:	429a      	cmp	r2, r3
 8011352:	d305      	bcc.n	8011360 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011354:	697b      	ldr	r3, [r7, #20]
 8011356:	685b      	ldr	r3, [r3, #4]
 8011358:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801135a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801135c:	429a      	cmp	r2, r3
 801135e:	d903      	bls.n	8011368 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8011360:	2301      	movs	r3, #1
 8011362:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011366:	e1c1      	b.n	80116ec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801136a:	2200      	movs	r2, #0
 801136c:	60bb      	str	r3, [r7, #8]
 801136e:	60fa      	str	r2, [r7, #12]
 8011370:	697b      	ldr	r3, [r7, #20]
 8011372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011374:	4a84      	ldr	r2, [pc, #528]	@ (8011588 <UART_SetConfig+0x930>)
 8011376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801137a:	b29b      	uxth	r3, r3
 801137c:	2200      	movs	r2, #0
 801137e:	603b      	str	r3, [r7, #0]
 8011380:	607a      	str	r2, [r7, #4]
 8011382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011386:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801138a:	f7ee ffa5 	bl	80002d8 <__aeabi_uldivmod>
 801138e:	4602      	mov	r2, r0
 8011390:	460b      	mov	r3, r1
 8011392:	4610      	mov	r0, r2
 8011394:	4619      	mov	r1, r3
 8011396:	f04f 0200 	mov.w	r2, #0
 801139a:	f04f 0300 	mov.w	r3, #0
 801139e:	020b      	lsls	r3, r1, #8
 80113a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80113a4:	0202      	lsls	r2, r0, #8
 80113a6:	6979      	ldr	r1, [r7, #20]
 80113a8:	6849      	ldr	r1, [r1, #4]
 80113aa:	0849      	lsrs	r1, r1, #1
 80113ac:	2000      	movs	r0, #0
 80113ae:	460c      	mov	r4, r1
 80113b0:	4605      	mov	r5, r0
 80113b2:	eb12 0804 	adds.w	r8, r2, r4
 80113b6:	eb43 0905 	adc.w	r9, r3, r5
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	2200      	movs	r2, #0
 80113c0:	469a      	mov	sl, r3
 80113c2:	4693      	mov	fp, r2
 80113c4:	4652      	mov	r2, sl
 80113c6:	465b      	mov	r3, fp
 80113c8:	4640      	mov	r0, r8
 80113ca:	4649      	mov	r1, r9
 80113cc:	f7ee ff84 	bl	80002d8 <__aeabi_uldivmod>
 80113d0:	4602      	mov	r2, r0
 80113d2:	460b      	mov	r3, r1
 80113d4:	4613      	mov	r3, r2
 80113d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80113d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80113de:	d308      	bcc.n	80113f2 <UART_SetConfig+0x79a>
 80113e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80113e6:	d204      	bcs.n	80113f2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80113ee:	60da      	str	r2, [r3, #12]
 80113f0:	e17c      	b.n	80116ec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80113f2:	2301      	movs	r3, #1
 80113f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80113f8:	e178      	b.n	80116ec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80113fa:	697b      	ldr	r3, [r7, #20]
 80113fc:	69db      	ldr	r3, [r3, #28]
 80113fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011402:	f040 80c5 	bne.w	8011590 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8011406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801140a:	2b20      	cmp	r3, #32
 801140c:	dc48      	bgt.n	80114a0 <UART_SetConfig+0x848>
 801140e:	2b00      	cmp	r3, #0
 8011410:	db7b      	blt.n	801150a <UART_SetConfig+0x8b2>
 8011412:	2b20      	cmp	r3, #32
 8011414:	d879      	bhi.n	801150a <UART_SetConfig+0x8b2>
 8011416:	a201      	add	r2, pc, #4	@ (adr r2, 801141c <UART_SetConfig+0x7c4>)
 8011418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801141c:	080114a7 	.word	0x080114a7
 8011420:	080114af 	.word	0x080114af
 8011424:	0801150b 	.word	0x0801150b
 8011428:	0801150b 	.word	0x0801150b
 801142c:	080114b7 	.word	0x080114b7
 8011430:	0801150b 	.word	0x0801150b
 8011434:	0801150b 	.word	0x0801150b
 8011438:	0801150b 	.word	0x0801150b
 801143c:	080114c7 	.word	0x080114c7
 8011440:	0801150b 	.word	0x0801150b
 8011444:	0801150b 	.word	0x0801150b
 8011448:	0801150b 	.word	0x0801150b
 801144c:	0801150b 	.word	0x0801150b
 8011450:	0801150b 	.word	0x0801150b
 8011454:	0801150b 	.word	0x0801150b
 8011458:	0801150b 	.word	0x0801150b
 801145c:	080114d7 	.word	0x080114d7
 8011460:	0801150b 	.word	0x0801150b
 8011464:	0801150b 	.word	0x0801150b
 8011468:	0801150b 	.word	0x0801150b
 801146c:	0801150b 	.word	0x0801150b
 8011470:	0801150b 	.word	0x0801150b
 8011474:	0801150b 	.word	0x0801150b
 8011478:	0801150b 	.word	0x0801150b
 801147c:	0801150b 	.word	0x0801150b
 8011480:	0801150b 	.word	0x0801150b
 8011484:	0801150b 	.word	0x0801150b
 8011488:	0801150b 	.word	0x0801150b
 801148c:	0801150b 	.word	0x0801150b
 8011490:	0801150b 	.word	0x0801150b
 8011494:	0801150b 	.word	0x0801150b
 8011498:	0801150b 	.word	0x0801150b
 801149c:	080114fd 	.word	0x080114fd
 80114a0:	2b40      	cmp	r3, #64	@ 0x40
 80114a2:	d02e      	beq.n	8011502 <UART_SetConfig+0x8aa>
 80114a4:	e031      	b.n	801150a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80114a6:	f7f9 fdbd 	bl	800b024 <HAL_RCC_GetPCLK1Freq>
 80114aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80114ac:	e033      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80114ae:	f7f9 fdcf 	bl	800b050 <HAL_RCC_GetPCLK2Freq>
 80114b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80114b4:	e02f      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80114b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80114ba:	4618      	mov	r0, r3
 80114bc:	f7fb fd7e 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80114c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114c4:	e027      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80114c6:	f107 0318 	add.w	r3, r7, #24
 80114ca:	4618      	mov	r0, r3
 80114cc:	f7fb feca 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80114d0:	69fb      	ldr	r3, [r7, #28]
 80114d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114d4:	e01f      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80114d6:	4b2d      	ldr	r3, [pc, #180]	@ (801158c <UART_SetConfig+0x934>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	f003 0320 	and.w	r3, r3, #32
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d009      	beq.n	80114f6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80114e2:	4b2a      	ldr	r3, [pc, #168]	@ (801158c <UART_SetConfig+0x934>)
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	08db      	lsrs	r3, r3, #3
 80114e8:	f003 0303 	and.w	r3, r3, #3
 80114ec:	4a24      	ldr	r2, [pc, #144]	@ (8011580 <UART_SetConfig+0x928>)
 80114ee:	fa22 f303 	lsr.w	r3, r2, r3
 80114f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80114f4:	e00f      	b.n	8011516 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80114f6:	4b22      	ldr	r3, [pc, #136]	@ (8011580 <UART_SetConfig+0x928>)
 80114f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114fa:	e00c      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80114fc:	4b21      	ldr	r3, [pc, #132]	@ (8011584 <UART_SetConfig+0x92c>)
 80114fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011500:	e009      	b.n	8011516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011508:	e005      	b.n	8011516 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801150a:	2300      	movs	r3, #0
 801150c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801150e:	2301      	movs	r3, #1
 8011510:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011514:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011518:	2b00      	cmp	r3, #0
 801151a:	f000 80e7 	beq.w	80116ec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801151e:	697b      	ldr	r3, [r7, #20]
 8011520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011522:	4a19      	ldr	r2, [pc, #100]	@ (8011588 <UART_SetConfig+0x930>)
 8011524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011528:	461a      	mov	r2, r3
 801152a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801152c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011530:	005a      	lsls	r2, r3, #1
 8011532:	697b      	ldr	r3, [r7, #20]
 8011534:	685b      	ldr	r3, [r3, #4]
 8011536:	085b      	lsrs	r3, r3, #1
 8011538:	441a      	add	r2, r3
 801153a:	697b      	ldr	r3, [r7, #20]
 801153c:	685b      	ldr	r3, [r3, #4]
 801153e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011542:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011546:	2b0f      	cmp	r3, #15
 8011548:	d916      	bls.n	8011578 <UART_SetConfig+0x920>
 801154a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801154c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011550:	d212      	bcs.n	8011578 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011554:	b29b      	uxth	r3, r3
 8011556:	f023 030f 	bic.w	r3, r3, #15
 801155a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801155c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801155e:	085b      	lsrs	r3, r3, #1
 8011560:	b29b      	uxth	r3, r3
 8011562:	f003 0307 	and.w	r3, r3, #7
 8011566:	b29a      	uxth	r2, r3
 8011568:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801156a:	4313      	orrs	r3, r2
 801156c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801156e:	697b      	ldr	r3, [r7, #20]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8011574:	60da      	str	r2, [r3, #12]
 8011576:	e0b9      	b.n	80116ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011578:	2301      	movs	r3, #1
 801157a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801157e:	e0b5      	b.n	80116ec <UART_SetConfig+0xa94>
 8011580:	03d09000 	.word	0x03d09000
 8011584:	003d0900 	.word	0x003d0900
 8011588:	08014780 	.word	0x08014780
 801158c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011590:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011594:	2b20      	cmp	r3, #32
 8011596:	dc49      	bgt.n	801162c <UART_SetConfig+0x9d4>
 8011598:	2b00      	cmp	r3, #0
 801159a:	db7c      	blt.n	8011696 <UART_SetConfig+0xa3e>
 801159c:	2b20      	cmp	r3, #32
 801159e:	d87a      	bhi.n	8011696 <UART_SetConfig+0xa3e>
 80115a0:	a201      	add	r2, pc, #4	@ (adr r2, 80115a8 <UART_SetConfig+0x950>)
 80115a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115a6:	bf00      	nop
 80115a8:	08011633 	.word	0x08011633
 80115ac:	0801163b 	.word	0x0801163b
 80115b0:	08011697 	.word	0x08011697
 80115b4:	08011697 	.word	0x08011697
 80115b8:	08011643 	.word	0x08011643
 80115bc:	08011697 	.word	0x08011697
 80115c0:	08011697 	.word	0x08011697
 80115c4:	08011697 	.word	0x08011697
 80115c8:	08011653 	.word	0x08011653
 80115cc:	08011697 	.word	0x08011697
 80115d0:	08011697 	.word	0x08011697
 80115d4:	08011697 	.word	0x08011697
 80115d8:	08011697 	.word	0x08011697
 80115dc:	08011697 	.word	0x08011697
 80115e0:	08011697 	.word	0x08011697
 80115e4:	08011697 	.word	0x08011697
 80115e8:	08011663 	.word	0x08011663
 80115ec:	08011697 	.word	0x08011697
 80115f0:	08011697 	.word	0x08011697
 80115f4:	08011697 	.word	0x08011697
 80115f8:	08011697 	.word	0x08011697
 80115fc:	08011697 	.word	0x08011697
 8011600:	08011697 	.word	0x08011697
 8011604:	08011697 	.word	0x08011697
 8011608:	08011697 	.word	0x08011697
 801160c:	08011697 	.word	0x08011697
 8011610:	08011697 	.word	0x08011697
 8011614:	08011697 	.word	0x08011697
 8011618:	08011697 	.word	0x08011697
 801161c:	08011697 	.word	0x08011697
 8011620:	08011697 	.word	0x08011697
 8011624:	08011697 	.word	0x08011697
 8011628:	08011689 	.word	0x08011689
 801162c:	2b40      	cmp	r3, #64	@ 0x40
 801162e:	d02e      	beq.n	801168e <UART_SetConfig+0xa36>
 8011630:	e031      	b.n	8011696 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011632:	f7f9 fcf7 	bl	800b024 <HAL_RCC_GetPCLK1Freq>
 8011636:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011638:	e033      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801163a:	f7f9 fd09 	bl	800b050 <HAL_RCC_GetPCLK2Freq>
 801163e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011640:	e02f      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011646:	4618      	mov	r0, r3
 8011648:	f7fb fcb8 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801164c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801164e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011650:	e027      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011652:	f107 0318 	add.w	r3, r7, #24
 8011656:	4618      	mov	r0, r3
 8011658:	f7fb fe04 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801165c:	69fb      	ldr	r3, [r7, #28]
 801165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011660:	e01f      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011662:	4b2d      	ldr	r3, [pc, #180]	@ (8011718 <UART_SetConfig+0xac0>)
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	f003 0320 	and.w	r3, r3, #32
 801166a:	2b00      	cmp	r3, #0
 801166c:	d009      	beq.n	8011682 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801166e:	4b2a      	ldr	r3, [pc, #168]	@ (8011718 <UART_SetConfig+0xac0>)
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	08db      	lsrs	r3, r3, #3
 8011674:	f003 0303 	and.w	r3, r3, #3
 8011678:	4a28      	ldr	r2, [pc, #160]	@ (801171c <UART_SetConfig+0xac4>)
 801167a:	fa22 f303 	lsr.w	r3, r2, r3
 801167e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011680:	e00f      	b.n	80116a2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011682:	4b26      	ldr	r3, [pc, #152]	@ (801171c <UART_SetConfig+0xac4>)
 8011684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011686:	e00c      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011688:	4b25      	ldr	r3, [pc, #148]	@ (8011720 <UART_SetConfig+0xac8>)
 801168a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801168c:	e009      	b.n	80116a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801168e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011694:	e005      	b.n	80116a2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8011696:	2300      	movs	r3, #0
 8011698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801169a:	2301      	movs	r3, #1
 801169c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80116a0:	bf00      	nop
    }

    if (pclk != 0U)
 80116a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d021      	beq.n	80116ec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80116a8:	697b      	ldr	r3, [r7, #20]
 80116aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116ac:	4a1d      	ldr	r2, [pc, #116]	@ (8011724 <UART_SetConfig+0xacc>)
 80116ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80116b2:	461a      	mov	r2, r3
 80116b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80116ba:	697b      	ldr	r3, [r7, #20]
 80116bc:	685b      	ldr	r3, [r3, #4]
 80116be:	085b      	lsrs	r3, r3, #1
 80116c0:	441a      	add	r2, r3
 80116c2:	697b      	ldr	r3, [r7, #20]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80116ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80116cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ce:	2b0f      	cmp	r3, #15
 80116d0:	d909      	bls.n	80116e6 <UART_SetConfig+0xa8e>
 80116d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80116d8:	d205      	bcs.n	80116e6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80116da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116dc:	b29a      	uxth	r2, r3
 80116de:	697b      	ldr	r3, [r7, #20]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	60da      	str	r2, [r3, #12]
 80116e4:	e002      	b.n	80116ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80116e6:	2301      	movs	r3, #1
 80116e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80116ec:	697b      	ldr	r3, [r7, #20]
 80116ee:	2201      	movs	r2, #1
 80116f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80116f4:	697b      	ldr	r3, [r7, #20]
 80116f6:	2201      	movs	r2, #1
 80116f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	2200      	movs	r2, #0
 8011700:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011702:	697b      	ldr	r3, [r7, #20]
 8011704:	2200      	movs	r2, #0
 8011706:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011708:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801170c:	4618      	mov	r0, r3
 801170e:	3748      	adds	r7, #72	@ 0x48
 8011710:	46bd      	mov	sp, r7
 8011712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011716:	bf00      	nop
 8011718:	58024400 	.word	0x58024400
 801171c:	03d09000 	.word	0x03d09000
 8011720:	003d0900 	.word	0x003d0900
 8011724:	08014780 	.word	0x08014780

08011728 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011728:	b480      	push	{r7}
 801172a:	b083      	sub	sp, #12
 801172c:	af00      	add	r7, sp, #0
 801172e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011734:	f003 0308 	and.w	r3, r3, #8
 8011738:	2b00      	cmp	r3, #0
 801173a:	d00a      	beq.n	8011752 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	685b      	ldr	r3, [r3, #4]
 8011742:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	430a      	orrs	r2, r1
 8011750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011756:	f003 0301 	and.w	r3, r3, #1
 801175a:	2b00      	cmp	r3, #0
 801175c:	d00a      	beq.n	8011774 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	685b      	ldr	r3, [r3, #4]
 8011764:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	430a      	orrs	r2, r1
 8011772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011778:	f003 0302 	and.w	r3, r3, #2
 801177c:	2b00      	cmp	r3, #0
 801177e:	d00a      	beq.n	8011796 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	430a      	orrs	r2, r1
 8011794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801179a:	f003 0304 	and.w	r3, r3, #4
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d00a      	beq.n	80117b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	685b      	ldr	r3, [r3, #4]
 80117a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	430a      	orrs	r2, r1
 80117b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117bc:	f003 0310 	and.w	r3, r3, #16
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d00a      	beq.n	80117da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	689b      	ldr	r3, [r3, #8]
 80117ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	430a      	orrs	r2, r1
 80117d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117de:	f003 0320 	and.w	r3, r3, #32
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d00a      	beq.n	80117fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	689b      	ldr	r3, [r3, #8]
 80117ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	430a      	orrs	r2, r1
 80117fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011804:	2b00      	cmp	r3, #0
 8011806:	d01a      	beq.n	801183e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	685b      	ldr	r3, [r3, #4]
 801180e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	430a      	orrs	r2, r1
 801181c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011826:	d10a      	bne.n	801183e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	430a      	orrs	r2, r1
 801183c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011846:	2b00      	cmp	r3, #0
 8011848:	d00a      	beq.n	8011860 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	685b      	ldr	r3, [r3, #4]
 8011850:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	430a      	orrs	r2, r1
 801185e:	605a      	str	r2, [r3, #4]
  }
}
 8011860:	bf00      	nop
 8011862:	370c      	adds	r7, #12
 8011864:	46bd      	mov	sp, r7
 8011866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186a:	4770      	bx	lr

0801186c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801186c:	b580      	push	{r7, lr}
 801186e:	b098      	sub	sp, #96	@ 0x60
 8011870:	af02      	add	r7, sp, #8
 8011872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	2200      	movs	r2, #0
 8011878:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801187c:	f7f0 feb8 	bl	80025f0 <HAL_GetTick>
 8011880:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	f003 0308 	and.w	r3, r3, #8
 801188c:	2b08      	cmp	r3, #8
 801188e:	d12f      	bne.n	80118f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011890:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011894:	9300      	str	r3, [sp, #0]
 8011896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011898:	2200      	movs	r2, #0
 801189a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801189e:	6878      	ldr	r0, [r7, #4]
 80118a0:	f000 f88e 	bl	80119c0 <UART_WaitOnFlagUntilTimeout>
 80118a4:	4603      	mov	r3, r0
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d022      	beq.n	80118f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b2:	e853 3f00 	ldrex	r3, [r3]
 80118b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80118b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80118be:	653b      	str	r3, [r7, #80]	@ 0x50
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	461a      	mov	r2, r3
 80118c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80118ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80118ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80118d0:	e841 2300 	strex	r3, r2, [r1]
 80118d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80118d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d1e6      	bne.n	80118aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	2220      	movs	r2, #32
 80118e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2200      	movs	r2, #0
 80118e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80118ec:	2303      	movs	r3, #3
 80118ee:	e063      	b.n	80119b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f003 0304 	and.w	r3, r3, #4
 80118fa:	2b04      	cmp	r3, #4
 80118fc:	d149      	bne.n	8011992 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80118fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011902:	9300      	str	r3, [sp, #0]
 8011904:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011906:	2200      	movs	r2, #0
 8011908:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801190c:	6878      	ldr	r0, [r7, #4]
 801190e:	f000 f857 	bl	80119c0 <UART_WaitOnFlagUntilTimeout>
 8011912:	4603      	mov	r3, r0
 8011914:	2b00      	cmp	r3, #0
 8011916:	d03c      	beq.n	8011992 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011920:	e853 3f00 	ldrex	r3, [r3]
 8011924:	623b      	str	r3, [r7, #32]
   return(result);
 8011926:	6a3b      	ldr	r3, [r7, #32]
 8011928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801192c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	461a      	mov	r2, r3
 8011934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011936:	633b      	str	r3, [r7, #48]	@ 0x30
 8011938:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801193a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801193c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801193e:	e841 2300 	strex	r3, r2, [r1]
 8011942:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011946:	2b00      	cmp	r3, #0
 8011948:	d1e6      	bne.n	8011918 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	3308      	adds	r3, #8
 8011950:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011952:	693b      	ldr	r3, [r7, #16]
 8011954:	e853 3f00 	ldrex	r3, [r3]
 8011958:	60fb      	str	r3, [r7, #12]
   return(result);
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	f023 0301 	bic.w	r3, r3, #1
 8011960:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	3308      	adds	r3, #8
 8011968:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801196a:	61fa      	str	r2, [r7, #28]
 801196c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801196e:	69b9      	ldr	r1, [r7, #24]
 8011970:	69fa      	ldr	r2, [r7, #28]
 8011972:	e841 2300 	strex	r3, r2, [r1]
 8011976:	617b      	str	r3, [r7, #20]
   return(result);
 8011978:	697b      	ldr	r3, [r7, #20]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d1e5      	bne.n	801194a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	2220      	movs	r2, #32
 8011982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	2200      	movs	r2, #0
 801198a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801198e:	2303      	movs	r3, #3
 8011990:	e012      	b.n	80119b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	2220      	movs	r2, #32
 8011996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	2220      	movs	r2, #32
 801199e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	2200      	movs	r2, #0
 80119a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	2200      	movs	r2, #0
 80119ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	2200      	movs	r2, #0
 80119b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80119b6:	2300      	movs	r3, #0
}
 80119b8:	4618      	mov	r0, r3
 80119ba:	3758      	adds	r7, #88	@ 0x58
 80119bc:	46bd      	mov	sp, r7
 80119be:	bd80      	pop	{r7, pc}

080119c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b084      	sub	sp, #16
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	60f8      	str	r0, [r7, #12]
 80119c8:	60b9      	str	r1, [r7, #8]
 80119ca:	603b      	str	r3, [r7, #0]
 80119cc:	4613      	mov	r3, r2
 80119ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80119d0:	e04f      	b.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80119d2:	69bb      	ldr	r3, [r7, #24]
 80119d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119d8:	d04b      	beq.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80119da:	f7f0 fe09 	bl	80025f0 <HAL_GetTick>
 80119de:	4602      	mov	r2, r0
 80119e0:	683b      	ldr	r3, [r7, #0]
 80119e2:	1ad3      	subs	r3, r2, r3
 80119e4:	69ba      	ldr	r2, [r7, #24]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d302      	bcc.n	80119f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80119ea:	69bb      	ldr	r3, [r7, #24]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d101      	bne.n	80119f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80119f0:	2303      	movs	r3, #3
 80119f2:	e04e      	b.n	8011a92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	f003 0304 	and.w	r3, r3, #4
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d037      	beq.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a02:	68bb      	ldr	r3, [r7, #8]
 8011a04:	2b80      	cmp	r3, #128	@ 0x80
 8011a06:	d034      	beq.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a08:	68bb      	ldr	r3, [r7, #8]
 8011a0a:	2b40      	cmp	r3, #64	@ 0x40
 8011a0c:	d031      	beq.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	69db      	ldr	r3, [r3, #28]
 8011a14:	f003 0308 	and.w	r3, r3, #8
 8011a18:	2b08      	cmp	r3, #8
 8011a1a:	d110      	bne.n	8011a3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2208      	movs	r2, #8
 8011a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011a24:	68f8      	ldr	r0, [r7, #12]
 8011a26:	f000 f839 	bl	8011a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	2208      	movs	r2, #8
 8011a2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	2200      	movs	r2, #0
 8011a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	e029      	b.n	8011a92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	69db      	ldr	r3, [r3, #28]
 8011a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011a48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011a4c:	d111      	bne.n	8011a72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011a56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011a58:	68f8      	ldr	r0, [r7, #12]
 8011a5a:	f000 f81f 	bl	8011a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	2220      	movs	r2, #32
 8011a62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	2200      	movs	r2, #0
 8011a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011a6e:	2303      	movs	r3, #3
 8011a70:	e00f      	b.n	8011a92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	69da      	ldr	r2, [r3, #28]
 8011a78:	68bb      	ldr	r3, [r7, #8]
 8011a7a:	4013      	ands	r3, r2
 8011a7c:	68ba      	ldr	r2, [r7, #8]
 8011a7e:	429a      	cmp	r2, r3
 8011a80:	bf0c      	ite	eq
 8011a82:	2301      	moveq	r3, #1
 8011a84:	2300      	movne	r3, #0
 8011a86:	b2db      	uxtb	r3, r3
 8011a88:	461a      	mov	r2, r3
 8011a8a:	79fb      	ldrb	r3, [r7, #7]
 8011a8c:	429a      	cmp	r2, r3
 8011a8e:	d0a0      	beq.n	80119d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011a90:	2300      	movs	r3, #0
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3710      	adds	r7, #16
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
	...

08011a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011a9c:	b480      	push	{r7}
 8011a9e:	b095      	sub	sp, #84	@ 0x54
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aac:	e853 3f00 	ldrex	r3, [r3]
 8011ab0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	461a      	mov	r2, r3
 8011ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ac2:	643b      	str	r3, [r7, #64]	@ 0x40
 8011ac4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ac6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011ac8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011aca:	e841 2300 	strex	r3, r2, [r1]
 8011ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d1e6      	bne.n	8011aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	3308      	adds	r3, #8
 8011adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ade:	6a3b      	ldr	r3, [r7, #32]
 8011ae0:	e853 3f00 	ldrex	r3, [r3]
 8011ae4:	61fb      	str	r3, [r7, #28]
   return(result);
 8011ae6:	69fa      	ldr	r2, [r7, #28]
 8011ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8011b64 <UART_EndRxTransfer+0xc8>)
 8011aea:	4013      	ands	r3, r2
 8011aec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	3308      	adds	r3, #8
 8011af4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011af6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011afa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011afc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011afe:	e841 2300 	strex	r3, r2, [r1]
 8011b02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d1e5      	bne.n	8011ad6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b0e:	2b01      	cmp	r3, #1
 8011b10:	d118      	bne.n	8011b44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	e853 3f00 	ldrex	r3, [r3]
 8011b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	f023 0310 	bic.w	r3, r3, #16
 8011b26:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	461a      	mov	r2, r3
 8011b2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b30:	61bb      	str	r3, [r7, #24]
 8011b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b34:	6979      	ldr	r1, [r7, #20]
 8011b36:	69ba      	ldr	r2, [r7, #24]
 8011b38:	e841 2300 	strex	r3, r2, [r1]
 8011b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8011b3e:	693b      	ldr	r3, [r7, #16]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d1e6      	bne.n	8011b12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2220      	movs	r2, #32
 8011b48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	2200      	movs	r2, #0
 8011b56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011b58:	bf00      	nop
 8011b5a:	3754      	adds	r7, #84	@ 0x54
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b62:	4770      	bx	lr
 8011b64:	effffffe 	.word	0xeffffffe

08011b68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011b68:	b480      	push	{r7}
 8011b6a:	b085      	sub	sp, #20
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011b76:	2b01      	cmp	r3, #1
 8011b78:	d101      	bne.n	8011b7e <HAL_UARTEx_DisableFifoMode+0x16>
 8011b7a:	2302      	movs	r3, #2
 8011b7c:	e027      	b.n	8011bce <HAL_UARTEx_DisableFifoMode+0x66>
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	2201      	movs	r2, #1
 8011b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	2224      	movs	r2, #36	@ 0x24
 8011b8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	681a      	ldr	r2, [r3, #0]
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	f022 0201 	bic.w	r2, r2, #1
 8011ba4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011bac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	2200      	movs	r2, #0
 8011bb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	68fa      	ldr	r2, [r7, #12]
 8011bba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	2220      	movs	r2, #32
 8011bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011bcc:	2300      	movs	r3, #0
}
 8011bce:	4618      	mov	r0, r3
 8011bd0:	3714      	adds	r7, #20
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd8:	4770      	bx	lr

08011bda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011bda:	b580      	push	{r7, lr}
 8011bdc:	b084      	sub	sp, #16
 8011bde:	af00      	add	r7, sp, #0
 8011be0:	6078      	str	r0, [r7, #4]
 8011be2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011bea:	2b01      	cmp	r3, #1
 8011bec:	d101      	bne.n	8011bf2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011bee:	2302      	movs	r3, #2
 8011bf0:	e02d      	b.n	8011c4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	2201      	movs	r2, #1
 8011bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2224      	movs	r2, #36	@ 0x24
 8011bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	681a      	ldr	r2, [r3, #0]
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	f022 0201 	bic.w	r2, r2, #1
 8011c18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	689b      	ldr	r3, [r3, #8]
 8011c20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	683a      	ldr	r2, [r7, #0]
 8011c2a:	430a      	orrs	r2, r1
 8011c2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011c2e:	6878      	ldr	r0, [r7, #4]
 8011c30:	f000 f850 	bl	8011cd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	68fa      	ldr	r2, [r7, #12]
 8011c3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	2220      	movs	r2, #32
 8011c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	2200      	movs	r2, #0
 8011c48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011c4c:	2300      	movs	r3, #0
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3710      	adds	r7, #16
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}

08011c56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011c56:	b580      	push	{r7, lr}
 8011c58:	b084      	sub	sp, #16
 8011c5a:	af00      	add	r7, sp, #0
 8011c5c:	6078      	str	r0, [r7, #4]
 8011c5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011c66:	2b01      	cmp	r3, #1
 8011c68:	d101      	bne.n	8011c6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011c6a:	2302      	movs	r3, #2
 8011c6c:	e02d      	b.n	8011cca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2201      	movs	r2, #1
 8011c72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	2224      	movs	r2, #36	@ 0x24
 8011c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	681a      	ldr	r2, [r3, #0]
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	f022 0201 	bic.w	r2, r2, #1
 8011c94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	689b      	ldr	r3, [r3, #8]
 8011c9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	683a      	ldr	r2, [r7, #0]
 8011ca6:	430a      	orrs	r2, r1
 8011ca8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f000 f812 	bl	8011cd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	68fa      	ldr	r2, [r7, #12]
 8011cb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	2220      	movs	r2, #32
 8011cbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011cc8:	2300      	movs	r3, #0
}
 8011cca:	4618      	mov	r0, r3
 8011ccc:	3710      	adds	r7, #16
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	bd80      	pop	{r7, pc}
	...

08011cd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011cd4:	b480      	push	{r7}
 8011cd6:	b085      	sub	sp, #20
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d108      	bne.n	8011cf6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	2201      	movs	r2, #1
 8011ce8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2201      	movs	r2, #1
 8011cf0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011cf4:	e031      	b.n	8011d5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011cf6:	2310      	movs	r3, #16
 8011cf8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011cfa:	2310      	movs	r3, #16
 8011cfc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	689b      	ldr	r3, [r3, #8]
 8011d04:	0e5b      	lsrs	r3, r3, #25
 8011d06:	b2db      	uxtb	r3, r3
 8011d08:	f003 0307 	and.w	r3, r3, #7
 8011d0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	689b      	ldr	r3, [r3, #8]
 8011d14:	0f5b      	lsrs	r3, r3, #29
 8011d16:	b2db      	uxtb	r3, r3
 8011d18:	f003 0307 	and.w	r3, r3, #7
 8011d1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011d1e:	7bbb      	ldrb	r3, [r7, #14]
 8011d20:	7b3a      	ldrb	r2, [r7, #12]
 8011d22:	4911      	ldr	r1, [pc, #68]	@ (8011d68 <UARTEx_SetNbDataToProcess+0x94>)
 8011d24:	5c8a      	ldrb	r2, [r1, r2]
 8011d26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011d2a:	7b3a      	ldrb	r2, [r7, #12]
 8011d2c:	490f      	ldr	r1, [pc, #60]	@ (8011d6c <UARTEx_SetNbDataToProcess+0x98>)
 8011d2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011d30:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d34:	b29a      	uxth	r2, r3
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011d3c:	7bfb      	ldrb	r3, [r7, #15]
 8011d3e:	7b7a      	ldrb	r2, [r7, #13]
 8011d40:	4909      	ldr	r1, [pc, #36]	@ (8011d68 <UARTEx_SetNbDataToProcess+0x94>)
 8011d42:	5c8a      	ldrb	r2, [r1, r2]
 8011d44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011d48:	7b7a      	ldrb	r2, [r7, #13]
 8011d4a:	4908      	ldr	r1, [pc, #32]	@ (8011d6c <UARTEx_SetNbDataToProcess+0x98>)
 8011d4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011d4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d52:	b29a      	uxth	r2, r3
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011d5a:	bf00      	nop
 8011d5c:	3714      	adds	r7, #20
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d64:	4770      	bx	lr
 8011d66:	bf00      	nop
 8011d68:	08014798 	.word	0x08014798
 8011d6c:	080147a0 	.word	0x080147a0

08011d70 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b082      	sub	sp, #8
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d101      	bne.n	8011d82 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8011d7e:	2301      	movs	r3, #1
 8011d80:	e03c      	b.n	8011dfc <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8011d88:	b2db      	uxtb	r3, r3
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d106      	bne.n	8011d9c <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2200      	movs	r2, #0
 8011d92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8011d96:	6878      	ldr	r0, [r7, #4]
 8011d98:	f7ef ff98 	bl	8001ccc <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	2202      	movs	r2, #2
 8011da0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	681a      	ldr	r2, [r3, #0]
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	f022 0201 	bic.w	r2, r2, #1
 8011db2:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8011db4:	6878      	ldr	r0, [r7, #4]
 8011db6:	f000 f85b 	bl	8011e70 <USART_SetConfig>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d101      	bne.n	8011dc4 <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 8011dc0:	2301      	movs	r3, #1
 8011dc2:	e01b      	b.n	8011dfc <HAL_USART_Init+0x8c>

  /* In Synchronous SPI mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	685a      	ldr	r2, [r3, #4]
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8011dd2:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	689a      	ldr	r2, [r3, #8]
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011de2:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	681a      	ldr	r2, [r3, #0]
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	f042 0201 	orr.w	r2, r2, #1
 8011df2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8011df4:	6878      	ldr	r0, [r7, #4]
 8011df6:	f000 fd2b 	bl	8012850 <USART_CheckIdleState>
 8011dfa:	4603      	mov	r3, r0
}
 8011dfc:	4618      	mov	r0, r3
 8011dfe:	3708      	adds	r7, #8
 8011e00:	46bd      	mov	sp, r7
 8011e02:	bd80      	pop	{r7, pc}

08011e04 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8011e04:	b580      	push	{r7, lr}
 8011e06:	b084      	sub	sp, #16
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	60f8      	str	r0, [r7, #12]
 8011e0c:	60b9      	str	r1, [r7, #8]
 8011e0e:	603b      	str	r3, [r7, #0]
 8011e10:	4613      	mov	r3, r2
 8011e12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8011e14:	e018      	b.n	8011e48 <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011e16:	69bb      	ldr	r3, [r7, #24]
 8011e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e1c:	d014      	beq.n	8011e48 <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011e1e:	f7f0 fbe7 	bl	80025f0 <HAL_GetTick>
 8011e22:	4602      	mov	r2, r0
 8011e24:	683b      	ldr	r3, [r7, #0]
 8011e26:	1ad3      	subs	r3, r2, r3
 8011e28:	69ba      	ldr	r2, [r7, #24]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d302      	bcc.n	8011e34 <USART_WaitOnFlagUntilTimeout+0x30>
 8011e2e:	69bb      	ldr	r3, [r7, #24]
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d109      	bne.n	8011e48 <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	2201      	movs	r2, #1
 8011e38:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	2200      	movs	r2, #0
 8011e40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8011e44:	2303      	movs	r3, #3
 8011e46:	e00f      	b.n	8011e68 <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	69da      	ldr	r2, [r3, #28]
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	4013      	ands	r3, r2
 8011e52:	68ba      	ldr	r2, [r7, #8]
 8011e54:	429a      	cmp	r2, r3
 8011e56:	bf0c      	ite	eq
 8011e58:	2301      	moveq	r3, #1
 8011e5a:	2300      	movne	r3, #0
 8011e5c:	b2db      	uxtb	r3, r3
 8011e5e:	461a      	mov	r2, r3
 8011e60:	79fb      	ldrb	r3, [r7, #7]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	d0d7      	beq.n	8011e16 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8011e66:	2300      	movs	r3, #0
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	3710      	adds	r7, #16
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd80      	pop	{r7, pc}

08011e70 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b08e      	sub	sp, #56	@ 0x38
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8011e78:	2300      	movs	r3, #0
 8011e7a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8011e7e:	2300      	movs	r3, #0
 8011e80:	633b      	str	r3, [r7, #48]	@ 0x30
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	689a      	ldr	r2, [r3, #8]
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	691b      	ldr	r3, [r3, #16]
 8011e8a:	431a      	orrs	r2, r3
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	695b      	ldr	r3, [r3, #20]
 8011e90:	4313      	orrs	r3, r2
 8011e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	681a      	ldr	r2, [r3, #0]
 8011e9e:	4bc9      	ldr	r3, [pc, #804]	@ (80121c4 <USART_SetConfig+0x354>)
 8011ea0:	4013      	ands	r3, r2
 8011ea2:	687a      	ldr	r2, [r7, #4]
 8011ea4:	6812      	ldr	r2, [r2, #0]
 8011ea6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011ea8:	430b      	orrs	r3, r1
 8011eaa:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in USART Synchronous SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8011eac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	6a1b      	ldr	r3, [r3, #32]
 8011eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011eb8:	4313      	orrs	r3, r2
 8011eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	699a      	ldr	r2, [r3, #24]
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	69db      	ldr	r3, [r3, #28]
 8011ec4:	4313      	orrs	r3, r2
 8011ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	68db      	ldr	r3, [r3, #12]
 8011ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ed2:	4313      	orrs	r3, r2
 8011ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	685a      	ldr	r2, [r3, #4]
 8011edc:	4bba      	ldr	r3, [pc, #744]	@ (80121c8 <USART_SetConfig+0x358>)
 8011ede:	4013      	ands	r3, r2
 8011ee0:	687a      	ldr	r2, [r7, #4]
 8011ee2:	6812      	ldr	r2, [r2, #0]
 8011ee4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011ee6:	430b      	orrs	r3, r1
 8011ee8:	6053      	str	r3, [r2, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ef0:	f023 010f 	bic.w	r1, r3, #15
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	430a      	orrs	r2, r1
 8011efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	4ab1      	ldr	r2, [pc, #708]	@ (80121cc <USART_SetConfig+0x35c>)
 8011f06:	4293      	cmp	r3, r2
 8011f08:	d176      	bne.n	8011ff8 <USART_SetConfig+0x188>
 8011f0a:	4bb1      	ldr	r3, [pc, #708]	@ (80121d0 <USART_SetConfig+0x360>)
 8011f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011f12:	2b28      	cmp	r3, #40	@ 0x28
 8011f14:	d86c      	bhi.n	8011ff0 <USART_SetConfig+0x180>
 8011f16:	a201      	add	r2, pc, #4	@ (adr r2, 8011f1c <USART_SetConfig+0xac>)
 8011f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f1c:	08011fc1 	.word	0x08011fc1
 8011f20:	08011ff1 	.word	0x08011ff1
 8011f24:	08011ff1 	.word	0x08011ff1
 8011f28:	08011ff1 	.word	0x08011ff1
 8011f2c:	08011ff1 	.word	0x08011ff1
 8011f30:	08011ff1 	.word	0x08011ff1
 8011f34:	08011ff1 	.word	0x08011ff1
 8011f38:	08011ff1 	.word	0x08011ff1
 8011f3c:	08011fc9 	.word	0x08011fc9
 8011f40:	08011ff1 	.word	0x08011ff1
 8011f44:	08011ff1 	.word	0x08011ff1
 8011f48:	08011ff1 	.word	0x08011ff1
 8011f4c:	08011ff1 	.word	0x08011ff1
 8011f50:	08011ff1 	.word	0x08011ff1
 8011f54:	08011ff1 	.word	0x08011ff1
 8011f58:	08011ff1 	.word	0x08011ff1
 8011f5c:	08011fd1 	.word	0x08011fd1
 8011f60:	08011ff1 	.word	0x08011ff1
 8011f64:	08011ff1 	.word	0x08011ff1
 8011f68:	08011ff1 	.word	0x08011ff1
 8011f6c:	08011ff1 	.word	0x08011ff1
 8011f70:	08011ff1 	.word	0x08011ff1
 8011f74:	08011ff1 	.word	0x08011ff1
 8011f78:	08011ff1 	.word	0x08011ff1
 8011f7c:	08011fd9 	.word	0x08011fd9
 8011f80:	08011ff1 	.word	0x08011ff1
 8011f84:	08011ff1 	.word	0x08011ff1
 8011f88:	08011ff1 	.word	0x08011ff1
 8011f8c:	08011ff1 	.word	0x08011ff1
 8011f90:	08011ff1 	.word	0x08011ff1
 8011f94:	08011ff1 	.word	0x08011ff1
 8011f98:	08011ff1 	.word	0x08011ff1
 8011f9c:	08011fe1 	.word	0x08011fe1
 8011fa0:	08011ff1 	.word	0x08011ff1
 8011fa4:	08011ff1 	.word	0x08011ff1
 8011fa8:	08011ff1 	.word	0x08011ff1
 8011fac:	08011ff1 	.word	0x08011ff1
 8011fb0:	08011ff1 	.word	0x08011ff1
 8011fb4:	08011ff1 	.word	0x08011ff1
 8011fb8:	08011ff1 	.word	0x08011ff1
 8011fbc:	08011fe9 	.word	0x08011fe9
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fc6:	e112      	b.n	80121ee <USART_SetConfig+0x37e>
 8011fc8:	2302      	movs	r3, #2
 8011fca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fce:	e10e      	b.n	80121ee <USART_SetConfig+0x37e>
 8011fd0:	2304      	movs	r3, #4
 8011fd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fd6:	e10a      	b.n	80121ee <USART_SetConfig+0x37e>
 8011fd8:	2308      	movs	r3, #8
 8011fda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fde:	e106      	b.n	80121ee <USART_SetConfig+0x37e>
 8011fe0:	2310      	movs	r3, #16
 8011fe2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fe6:	e102      	b.n	80121ee <USART_SetConfig+0x37e>
 8011fe8:	2320      	movs	r3, #32
 8011fea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011fee:	e0fe      	b.n	80121ee <USART_SetConfig+0x37e>
 8011ff0:	2340      	movs	r3, #64	@ 0x40
 8011ff2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011ff6:	e0fa      	b.n	80121ee <USART_SetConfig+0x37e>
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	4a75      	ldr	r2, [pc, #468]	@ (80121d4 <USART_SetConfig+0x364>)
 8011ffe:	4293      	cmp	r3, r2
 8012000:	d130      	bne.n	8012064 <USART_SetConfig+0x1f4>
 8012002:	4b73      	ldr	r3, [pc, #460]	@ (80121d0 <USART_SetConfig+0x360>)
 8012004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012006:	f003 0307 	and.w	r3, r3, #7
 801200a:	2b05      	cmp	r3, #5
 801200c:	d826      	bhi.n	801205c <USART_SetConfig+0x1ec>
 801200e:	a201      	add	r2, pc, #4	@ (adr r2, 8012014 <USART_SetConfig+0x1a4>)
 8012010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012014:	0801202d 	.word	0x0801202d
 8012018:	08012035 	.word	0x08012035
 801201c:	0801203d 	.word	0x0801203d
 8012020:	08012045 	.word	0x08012045
 8012024:	0801204d 	.word	0x0801204d
 8012028:	08012055 	.word	0x08012055
 801202c:	2300      	movs	r3, #0
 801202e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012032:	e0dc      	b.n	80121ee <USART_SetConfig+0x37e>
 8012034:	2302      	movs	r3, #2
 8012036:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801203a:	e0d8      	b.n	80121ee <USART_SetConfig+0x37e>
 801203c:	2304      	movs	r3, #4
 801203e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012042:	e0d4      	b.n	80121ee <USART_SetConfig+0x37e>
 8012044:	2308      	movs	r3, #8
 8012046:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801204a:	e0d0      	b.n	80121ee <USART_SetConfig+0x37e>
 801204c:	2310      	movs	r3, #16
 801204e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012052:	e0cc      	b.n	80121ee <USART_SetConfig+0x37e>
 8012054:	2320      	movs	r3, #32
 8012056:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801205a:	e0c8      	b.n	80121ee <USART_SetConfig+0x37e>
 801205c:	2340      	movs	r3, #64	@ 0x40
 801205e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012062:	e0c4      	b.n	80121ee <USART_SetConfig+0x37e>
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	4a5b      	ldr	r2, [pc, #364]	@ (80121d8 <USART_SetConfig+0x368>)
 801206a:	4293      	cmp	r3, r2
 801206c:	d130      	bne.n	80120d0 <USART_SetConfig+0x260>
 801206e:	4b58      	ldr	r3, [pc, #352]	@ (80121d0 <USART_SetConfig+0x360>)
 8012070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012072:	f003 0307 	and.w	r3, r3, #7
 8012076:	2b05      	cmp	r3, #5
 8012078:	d826      	bhi.n	80120c8 <USART_SetConfig+0x258>
 801207a:	a201      	add	r2, pc, #4	@ (adr r2, 8012080 <USART_SetConfig+0x210>)
 801207c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012080:	08012099 	.word	0x08012099
 8012084:	080120a1 	.word	0x080120a1
 8012088:	080120a9 	.word	0x080120a9
 801208c:	080120b1 	.word	0x080120b1
 8012090:	080120b9 	.word	0x080120b9
 8012094:	080120c1 	.word	0x080120c1
 8012098:	2300      	movs	r3, #0
 801209a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801209e:	e0a6      	b.n	80121ee <USART_SetConfig+0x37e>
 80120a0:	2302      	movs	r3, #2
 80120a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120a6:	e0a2      	b.n	80121ee <USART_SetConfig+0x37e>
 80120a8:	2304      	movs	r3, #4
 80120aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120ae:	e09e      	b.n	80121ee <USART_SetConfig+0x37e>
 80120b0:	2308      	movs	r3, #8
 80120b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120b6:	e09a      	b.n	80121ee <USART_SetConfig+0x37e>
 80120b8:	2310      	movs	r3, #16
 80120ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120be:	e096      	b.n	80121ee <USART_SetConfig+0x37e>
 80120c0:	2320      	movs	r3, #32
 80120c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120c6:	e092      	b.n	80121ee <USART_SetConfig+0x37e>
 80120c8:	2340      	movs	r3, #64	@ 0x40
 80120ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80120ce:	e08e      	b.n	80121ee <USART_SetConfig+0x37e>
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	4a41      	ldr	r2, [pc, #260]	@ (80121dc <USART_SetConfig+0x36c>)
 80120d6:	4293      	cmp	r3, r2
 80120d8:	f040 8086 	bne.w	80121e8 <USART_SetConfig+0x378>
 80120dc:	4b3c      	ldr	r3, [pc, #240]	@ (80121d0 <USART_SetConfig+0x360>)
 80120de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80120e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80120e4:	2b28      	cmp	r3, #40	@ 0x28
 80120e6:	d87b      	bhi.n	80121e0 <USART_SetConfig+0x370>
 80120e8:	a201      	add	r2, pc, #4	@ (adr r2, 80120f0 <USART_SetConfig+0x280>)
 80120ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120ee:	bf00      	nop
 80120f0:	08012195 	.word	0x08012195
 80120f4:	080121e1 	.word	0x080121e1
 80120f8:	080121e1 	.word	0x080121e1
 80120fc:	080121e1 	.word	0x080121e1
 8012100:	080121e1 	.word	0x080121e1
 8012104:	080121e1 	.word	0x080121e1
 8012108:	080121e1 	.word	0x080121e1
 801210c:	080121e1 	.word	0x080121e1
 8012110:	0801219d 	.word	0x0801219d
 8012114:	080121e1 	.word	0x080121e1
 8012118:	080121e1 	.word	0x080121e1
 801211c:	080121e1 	.word	0x080121e1
 8012120:	080121e1 	.word	0x080121e1
 8012124:	080121e1 	.word	0x080121e1
 8012128:	080121e1 	.word	0x080121e1
 801212c:	080121e1 	.word	0x080121e1
 8012130:	080121a5 	.word	0x080121a5
 8012134:	080121e1 	.word	0x080121e1
 8012138:	080121e1 	.word	0x080121e1
 801213c:	080121e1 	.word	0x080121e1
 8012140:	080121e1 	.word	0x080121e1
 8012144:	080121e1 	.word	0x080121e1
 8012148:	080121e1 	.word	0x080121e1
 801214c:	080121e1 	.word	0x080121e1
 8012150:	080121ad 	.word	0x080121ad
 8012154:	080121e1 	.word	0x080121e1
 8012158:	080121e1 	.word	0x080121e1
 801215c:	080121e1 	.word	0x080121e1
 8012160:	080121e1 	.word	0x080121e1
 8012164:	080121e1 	.word	0x080121e1
 8012168:	080121e1 	.word	0x080121e1
 801216c:	080121e1 	.word	0x080121e1
 8012170:	080121b5 	.word	0x080121b5
 8012174:	080121e1 	.word	0x080121e1
 8012178:	080121e1 	.word	0x080121e1
 801217c:	080121e1 	.word	0x080121e1
 8012180:	080121e1 	.word	0x080121e1
 8012184:	080121e1 	.word	0x080121e1
 8012188:	080121e1 	.word	0x080121e1
 801218c:	080121e1 	.word	0x080121e1
 8012190:	080121bd 	.word	0x080121bd
 8012194:	2301      	movs	r3, #1
 8012196:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801219a:	e028      	b.n	80121ee <USART_SetConfig+0x37e>
 801219c:	2302      	movs	r3, #2
 801219e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121a2:	e024      	b.n	80121ee <USART_SetConfig+0x37e>
 80121a4:	2304      	movs	r3, #4
 80121a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121aa:	e020      	b.n	80121ee <USART_SetConfig+0x37e>
 80121ac:	2308      	movs	r3, #8
 80121ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121b2:	e01c      	b.n	80121ee <USART_SetConfig+0x37e>
 80121b4:	2310      	movs	r3, #16
 80121b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121ba:	e018      	b.n	80121ee <USART_SetConfig+0x37e>
 80121bc:	2320      	movs	r3, #32
 80121be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121c2:	e014      	b.n	80121ee <USART_SetConfig+0x37e>
 80121c4:	cfff69f3 	.word	0xcfff69f3
 80121c8:	ffffc0f6 	.word	0xffffc0f6
 80121cc:	40011000 	.word	0x40011000
 80121d0:	58024400 	.word	0x58024400
 80121d4:	40004400 	.word	0x40004400
 80121d8:	40004800 	.word	0x40004800
 80121dc:	40011400 	.word	0x40011400
 80121e0:	2340      	movs	r3, #64	@ 0x40
 80121e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80121e6:	e002      	b.n	80121ee <USART_SetConfig+0x37e>
 80121e8:	2340      	movs	r3, #64	@ 0x40
 80121ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  switch (clocksource)
 80121ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80121f2:	2b20      	cmp	r3, #32
 80121f4:	f200 82f9 	bhi.w	80127ea <USART_SetConfig+0x97a>
 80121f8:	a201      	add	r2, pc, #4	@ (adr r2, 8012200 <USART_SetConfig+0x390>)
 80121fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fe:	bf00      	nop
 8012200:	08012285 	.word	0x08012285
 8012204:	0801232f 	.word	0x0801232f
 8012208:	080123d9 	.word	0x080123d9
 801220c:	080127eb 	.word	0x080127eb
 8012210:	08012487 	.word	0x08012487
 8012214:	080127eb 	.word	0x080127eb
 8012218:	080127eb 	.word	0x080127eb
 801221c:	080127eb 	.word	0x080127eb
 8012220:	08012535 	.word	0x08012535
 8012224:	080127eb 	.word	0x080127eb
 8012228:	080127eb 	.word	0x080127eb
 801222c:	080127eb 	.word	0x080127eb
 8012230:	080127eb 	.word	0x080127eb
 8012234:	080127eb 	.word	0x080127eb
 8012238:	080127eb 	.word	0x080127eb
 801223c:	080127eb 	.word	0x080127eb
 8012240:	08012695 	.word	0x08012695
 8012244:	080127eb 	.word	0x080127eb
 8012248:	080127eb 	.word	0x080127eb
 801224c:	080127eb 	.word	0x080127eb
 8012250:	080127eb 	.word	0x080127eb
 8012254:	080127eb 	.word	0x080127eb
 8012258:	080127eb 	.word	0x080127eb
 801225c:	080127eb 	.word	0x080127eb
 8012260:	080127eb 	.word	0x080127eb
 8012264:	080127eb 	.word	0x080127eb
 8012268:	080127eb 	.word	0x080127eb
 801226c:	080127eb 	.word	0x080127eb
 8012270:	080127eb 	.word	0x080127eb
 8012274:	080127eb 	.word	0x080127eb
 8012278:	080127eb 	.word	0x080127eb
 801227c:	080127eb 	.word	0x080127eb
 8012280:	08012745 	.word	0x08012745
  {
    case USART_CLOCKSOURCE_D2PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8012284:	f7f8 fece 	bl	800b024 <HAL_RCC_GetPCLK1Freq>
 8012288:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801228e:	2b00      	cmp	r3, #0
 8012290:	d03e      	beq.n	8012310 <USART_SetConfig+0x4a0>
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012296:	2b01      	cmp	r3, #1
 8012298:	d038      	beq.n	801230c <USART_SetConfig+0x49c>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801229e:	2b02      	cmp	r3, #2
 80122a0:	d032      	beq.n	8012308 <USART_SetConfig+0x498>
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122a6:	2b03      	cmp	r3, #3
 80122a8:	d02c      	beq.n	8012304 <USART_SetConfig+0x494>
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122ae:	2b04      	cmp	r3, #4
 80122b0:	d026      	beq.n	8012300 <USART_SetConfig+0x490>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122b6:	2b05      	cmp	r3, #5
 80122b8:	d020      	beq.n	80122fc <USART_SetConfig+0x48c>
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122be:	2b06      	cmp	r3, #6
 80122c0:	d01a      	beq.n	80122f8 <USART_SetConfig+0x488>
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122c6:	2b07      	cmp	r3, #7
 80122c8:	d014      	beq.n	80122f4 <USART_SetConfig+0x484>
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122ce:	2b08      	cmp	r3, #8
 80122d0:	d00e      	beq.n	80122f0 <USART_SetConfig+0x480>
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122d6:	2b09      	cmp	r3, #9
 80122d8:	d008      	beq.n	80122ec <USART_SetConfig+0x47c>
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122de:	2b0a      	cmp	r3, #10
 80122e0:	d101      	bne.n	80122e6 <USART_SetConfig+0x476>
 80122e2:	2380      	movs	r3, #128	@ 0x80
 80122e4:	e015      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80122ea:	e012      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122ec:	2340      	movs	r3, #64	@ 0x40
 80122ee:	e010      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122f0:	2320      	movs	r3, #32
 80122f2:	e00e      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122f4:	2310      	movs	r3, #16
 80122f6:	e00c      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122f8:	230c      	movs	r3, #12
 80122fa:	e00a      	b.n	8012312 <USART_SetConfig+0x4a2>
 80122fc:	230a      	movs	r3, #10
 80122fe:	e008      	b.n	8012312 <USART_SetConfig+0x4a2>
 8012300:	2308      	movs	r3, #8
 8012302:	e006      	b.n	8012312 <USART_SetConfig+0x4a2>
 8012304:	2306      	movs	r3, #6
 8012306:	e004      	b.n	8012312 <USART_SetConfig+0x4a2>
 8012308:	2304      	movs	r3, #4
 801230a:	e002      	b.n	8012312 <USART_SetConfig+0x4a2>
 801230c:	2302      	movs	r3, #2
 801230e:	e000      	b.n	8012312 <USART_SetConfig+0x4a2>
 8012310:	2301      	movs	r3, #1
 8012312:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012314:	fbb2 f3f3 	udiv	r3, r2, r3
 8012318:	005a      	lsls	r2, r3, #1
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	685b      	ldr	r3, [r3, #4]
 801231e:	085b      	lsrs	r3, r3, #1
 8012320:	441a      	add	r2, r3
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	685b      	ldr	r3, [r3, #4]
 8012326:	fbb2 f3f3 	udiv	r3, r2, r3
 801232a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 801232c:	e261      	b.n	80127f2 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_D2PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 801232e:	f7f8 fe8f 	bl	800b050 <HAL_RCC_GetPCLK2Freq>
 8012332:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012338:	2b00      	cmp	r3, #0
 801233a:	d03e      	beq.n	80123ba <USART_SetConfig+0x54a>
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012340:	2b01      	cmp	r3, #1
 8012342:	d038      	beq.n	80123b6 <USART_SetConfig+0x546>
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012348:	2b02      	cmp	r3, #2
 801234a:	d032      	beq.n	80123b2 <USART_SetConfig+0x542>
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012350:	2b03      	cmp	r3, #3
 8012352:	d02c      	beq.n	80123ae <USART_SetConfig+0x53e>
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012358:	2b04      	cmp	r3, #4
 801235a:	d026      	beq.n	80123aa <USART_SetConfig+0x53a>
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012360:	2b05      	cmp	r3, #5
 8012362:	d020      	beq.n	80123a6 <USART_SetConfig+0x536>
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012368:	2b06      	cmp	r3, #6
 801236a:	d01a      	beq.n	80123a2 <USART_SetConfig+0x532>
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012370:	2b07      	cmp	r3, #7
 8012372:	d014      	beq.n	801239e <USART_SetConfig+0x52e>
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012378:	2b08      	cmp	r3, #8
 801237a:	d00e      	beq.n	801239a <USART_SetConfig+0x52a>
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012380:	2b09      	cmp	r3, #9
 8012382:	d008      	beq.n	8012396 <USART_SetConfig+0x526>
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012388:	2b0a      	cmp	r3, #10
 801238a:	d101      	bne.n	8012390 <USART_SetConfig+0x520>
 801238c:	2380      	movs	r3, #128	@ 0x80
 801238e:	e015      	b.n	80123bc <USART_SetConfig+0x54c>
 8012390:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012394:	e012      	b.n	80123bc <USART_SetConfig+0x54c>
 8012396:	2340      	movs	r3, #64	@ 0x40
 8012398:	e010      	b.n	80123bc <USART_SetConfig+0x54c>
 801239a:	2320      	movs	r3, #32
 801239c:	e00e      	b.n	80123bc <USART_SetConfig+0x54c>
 801239e:	2310      	movs	r3, #16
 80123a0:	e00c      	b.n	80123bc <USART_SetConfig+0x54c>
 80123a2:	230c      	movs	r3, #12
 80123a4:	e00a      	b.n	80123bc <USART_SetConfig+0x54c>
 80123a6:	230a      	movs	r3, #10
 80123a8:	e008      	b.n	80123bc <USART_SetConfig+0x54c>
 80123aa:	2308      	movs	r3, #8
 80123ac:	e006      	b.n	80123bc <USART_SetConfig+0x54c>
 80123ae:	2306      	movs	r3, #6
 80123b0:	e004      	b.n	80123bc <USART_SetConfig+0x54c>
 80123b2:	2304      	movs	r3, #4
 80123b4:	e002      	b.n	80123bc <USART_SetConfig+0x54c>
 80123b6:	2302      	movs	r3, #2
 80123b8:	e000      	b.n	80123bc <USART_SetConfig+0x54c>
 80123ba:	2301      	movs	r3, #1
 80123bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123be:	fbb2 f3f3 	udiv	r3, r2, r3
 80123c2:	005a      	lsls	r2, r3, #1
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	685b      	ldr	r3, [r3, #4]
 80123c8:	085b      	lsrs	r3, r3, #1
 80123ca:	441a      	add	r2, r3
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	685b      	ldr	r3, [r3, #4]
 80123d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80123d4:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80123d6:	e20c      	b.n	80127f2 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL2:
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80123d8:	f107 0318 	add.w	r3, r7, #24
 80123dc:	4618      	mov	r0, r3
 80123de:	f7fa fded 	bl	800cfbc <HAL_RCCEx_GetPLL2ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, husart->Init.BaudRate,
 80123e2:	69fa      	ldr	r2, [r7, #28]
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d03e      	beq.n	801246a <USART_SetConfig+0x5fa>
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123f0:	2b01      	cmp	r3, #1
 80123f2:	d038      	beq.n	8012466 <USART_SetConfig+0x5f6>
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123f8:	2b02      	cmp	r3, #2
 80123fa:	d032      	beq.n	8012462 <USART_SetConfig+0x5f2>
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012400:	2b03      	cmp	r3, #3
 8012402:	d02c      	beq.n	801245e <USART_SetConfig+0x5ee>
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012408:	2b04      	cmp	r3, #4
 801240a:	d026      	beq.n	801245a <USART_SetConfig+0x5ea>
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012410:	2b05      	cmp	r3, #5
 8012412:	d020      	beq.n	8012456 <USART_SetConfig+0x5e6>
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012418:	2b06      	cmp	r3, #6
 801241a:	d01a      	beq.n	8012452 <USART_SetConfig+0x5e2>
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012420:	2b07      	cmp	r3, #7
 8012422:	d014      	beq.n	801244e <USART_SetConfig+0x5de>
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012428:	2b08      	cmp	r3, #8
 801242a:	d00e      	beq.n	801244a <USART_SetConfig+0x5da>
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012430:	2b09      	cmp	r3, #9
 8012432:	d008      	beq.n	8012446 <USART_SetConfig+0x5d6>
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012438:	2b0a      	cmp	r3, #10
 801243a:	d101      	bne.n	8012440 <USART_SetConfig+0x5d0>
 801243c:	2380      	movs	r3, #128	@ 0x80
 801243e:	e015      	b.n	801246c <USART_SetConfig+0x5fc>
 8012440:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012444:	e012      	b.n	801246c <USART_SetConfig+0x5fc>
 8012446:	2340      	movs	r3, #64	@ 0x40
 8012448:	e010      	b.n	801246c <USART_SetConfig+0x5fc>
 801244a:	2320      	movs	r3, #32
 801244c:	e00e      	b.n	801246c <USART_SetConfig+0x5fc>
 801244e:	2310      	movs	r3, #16
 8012450:	e00c      	b.n	801246c <USART_SetConfig+0x5fc>
 8012452:	230c      	movs	r3, #12
 8012454:	e00a      	b.n	801246c <USART_SetConfig+0x5fc>
 8012456:	230a      	movs	r3, #10
 8012458:	e008      	b.n	801246c <USART_SetConfig+0x5fc>
 801245a:	2308      	movs	r3, #8
 801245c:	e006      	b.n	801246c <USART_SetConfig+0x5fc>
 801245e:	2306      	movs	r3, #6
 8012460:	e004      	b.n	801246c <USART_SetConfig+0x5fc>
 8012462:	2304      	movs	r3, #4
 8012464:	e002      	b.n	801246c <USART_SetConfig+0x5fc>
 8012466:	2302      	movs	r3, #2
 8012468:	e000      	b.n	801246c <USART_SetConfig+0x5fc>
 801246a:	2301      	movs	r3, #1
 801246c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012470:	005a      	lsls	r2, r3, #1
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	685b      	ldr	r3, [r3, #4]
 8012476:	085b      	lsrs	r3, r3, #1
 8012478:	441a      	add	r2, r3
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	685b      	ldr	r3, [r3, #4]
 801247e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012482:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 8012484:	e1b5      	b.n	80127f2 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL3:
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012486:	f107 030c 	add.w	r3, r7, #12
 801248a:	4618      	mov	r0, r3
 801248c:	f7fa feea 	bl	800d264 <HAL_RCCEx_GetPLL3ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, husart->Init.BaudRate,
 8012490:	693a      	ldr	r2, [r7, #16]
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012496:	2b00      	cmp	r3, #0
 8012498:	d03e      	beq.n	8012518 <USART_SetConfig+0x6a8>
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801249e:	2b01      	cmp	r3, #1
 80124a0:	d038      	beq.n	8012514 <USART_SetConfig+0x6a4>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124a6:	2b02      	cmp	r3, #2
 80124a8:	d032      	beq.n	8012510 <USART_SetConfig+0x6a0>
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124ae:	2b03      	cmp	r3, #3
 80124b0:	d02c      	beq.n	801250c <USART_SetConfig+0x69c>
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124b6:	2b04      	cmp	r3, #4
 80124b8:	d026      	beq.n	8012508 <USART_SetConfig+0x698>
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124be:	2b05      	cmp	r3, #5
 80124c0:	d020      	beq.n	8012504 <USART_SetConfig+0x694>
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124c6:	2b06      	cmp	r3, #6
 80124c8:	d01a      	beq.n	8012500 <USART_SetConfig+0x690>
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124ce:	2b07      	cmp	r3, #7
 80124d0:	d014      	beq.n	80124fc <USART_SetConfig+0x68c>
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124d6:	2b08      	cmp	r3, #8
 80124d8:	d00e      	beq.n	80124f8 <USART_SetConfig+0x688>
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124de:	2b09      	cmp	r3, #9
 80124e0:	d008      	beq.n	80124f4 <USART_SetConfig+0x684>
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124e6:	2b0a      	cmp	r3, #10
 80124e8:	d101      	bne.n	80124ee <USART_SetConfig+0x67e>
 80124ea:	2380      	movs	r3, #128	@ 0x80
 80124ec:	e015      	b.n	801251a <USART_SetConfig+0x6aa>
 80124ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80124f2:	e012      	b.n	801251a <USART_SetConfig+0x6aa>
 80124f4:	2340      	movs	r3, #64	@ 0x40
 80124f6:	e010      	b.n	801251a <USART_SetConfig+0x6aa>
 80124f8:	2320      	movs	r3, #32
 80124fa:	e00e      	b.n	801251a <USART_SetConfig+0x6aa>
 80124fc:	2310      	movs	r3, #16
 80124fe:	e00c      	b.n	801251a <USART_SetConfig+0x6aa>
 8012500:	230c      	movs	r3, #12
 8012502:	e00a      	b.n	801251a <USART_SetConfig+0x6aa>
 8012504:	230a      	movs	r3, #10
 8012506:	e008      	b.n	801251a <USART_SetConfig+0x6aa>
 8012508:	2308      	movs	r3, #8
 801250a:	e006      	b.n	801251a <USART_SetConfig+0x6aa>
 801250c:	2306      	movs	r3, #6
 801250e:	e004      	b.n	801251a <USART_SetConfig+0x6aa>
 8012510:	2304      	movs	r3, #4
 8012512:	e002      	b.n	801251a <USART_SetConfig+0x6aa>
 8012514:	2302      	movs	r3, #2
 8012516:	e000      	b.n	801251a <USART_SetConfig+0x6aa>
 8012518:	2301      	movs	r3, #1
 801251a:	fbb2 f3f3 	udiv	r3, r2, r3
 801251e:	005a      	lsls	r2, r3, #1
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	685b      	ldr	r3, [r3, #4]
 8012524:	085b      	lsrs	r3, r3, #1
 8012526:	441a      	add	r2, r3
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	685b      	ldr	r3, [r3, #4]
 801252c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012530:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 8012532:	e15e      	b.n	80127f2 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012534:	4b80      	ldr	r3, [pc, #512]	@ (8012738 <USART_SetConfig+0x8c8>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	f003 0320 	and.w	r3, r3, #32
 801253c:	2b00      	cmp	r3, #0
 801253e:	d057      	beq.n	80125f0 <USART_SetConfig+0x780>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)),
 8012540:	4b7d      	ldr	r3, [pc, #500]	@ (8012738 <USART_SetConfig+0x8c8>)
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	08db      	lsrs	r3, r3, #3
 8012546:	f003 0303 	and.w	r3, r3, #3
 801254a:	4a7c      	ldr	r2, [pc, #496]	@ (801273c <USART_SetConfig+0x8cc>)
 801254c:	40da      	lsrs	r2, r3
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012552:	2b00      	cmp	r3, #0
 8012554:	d03e      	beq.n	80125d4 <USART_SetConfig+0x764>
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801255a:	2b01      	cmp	r3, #1
 801255c:	d038      	beq.n	80125d0 <USART_SetConfig+0x760>
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012562:	2b02      	cmp	r3, #2
 8012564:	d032      	beq.n	80125cc <USART_SetConfig+0x75c>
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801256a:	2b03      	cmp	r3, #3
 801256c:	d02c      	beq.n	80125c8 <USART_SetConfig+0x758>
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012572:	2b04      	cmp	r3, #4
 8012574:	d026      	beq.n	80125c4 <USART_SetConfig+0x754>
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801257a:	2b05      	cmp	r3, #5
 801257c:	d020      	beq.n	80125c0 <USART_SetConfig+0x750>
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012582:	2b06      	cmp	r3, #6
 8012584:	d01a      	beq.n	80125bc <USART_SetConfig+0x74c>
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801258a:	2b07      	cmp	r3, #7
 801258c:	d014      	beq.n	80125b8 <USART_SetConfig+0x748>
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012592:	2b08      	cmp	r3, #8
 8012594:	d00e      	beq.n	80125b4 <USART_SetConfig+0x744>
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801259a:	2b09      	cmp	r3, #9
 801259c:	d008      	beq.n	80125b0 <USART_SetConfig+0x740>
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125a2:	2b0a      	cmp	r3, #10
 80125a4:	d101      	bne.n	80125aa <USART_SetConfig+0x73a>
 80125a6:	2380      	movs	r3, #128	@ 0x80
 80125a8:	e015      	b.n	80125d6 <USART_SetConfig+0x766>
 80125aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80125ae:	e012      	b.n	80125d6 <USART_SetConfig+0x766>
 80125b0:	2340      	movs	r3, #64	@ 0x40
 80125b2:	e010      	b.n	80125d6 <USART_SetConfig+0x766>
 80125b4:	2320      	movs	r3, #32
 80125b6:	e00e      	b.n	80125d6 <USART_SetConfig+0x766>
 80125b8:	2310      	movs	r3, #16
 80125ba:	e00c      	b.n	80125d6 <USART_SetConfig+0x766>
 80125bc:	230c      	movs	r3, #12
 80125be:	e00a      	b.n	80125d6 <USART_SetConfig+0x766>
 80125c0:	230a      	movs	r3, #10
 80125c2:	e008      	b.n	80125d6 <USART_SetConfig+0x766>
 80125c4:	2308      	movs	r3, #8
 80125c6:	e006      	b.n	80125d6 <USART_SetConfig+0x766>
 80125c8:	2306      	movs	r3, #6
 80125ca:	e004      	b.n	80125d6 <USART_SetConfig+0x766>
 80125cc:	2304      	movs	r3, #4
 80125ce:	e002      	b.n	80125d6 <USART_SetConfig+0x766>
 80125d0:	2302      	movs	r3, #2
 80125d2:	e000      	b.n	80125d6 <USART_SetConfig+0x766>
 80125d4:	2301      	movs	r3, #1
 80125d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80125da:	005a      	lsls	r2, r3, #1
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	685b      	ldr	r3, [r3, #4]
 80125e0:	085b      	lsrs	r3, r3, #1
 80125e2:	441a      	add	r2, r3
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	685b      	ldr	r3, [r3, #4]
 80125e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80125ec:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
      }
      break;
 80125ee:	e100      	b.n	80127f2 <USART_SetConfig+0x982>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d03e      	beq.n	8012676 <USART_SetConfig+0x806>
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125fc:	2b01      	cmp	r3, #1
 80125fe:	d038      	beq.n	8012672 <USART_SetConfig+0x802>
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012604:	2b02      	cmp	r3, #2
 8012606:	d032      	beq.n	801266e <USART_SetConfig+0x7fe>
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801260c:	2b03      	cmp	r3, #3
 801260e:	d02c      	beq.n	801266a <USART_SetConfig+0x7fa>
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012614:	2b04      	cmp	r3, #4
 8012616:	d026      	beq.n	8012666 <USART_SetConfig+0x7f6>
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801261c:	2b05      	cmp	r3, #5
 801261e:	d020      	beq.n	8012662 <USART_SetConfig+0x7f2>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012624:	2b06      	cmp	r3, #6
 8012626:	d01a      	beq.n	801265e <USART_SetConfig+0x7ee>
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801262c:	2b07      	cmp	r3, #7
 801262e:	d014      	beq.n	801265a <USART_SetConfig+0x7ea>
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012634:	2b08      	cmp	r3, #8
 8012636:	d00e      	beq.n	8012656 <USART_SetConfig+0x7e6>
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801263c:	2b09      	cmp	r3, #9
 801263e:	d008      	beq.n	8012652 <USART_SetConfig+0x7e2>
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012644:	2b0a      	cmp	r3, #10
 8012646:	d101      	bne.n	801264c <USART_SetConfig+0x7dc>
 8012648:	2380      	movs	r3, #128	@ 0x80
 801264a:	e015      	b.n	8012678 <USART_SetConfig+0x808>
 801264c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012650:	e012      	b.n	8012678 <USART_SetConfig+0x808>
 8012652:	2340      	movs	r3, #64	@ 0x40
 8012654:	e010      	b.n	8012678 <USART_SetConfig+0x808>
 8012656:	2320      	movs	r3, #32
 8012658:	e00e      	b.n	8012678 <USART_SetConfig+0x808>
 801265a:	2310      	movs	r3, #16
 801265c:	e00c      	b.n	8012678 <USART_SetConfig+0x808>
 801265e:	230c      	movs	r3, #12
 8012660:	e00a      	b.n	8012678 <USART_SetConfig+0x808>
 8012662:	230a      	movs	r3, #10
 8012664:	e008      	b.n	8012678 <USART_SetConfig+0x808>
 8012666:	2308      	movs	r3, #8
 8012668:	e006      	b.n	8012678 <USART_SetConfig+0x808>
 801266a:	2306      	movs	r3, #6
 801266c:	e004      	b.n	8012678 <USART_SetConfig+0x808>
 801266e:	2304      	movs	r3, #4
 8012670:	e002      	b.n	8012678 <USART_SetConfig+0x808>
 8012672:	2302      	movs	r3, #2
 8012674:	e000      	b.n	8012678 <USART_SetConfig+0x808>
 8012676:	2301      	movs	r3, #1
 8012678:	4a30      	ldr	r2, [pc, #192]	@ (801273c <USART_SetConfig+0x8cc>)
 801267a:	fbb2 f3f3 	udiv	r3, r2, r3
 801267e:	005a      	lsls	r2, r3, #1
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	685b      	ldr	r3, [r3, #4]
 8012684:	085b      	lsrs	r3, r3, #1
 8012686:	441a      	add	r2, r3
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	685b      	ldr	r3, [r3, #4]
 801268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012690:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012692:	e0ae      	b.n	80127f2 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_CSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(CSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012698:	2b00      	cmp	r3, #0
 801269a:	d03e      	beq.n	801271a <USART_SetConfig+0x8aa>
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126a0:	2b01      	cmp	r3, #1
 80126a2:	d038      	beq.n	8012716 <USART_SetConfig+0x8a6>
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126a8:	2b02      	cmp	r3, #2
 80126aa:	d032      	beq.n	8012712 <USART_SetConfig+0x8a2>
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126b0:	2b03      	cmp	r3, #3
 80126b2:	d02c      	beq.n	801270e <USART_SetConfig+0x89e>
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126b8:	2b04      	cmp	r3, #4
 80126ba:	d026      	beq.n	801270a <USART_SetConfig+0x89a>
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126c0:	2b05      	cmp	r3, #5
 80126c2:	d020      	beq.n	8012706 <USART_SetConfig+0x896>
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126c8:	2b06      	cmp	r3, #6
 80126ca:	d01a      	beq.n	8012702 <USART_SetConfig+0x892>
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126d0:	2b07      	cmp	r3, #7
 80126d2:	d014      	beq.n	80126fe <USART_SetConfig+0x88e>
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126d8:	2b08      	cmp	r3, #8
 80126da:	d00e      	beq.n	80126fa <USART_SetConfig+0x88a>
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126e0:	2b09      	cmp	r3, #9
 80126e2:	d008      	beq.n	80126f6 <USART_SetConfig+0x886>
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126e8:	2b0a      	cmp	r3, #10
 80126ea:	d101      	bne.n	80126f0 <USART_SetConfig+0x880>
 80126ec:	2380      	movs	r3, #128	@ 0x80
 80126ee:	e015      	b.n	801271c <USART_SetConfig+0x8ac>
 80126f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80126f4:	e012      	b.n	801271c <USART_SetConfig+0x8ac>
 80126f6:	2340      	movs	r3, #64	@ 0x40
 80126f8:	e010      	b.n	801271c <USART_SetConfig+0x8ac>
 80126fa:	2320      	movs	r3, #32
 80126fc:	e00e      	b.n	801271c <USART_SetConfig+0x8ac>
 80126fe:	2310      	movs	r3, #16
 8012700:	e00c      	b.n	801271c <USART_SetConfig+0x8ac>
 8012702:	230c      	movs	r3, #12
 8012704:	e00a      	b.n	801271c <USART_SetConfig+0x8ac>
 8012706:	230a      	movs	r3, #10
 8012708:	e008      	b.n	801271c <USART_SetConfig+0x8ac>
 801270a:	2308      	movs	r3, #8
 801270c:	e006      	b.n	801271c <USART_SetConfig+0x8ac>
 801270e:	2306      	movs	r3, #6
 8012710:	e004      	b.n	801271c <USART_SetConfig+0x8ac>
 8012712:	2304      	movs	r3, #4
 8012714:	e002      	b.n	801271c <USART_SetConfig+0x8ac>
 8012716:	2302      	movs	r3, #2
 8012718:	e000      	b.n	801271c <USART_SetConfig+0x8ac>
 801271a:	2301      	movs	r3, #1
 801271c:	4a08      	ldr	r2, [pc, #32]	@ (8012740 <USART_SetConfig+0x8d0>)
 801271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012722:	005a      	lsls	r2, r3, #1
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	685b      	ldr	r3, [r3, #4]
 8012728:	085b      	lsrs	r3, r3, #1
 801272a:	441a      	add	r2, r3
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	685b      	ldr	r3, [r3, #4]
 8012730:	fbb2 f3f3 	udiv	r3, r2, r3
 8012734:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012736:	e05c      	b.n	80127f2 <USART_SetConfig+0x982>
 8012738:	58024400 	.word	0x58024400
 801273c:	03d09000 	.word	0x03d09000
 8012740:	003d0900 	.word	0x003d0900
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012748:	2b00      	cmp	r3, #0
 801274a:	d03e      	beq.n	80127ca <USART_SetConfig+0x95a>
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012750:	2b01      	cmp	r3, #1
 8012752:	d038      	beq.n	80127c6 <USART_SetConfig+0x956>
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012758:	2b02      	cmp	r3, #2
 801275a:	d032      	beq.n	80127c2 <USART_SetConfig+0x952>
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012760:	2b03      	cmp	r3, #3
 8012762:	d02c      	beq.n	80127be <USART_SetConfig+0x94e>
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012768:	2b04      	cmp	r3, #4
 801276a:	d026      	beq.n	80127ba <USART_SetConfig+0x94a>
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012770:	2b05      	cmp	r3, #5
 8012772:	d020      	beq.n	80127b6 <USART_SetConfig+0x946>
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012778:	2b06      	cmp	r3, #6
 801277a:	d01a      	beq.n	80127b2 <USART_SetConfig+0x942>
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012780:	2b07      	cmp	r3, #7
 8012782:	d014      	beq.n	80127ae <USART_SetConfig+0x93e>
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012788:	2b08      	cmp	r3, #8
 801278a:	d00e      	beq.n	80127aa <USART_SetConfig+0x93a>
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012790:	2b09      	cmp	r3, #9
 8012792:	d008      	beq.n	80127a6 <USART_SetConfig+0x936>
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012798:	2b0a      	cmp	r3, #10
 801279a:	d101      	bne.n	80127a0 <USART_SetConfig+0x930>
 801279c:	2380      	movs	r3, #128	@ 0x80
 801279e:	e015      	b.n	80127cc <USART_SetConfig+0x95c>
 80127a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80127a4:	e012      	b.n	80127cc <USART_SetConfig+0x95c>
 80127a6:	2340      	movs	r3, #64	@ 0x40
 80127a8:	e010      	b.n	80127cc <USART_SetConfig+0x95c>
 80127aa:	2320      	movs	r3, #32
 80127ac:	e00e      	b.n	80127cc <USART_SetConfig+0x95c>
 80127ae:	2310      	movs	r3, #16
 80127b0:	e00c      	b.n	80127cc <USART_SetConfig+0x95c>
 80127b2:	230c      	movs	r3, #12
 80127b4:	e00a      	b.n	80127cc <USART_SetConfig+0x95c>
 80127b6:	230a      	movs	r3, #10
 80127b8:	e008      	b.n	80127cc <USART_SetConfig+0x95c>
 80127ba:	2308      	movs	r3, #8
 80127bc:	e006      	b.n	80127cc <USART_SetConfig+0x95c>
 80127be:	2306      	movs	r3, #6
 80127c0:	e004      	b.n	80127cc <USART_SetConfig+0x95c>
 80127c2:	2304      	movs	r3, #4
 80127c4:	e002      	b.n	80127cc <USART_SetConfig+0x95c>
 80127c6:	2302      	movs	r3, #2
 80127c8:	e000      	b.n	80127cc <USART_SetConfig+0x95c>
 80127ca:	2301      	movs	r3, #1
 80127cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80127d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80127d4:	005a      	lsls	r2, r3, #1
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	685b      	ldr	r3, [r3, #4]
 80127da:	085b      	lsrs	r3, r3, #1
 80127dc:	441a      	add	r2, r3
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	685b      	ldr	r3, [r3, #4]
 80127e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80127e6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80127e8:	e003      	b.n	80127f2 <USART_SetConfig+0x982>
    default:
      ret = HAL_ERROR;
 80127ea:	2301      	movs	r3, #1
 80127ec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      break;
 80127f0:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 80127f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127f4:	2b0f      	cmp	r3, #15
 80127f6:	d916      	bls.n	8012826 <USART_SetConfig+0x9b6>
 80127f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80127fe:	d212      	bcs.n	8012826 <USART_SetConfig+0x9b6>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012802:	b29b      	uxth	r3, r3
 8012804:	f023 030f 	bic.w	r3, r3, #15
 8012808:	84fb      	strh	r3, [r7, #38]	@ 0x26
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801280a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801280c:	085b      	lsrs	r3, r3, #1
 801280e:	b29b      	uxth	r3, r3
 8012810:	f003 0307 	and.w	r3, r3, #7
 8012814:	b29a      	uxth	r2, r3
 8012816:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012818:	4313      	orrs	r3, r2
 801281a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    husart->Instance->BRR = brrtemp;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012822:	60da      	str	r2, [r3, #12]
 8012824:	e002      	b.n	801282c <USART_SetConfig+0x9bc>
  }
  else
  {
    ret = HAL_ERROR;
 8012826:	2301      	movs	r3, #1
 8012828:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	2201      	movs	r2, #1
 8012830:	879a      	strh	r2, [r3, #60]	@ 0x3c
  husart->NbRxDataToProcess = 1U;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	2201      	movs	r2, #1
 8012836:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2200      	movs	r2, #0
 801283c:	649a      	str	r2, [r3, #72]	@ 0x48
  husart->TxISR   = NULL;
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2200      	movs	r2, #0
 8012842:	64da      	str	r2, [r3, #76]	@ 0x4c

  return ret;
 8012844:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 8012848:	4618      	mov	r0, r3
 801284a:	3738      	adds	r7, #56	@ 0x38
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}

08012850 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b086      	sub	sp, #24
 8012854:	af02      	add	r7, sp, #8
 8012856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	2200      	movs	r2, #0
 801285c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801285e:	f7ef fec7 	bl	80025f0 <HAL_GetTick>
 8012862:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	681b      	ldr	r3, [r3, #0]
 801286a:	f003 0308 	and.w	r3, r3, #8
 801286e:	2b08      	cmp	r3, #8
 8012870:	d10e      	bne.n	8012890 <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8012872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012876:	9300      	str	r3, [sp, #0]
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	2200      	movs	r2, #0
 801287c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012880:	6878      	ldr	r0, [r7, #4]
 8012882:	f7ff fabf 	bl	8011e04 <USART_WaitOnFlagUntilTimeout>
 8012886:	4603      	mov	r3, r0
 8012888:	2b00      	cmp	r3, #0
 801288a:	d001      	beq.n	8012890 <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801288c:	2303      	movs	r3, #3
 801288e:	e01e      	b.n	80128ce <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	f003 0304 	and.w	r3, r3, #4
 801289a:	2b04      	cmp	r3, #4
 801289c:	d10e      	bne.n	80128bc <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 801289e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80128a2:	9300      	str	r3, [sp, #0]
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	2200      	movs	r2, #0
 80128a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80128ac:	6878      	ldr	r0, [r7, #4]
 80128ae:	f7ff faa9 	bl	8011e04 <USART_WaitOnFlagUntilTimeout>
 80128b2:	4603      	mov	r3, r0
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d001      	beq.n	80128bc <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80128b8:	2303      	movs	r3, #3
 80128ba:	e008      	b.n	80128ce <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	2201      	movs	r2, #1
 80128c0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	2200      	movs	r2, #0
 80128c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80128cc:	2300      	movs	r3, #0
}
 80128ce:	4618      	mov	r0, r3
 80128d0:	3710      	adds	r7, #16
 80128d2:	46bd      	mov	sp, r7
 80128d4:	bd80      	pop	{r7, pc}

080128d6 <HAL_USARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
{
 80128d6:	b480      	push	{r7}
 80128d8:	b085      	sub	sp, #20
 80128da:	af00      	add	r7, sp, #0
 80128dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80128e4:	2b01      	cmp	r3, #1
 80128e6:	d101      	bne.n	80128ec <HAL_USARTEx_DisableFifoMode+0x16>
 80128e8:	2302      	movs	r3, #2
 80128ea:	e027      	b.n	801293c <HAL_USARTEx_DisableFifoMode+0x66>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	2201      	movs	r2, #1
 80128f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2202      	movs	r2, #2
 80128f8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	681a      	ldr	r2, [r3, #0]
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	f022 0201 	bic.w	r2, r2, #1
 8012912:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801291a:	60fb      	str	r3, [r7, #12]
  husart->FifoMode = USART_FIFOMODE_DISABLE;
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	2200      	movs	r2, #0
 8012920:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	68fa      	ldr	r2, [r7, #12]
 8012928:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	2201      	movs	r2, #1
 801292e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2200      	movs	r2, #0
 8012936:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801293a:	2300      	movs	r3, #0
}
 801293c:	4618      	mov	r0, r3
 801293e:	3714      	adds	r7, #20
 8012940:	46bd      	mov	sp, r7
 8012942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012946:	4770      	bx	lr

08012948 <HAL_USARTEx_SetTxFifoThreshold>:
  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b084      	sub	sp, #16
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
 8012950:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012958:	2b01      	cmp	r3, #1
 801295a:	d101      	bne.n	8012960 <HAL_USARTEx_SetTxFifoThreshold+0x18>
 801295c:	2302      	movs	r3, #2
 801295e:	e02d      	b.n	80129bc <HAL_USARTEx_SetTxFifoThreshold+0x74>
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2201      	movs	r2, #1
 8012964:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2202      	movs	r2, #2
 801296c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	681a      	ldr	r2, [r3, #0]
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	f022 0201 	bic.w	r2, r2, #1
 8012986:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	689b      	ldr	r3, [r3, #8]
 801298e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	683a      	ldr	r2, [r7, #0]
 8012998:	430a      	orrs	r2, r1
 801299a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 801299c:	6878      	ldr	r0, [r7, #4]
 801299e:	f000 f84f 	bl	8012a40 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	68fa      	ldr	r2, [r7, #12]
 80129a8:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2201      	movs	r2, #1
 80129ae:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	2200      	movs	r2, #0
 80129b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80129ba:	2300      	movs	r3, #0
}
 80129bc:	4618      	mov	r0, r3
 80129be:	3710      	adds	r7, #16
 80129c0:	46bd      	mov	sp, r7
 80129c2:	bd80      	pop	{r7, pc}

080129c4 <HAL_USARTEx_SetRxFifoThreshold>:
  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 80129c4:	b580      	push	{r7, lr}
 80129c6:	b084      	sub	sp, #16
 80129c8:	af00      	add	r7, sp, #0
 80129ca:	6078      	str	r0, [r7, #4]
 80129cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80129d4:	2b01      	cmp	r3, #1
 80129d6:	d101      	bne.n	80129dc <HAL_USARTEx_SetRxFifoThreshold+0x18>
 80129d8:	2302      	movs	r3, #2
 80129da:	e02d      	b.n	8012a38 <HAL_USARTEx_SetRxFifoThreshold+0x74>
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2201      	movs	r2, #1
 80129e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	2202      	movs	r2, #2
 80129e8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	681a      	ldr	r2, [r3, #0]
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	f022 0201 	bic.w	r2, r2, #1
 8012a02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	689b      	ldr	r3, [r3, #8]
 8012a0a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	683a      	ldr	r2, [r7, #0]
 8012a14:	430a      	orrs	r2, r1
 8012a16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f000 f811 	bl	8012a40 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	68fa      	ldr	r2, [r7, #12]
 8012a24:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	2201      	movs	r2, #1
 8012a2a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2200      	movs	r2, #0
 8012a32:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012a36:	2300      	movs	r3, #0
}
 8012a38:	4618      	mov	r0, r3
 8012a3a:	3710      	adds	r7, #16
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bd80      	pop	{r7, pc}

08012a40 <USARTEx_SetNbDataToProcess>:
  *       the USART configuration registers.
  * @param husart USART handle.
  * @retval None
  */
static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
{
 8012a40:	b480      	push	{r7}
 8012a42:	b085      	sub	sp, #20
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
  uint8_t tx_fifo_threshold;
  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d106      	bne.n	8012a5e <USARTEx_SetNbDataToProcess+0x1e>
  {
    husart->NbTxDataToProcess = 1U;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	2201      	movs	r2, #1
 8012a54:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = 1U;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	2201      	movs	r2, #1
 8012a5a:	875a      	strh	r2, [r3, #58]	@ 0x3a
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                                (uint16_t)denominator[tx_fifo_threshold];
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                                (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012a5c:	e02f      	b.n	8012abe <USARTEx_SetNbDataToProcess+0x7e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012a5e:	2310      	movs	r3, #16
 8012a60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012a62:	2310      	movs	r3, #16
 8012a64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
 8012a6c:	0e5b      	lsrs	r3, r3, #25
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8012a6e:	b2db      	uxtb	r3, r3
 8012a70:	f003 0307 	and.w	r3, r3, #7
 8012a74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
 8012a7c:	0f5b      	lsrs	r3, r3, #29
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8012a7e:	b2db      	uxtb	r3, r3
 8012a80:	f003 0307 	and.w	r3, r3, #7
 8012a84:	733b      	strb	r3, [r7, #12]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012a86:	7bbb      	ldrb	r3, [r7, #14]
 8012a88:	7b3a      	ldrb	r2, [r7, #12]
 8012a8a:	4910      	ldr	r1, [pc, #64]	@ (8012acc <USARTEx_SetNbDataToProcess+0x8c>)
 8012a8c:	5c8a      	ldrb	r2, [r1, r2]
 8012a8e:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[tx_fifo_threshold];
 8012a92:	7b3a      	ldrb	r2, [r7, #12]
 8012a94:	490e      	ldr	r1, [pc, #56]	@ (8012ad0 <USARTEx_SetNbDataToProcess+0x90>)
 8012a96:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012a98:	fb93 f3f2 	sdiv	r3, r3, r2
 8012a9c:	b29a      	uxth	r2, r3
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012aa2:	7bfb      	ldrb	r3, [r7, #15]
 8012aa4:	7b7a      	ldrb	r2, [r7, #13]
 8012aa6:	4909      	ldr	r1, [pc, #36]	@ (8012acc <USARTEx_SetNbDataToProcess+0x8c>)
 8012aa8:	5c8a      	ldrb	r2, [r1, r2]
 8012aaa:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[rx_fifo_threshold];
 8012aae:	7b7a      	ldrb	r2, [r7, #13]
 8012ab0:	4907      	ldr	r1, [pc, #28]	@ (8012ad0 <USARTEx_SetNbDataToProcess+0x90>)
 8012ab2:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012ab4:	fb93 f3f2 	sdiv	r3, r3, r2
 8012ab8:	b29a      	uxth	r2, r3
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 8012abe:	bf00      	nop
 8012ac0:	3714      	adds	r7, #20
 8012ac2:	46bd      	mov	sp, r7
 8012ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac8:	4770      	bx	lr
 8012aca:	bf00      	nop
 8012acc:	080147a8 	.word	0x080147a8
 8012ad0:	080147b0 	.word	0x080147b0

08012ad4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8012ad4:	b480      	push	{r7}
 8012ad6:	b083      	sub	sp, #12
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	6078      	str	r0, [r7, #4]
 8012adc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d121      	bne.n	8012b2a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	681a      	ldr	r2, [r3, #0]
 8012aea:	4b27      	ldr	r3, [pc, #156]	@ (8012b88 <FMC_SDRAM_Init+0xb4>)
 8012aec:	4013      	ands	r3, r2
 8012aee:	683a      	ldr	r2, [r7, #0]
 8012af0:	6851      	ldr	r1, [r2, #4]
 8012af2:	683a      	ldr	r2, [r7, #0]
 8012af4:	6892      	ldr	r2, [r2, #8]
 8012af6:	4311      	orrs	r1, r2
 8012af8:	683a      	ldr	r2, [r7, #0]
 8012afa:	68d2      	ldr	r2, [r2, #12]
 8012afc:	4311      	orrs	r1, r2
 8012afe:	683a      	ldr	r2, [r7, #0]
 8012b00:	6912      	ldr	r2, [r2, #16]
 8012b02:	4311      	orrs	r1, r2
 8012b04:	683a      	ldr	r2, [r7, #0]
 8012b06:	6952      	ldr	r2, [r2, #20]
 8012b08:	4311      	orrs	r1, r2
 8012b0a:	683a      	ldr	r2, [r7, #0]
 8012b0c:	6992      	ldr	r2, [r2, #24]
 8012b0e:	4311      	orrs	r1, r2
 8012b10:	683a      	ldr	r2, [r7, #0]
 8012b12:	69d2      	ldr	r2, [r2, #28]
 8012b14:	4311      	orrs	r1, r2
 8012b16:	683a      	ldr	r2, [r7, #0]
 8012b18:	6a12      	ldr	r2, [r2, #32]
 8012b1a:	4311      	orrs	r1, r2
 8012b1c:	683a      	ldr	r2, [r7, #0]
 8012b1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012b20:	430a      	orrs	r2, r1
 8012b22:	431a      	orrs	r2, r3
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	601a      	str	r2, [r3, #0]
 8012b28:	e026      	b.n	8012b78 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	69d9      	ldr	r1, [r3, #28]
 8012b36:	683b      	ldr	r3, [r7, #0]
 8012b38:	6a1b      	ldr	r3, [r3, #32]
 8012b3a:	4319      	orrs	r1, r3
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b40:	430b      	orrs	r3, r1
 8012b42:	431a      	orrs	r2, r3
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	685a      	ldr	r2, [r3, #4]
 8012b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8012b88 <FMC_SDRAM_Init+0xb4>)
 8012b4e:	4013      	ands	r3, r2
 8012b50:	683a      	ldr	r2, [r7, #0]
 8012b52:	6851      	ldr	r1, [r2, #4]
 8012b54:	683a      	ldr	r2, [r7, #0]
 8012b56:	6892      	ldr	r2, [r2, #8]
 8012b58:	4311      	orrs	r1, r2
 8012b5a:	683a      	ldr	r2, [r7, #0]
 8012b5c:	68d2      	ldr	r2, [r2, #12]
 8012b5e:	4311      	orrs	r1, r2
 8012b60:	683a      	ldr	r2, [r7, #0]
 8012b62:	6912      	ldr	r2, [r2, #16]
 8012b64:	4311      	orrs	r1, r2
 8012b66:	683a      	ldr	r2, [r7, #0]
 8012b68:	6952      	ldr	r2, [r2, #20]
 8012b6a:	4311      	orrs	r1, r2
 8012b6c:	683a      	ldr	r2, [r7, #0]
 8012b6e:	6992      	ldr	r2, [r2, #24]
 8012b70:	430a      	orrs	r2, r1
 8012b72:	431a      	orrs	r2, r3
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8012b78:	2300      	movs	r3, #0
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	370c      	adds	r7, #12
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b84:	4770      	bx	lr
 8012b86:	bf00      	nop
 8012b88:	ffff8000 	.word	0xffff8000

08012b8c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8012b8c:	b480      	push	{r7}
 8012b8e:	b085      	sub	sp, #20
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	60f8      	str	r0, [r7, #12]
 8012b94:	60b9      	str	r1, [r7, #8]
 8012b96:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d128      	bne.n	8012bf0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	689b      	ldr	r3, [r3, #8]
 8012ba2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012ba6:	68bb      	ldr	r3, [r7, #8]
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	1e59      	subs	r1, r3, #1
 8012bac:	68bb      	ldr	r3, [r7, #8]
 8012bae:	685b      	ldr	r3, [r3, #4]
 8012bb0:	3b01      	subs	r3, #1
 8012bb2:	011b      	lsls	r3, r3, #4
 8012bb4:	4319      	orrs	r1, r3
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	689b      	ldr	r3, [r3, #8]
 8012bba:	3b01      	subs	r3, #1
 8012bbc:	021b      	lsls	r3, r3, #8
 8012bbe:	4319      	orrs	r1, r3
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	68db      	ldr	r3, [r3, #12]
 8012bc4:	3b01      	subs	r3, #1
 8012bc6:	031b      	lsls	r3, r3, #12
 8012bc8:	4319      	orrs	r1, r3
 8012bca:	68bb      	ldr	r3, [r7, #8]
 8012bcc:	691b      	ldr	r3, [r3, #16]
 8012bce:	3b01      	subs	r3, #1
 8012bd0:	041b      	lsls	r3, r3, #16
 8012bd2:	4319      	orrs	r1, r3
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	695b      	ldr	r3, [r3, #20]
 8012bd8:	3b01      	subs	r3, #1
 8012bda:	051b      	lsls	r3, r3, #20
 8012bdc:	4319      	orrs	r1, r3
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	699b      	ldr	r3, [r3, #24]
 8012be2:	3b01      	subs	r3, #1
 8012be4:	061b      	lsls	r3, r3, #24
 8012be6:	430b      	orrs	r3, r1
 8012be8:	431a      	orrs	r2, r3
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	609a      	str	r2, [r3, #8]
 8012bee:	e02d      	b.n	8012c4c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	689a      	ldr	r2, [r3, #8]
 8012bf4:	4b19      	ldr	r3, [pc, #100]	@ (8012c5c <FMC_SDRAM_Timing_Init+0xd0>)
 8012bf6:	4013      	ands	r3, r2
 8012bf8:	68ba      	ldr	r2, [r7, #8]
 8012bfa:	68d2      	ldr	r2, [r2, #12]
 8012bfc:	3a01      	subs	r2, #1
 8012bfe:	0311      	lsls	r1, r2, #12
 8012c00:	68ba      	ldr	r2, [r7, #8]
 8012c02:	6952      	ldr	r2, [r2, #20]
 8012c04:	3a01      	subs	r2, #1
 8012c06:	0512      	lsls	r2, r2, #20
 8012c08:	430a      	orrs	r2, r1
 8012c0a:	431a      	orrs	r2, r3
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	68db      	ldr	r3, [r3, #12]
 8012c14:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012c18:	68bb      	ldr	r3, [r7, #8]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	1e59      	subs	r1, r3, #1
 8012c1e:	68bb      	ldr	r3, [r7, #8]
 8012c20:	685b      	ldr	r3, [r3, #4]
 8012c22:	3b01      	subs	r3, #1
 8012c24:	011b      	lsls	r3, r3, #4
 8012c26:	4319      	orrs	r1, r3
 8012c28:	68bb      	ldr	r3, [r7, #8]
 8012c2a:	689b      	ldr	r3, [r3, #8]
 8012c2c:	3b01      	subs	r3, #1
 8012c2e:	021b      	lsls	r3, r3, #8
 8012c30:	4319      	orrs	r1, r3
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	691b      	ldr	r3, [r3, #16]
 8012c36:	3b01      	subs	r3, #1
 8012c38:	041b      	lsls	r3, r3, #16
 8012c3a:	4319      	orrs	r1, r3
 8012c3c:	68bb      	ldr	r3, [r7, #8]
 8012c3e:	699b      	ldr	r3, [r3, #24]
 8012c40:	3b01      	subs	r3, #1
 8012c42:	061b      	lsls	r3, r3, #24
 8012c44:	430b      	orrs	r3, r1
 8012c46:	431a      	orrs	r2, r3
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8012c4c:	2300      	movs	r3, #0
}
 8012c4e:	4618      	mov	r0, r3
 8012c50:	3714      	adds	r7, #20
 8012c52:	46bd      	mov	sp, r7
 8012c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c58:	4770      	bx	lr
 8012c5a:	bf00      	nop
 8012c5c:	ff0f0fff 	.word	0xff0f0fff

08012c60 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012c60:	b084      	sub	sp, #16
 8012c62:	b480      	push	{r7}
 8012c64:	b085      	sub	sp, #20
 8012c66:	af00      	add	r7, sp, #0
 8012c68:	6078      	str	r0, [r7, #4]
 8012c6a:	f107 001c 	add.w	r0, r7, #28
 8012c6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012c72:	2300      	movs	r3, #0
 8012c74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012c76:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012c78:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012c7a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8012c7e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8012c82:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8012c86:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012c88:	68fa      	ldr	r2, [r7, #12]
 8012c8a:	4313      	orrs	r3, r2
 8012c8c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	685a      	ldr	r2, [r3, #4]
 8012c92:	4b07      	ldr	r3, [pc, #28]	@ (8012cb0 <SDMMC_Init+0x50>)
 8012c94:	4013      	ands	r3, r2
 8012c96:	68fa      	ldr	r2, [r7, #12]
 8012c98:	431a      	orrs	r2, r3
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012c9e:	2300      	movs	r3, #0
}
 8012ca0:	4618      	mov	r0, r3
 8012ca2:	3714      	adds	r7, #20
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012caa:	b004      	add	sp, #16
 8012cac:	4770      	bx	lr
 8012cae:	bf00      	nop
 8012cb0:	ffc02c00 	.word	0xffc02c00

08012cb4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8012cb4:	b480      	push	{r7}
 8012cb6:	b083      	sub	sp, #12
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	370c      	adds	r7, #12
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ccc:	4770      	bx	lr

08012cce <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012cce:	b480      	push	{r7}
 8012cd0:	b083      	sub	sp, #12
 8012cd2:	af00      	add	r7, sp, #0
 8012cd4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	f043 0203 	orr.w	r2, r3, #3
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012ce2:	2300      	movs	r3, #0
}
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	370c      	adds	r7, #12
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cee:	4770      	bx	lr

08012cf0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8012cf0:	b480      	push	{r7}
 8012cf2:	b083      	sub	sp, #12
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	f003 0303 	and.w	r3, r3, #3
}
 8012d00:	4618      	mov	r0, r3
 8012d02:	370c      	adds	r7, #12
 8012d04:	46bd      	mov	sp, r7
 8012d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d0a:	4770      	bx	lr

08012d0c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8012d0c:	b480      	push	{r7}
 8012d0e:	b085      	sub	sp, #20
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
 8012d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012d16:	2300      	movs	r3, #0
 8012d18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012d1a:	683b      	ldr	r3, [r7, #0]
 8012d1c:	681a      	ldr	r2, [r3, #0]
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012d22:	683b      	ldr	r3, [r7, #0]
 8012d24:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012d26:	683b      	ldr	r3, [r7, #0]
 8012d28:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012d2a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012d2c:	683b      	ldr	r3, [r7, #0]
 8012d2e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012d30:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012d36:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012d38:	68fa      	ldr	r2, [r7, #12]
 8012d3a:	4313      	orrs	r3, r2
 8012d3c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	68da      	ldr	r2, [r3, #12]
 8012d42:	4b06      	ldr	r3, [pc, #24]	@ (8012d5c <SDMMC_SendCommand+0x50>)
 8012d44:	4013      	ands	r3, r2
 8012d46:	68fa      	ldr	r2, [r7, #12]
 8012d48:	431a      	orrs	r2, r3
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012d4e:	2300      	movs	r3, #0
}
 8012d50:	4618      	mov	r0, r3
 8012d52:	3714      	adds	r7, #20
 8012d54:	46bd      	mov	sp, r7
 8012d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d5a:	4770      	bx	lr
 8012d5c:	fffee0c0 	.word	0xfffee0c0

08012d60 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8012d60:	b480      	push	{r7}
 8012d62:	b083      	sub	sp, #12
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	691b      	ldr	r3, [r3, #16]
 8012d6c:	b2db      	uxtb	r3, r3
}
 8012d6e:	4618      	mov	r0, r3
 8012d70:	370c      	adds	r7, #12
 8012d72:	46bd      	mov	sp, r7
 8012d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d78:	4770      	bx	lr

08012d7a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012d7a:	b480      	push	{r7}
 8012d7c:	b085      	sub	sp, #20
 8012d7e:	af00      	add	r7, sp, #0
 8012d80:	6078      	str	r0, [r7, #4]
 8012d82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	3314      	adds	r3, #20
 8012d88:	461a      	mov	r2, r3
 8012d8a:	683b      	ldr	r3, [r7, #0]
 8012d8c:	4413      	add	r3, r2
 8012d8e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	681b      	ldr	r3, [r3, #0]
}
 8012d94:	4618      	mov	r0, r3
 8012d96:	3714      	adds	r7, #20
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d9e:	4770      	bx	lr

08012da0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8012da0:	b480      	push	{r7}
 8012da2:	b085      	sub	sp, #20
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	6078      	str	r0, [r7, #4]
 8012da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012daa:	2300      	movs	r3, #0
 8012dac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012dae:	683b      	ldr	r3, [r7, #0]
 8012db0:	681a      	ldr	r2, [r3, #0]
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012db6:	683b      	ldr	r3, [r7, #0]
 8012db8:	685a      	ldr	r2, [r3, #4]
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012dbe:	683b      	ldr	r3, [r7, #0]
 8012dc0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8012dc2:	683b      	ldr	r3, [r7, #0]
 8012dc4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012dc6:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8012dc8:	683b      	ldr	r3, [r7, #0]
 8012dca:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012dcc:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012dce:	683b      	ldr	r3, [r7, #0]
 8012dd0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8012dd2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012dd4:	68fa      	ldr	r2, [r7, #12]
 8012dd6:	4313      	orrs	r3, r2
 8012dd8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dde:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	431a      	orrs	r2, r3
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012dea:	2300      	movs	r3, #0

}
 8012dec:	4618      	mov	r0, r3
 8012dee:	3714      	adds	r7, #20
 8012df0:	46bd      	mov	sp, r7
 8012df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df6:	4770      	bx	lr

08012df8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b088      	sub	sp, #32
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012e02:	683b      	ldr	r3, [r7, #0]
 8012e04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012e06:	2310      	movs	r3, #16
 8012e08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012e0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012e0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012e10:	2300      	movs	r3, #0
 8012e12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012e14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012e18:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012e1a:	f107 0308 	add.w	r3, r7, #8
 8012e1e:	4619      	mov	r1, r3
 8012e20:	6878      	ldr	r0, [r7, #4]
 8012e22:	f7ff ff73 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012e2a:	2110      	movs	r1, #16
 8012e2c:	6878      	ldr	r0, [r7, #4]
 8012e2e:	f000 f995 	bl	801315c <SDMMC_GetCmdResp1>
 8012e32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012e34:	69fb      	ldr	r3, [r7, #28]
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	3720      	adds	r7, #32
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	bd80      	pop	{r7, pc}

08012e3e <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8012e3e:	b580      	push	{r7, lr}
 8012e40:	b088      	sub	sp, #32
 8012e42:	af00      	add	r7, sp, #0
 8012e44:	6078      	str	r0, [r7, #4]
 8012e46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8012e4c:	2307      	movs	r3, #7
 8012e4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012e50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012e54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012e56:	2300      	movs	r3, #0
 8012e58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012e5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012e5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012e60:	f107 0308 	add.w	r3, r7, #8
 8012e64:	4619      	mov	r1, r3
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f7ff ff50 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8012e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012e70:	2107      	movs	r1, #7
 8012e72:	6878      	ldr	r0, [r7, #4]
 8012e74:	f000 f972 	bl	801315c <SDMMC_GetCmdResp1>
 8012e78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012e7a:	69fb      	ldr	r3, [r7, #28]
}
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	3720      	adds	r7, #32
 8012e80:	46bd      	mov	sp, r7
 8012e82:	bd80      	pop	{r7, pc}

08012e84 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b088      	sub	sp, #32
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8012e90:	2300      	movs	r3, #0
 8012e92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8012e94:	2300      	movs	r3, #0
 8012e96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012e98:	2300      	movs	r3, #0
 8012e9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012e9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012ea0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ea2:	f107 0308 	add.w	r3, r7, #8
 8012ea6:	4619      	mov	r1, r3
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	f7ff ff2f 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8012eae:	6878      	ldr	r0, [r7, #4]
 8012eb0:	f000 fb96 	bl	80135e0 <SDMMC_GetCmdError>
 8012eb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012eb6:	69fb      	ldr	r3, [r7, #28]
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	3720      	adds	r7, #32
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	bd80      	pop	{r7, pc}

08012ec0 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b088      	sub	sp, #32
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8012ec8:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8012ecc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8012ece:	2308      	movs	r3, #8
 8012ed0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012ed2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012ed6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012ed8:	2300      	movs	r3, #0
 8012eda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012edc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012ee0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ee2:	f107 0308 	add.w	r3, r7, #8
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f7ff ff0f 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8012eee:	6878      	ldr	r0, [r7, #4]
 8012ef0:	f000 fb28 	bl	8013544 <SDMMC_GetCmdResp7>
 8012ef4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012ef6:	69fb      	ldr	r3, [r7, #28]
}
 8012ef8:	4618      	mov	r0, r3
 8012efa:	3720      	adds	r7, #32
 8012efc:	46bd      	mov	sp, r7
 8012efe:	bd80      	pop	{r7, pc}

08012f00 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012f00:	b580      	push	{r7, lr}
 8012f02:	b088      	sub	sp, #32
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	6078      	str	r0, [r7, #4]
 8012f08:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8012f0a:	683b      	ldr	r3, [r7, #0]
 8012f0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8012f0e:	2337      	movs	r3, #55	@ 0x37
 8012f10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012f16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f18:	2300      	movs	r3, #0
 8012f1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012f20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f22:	f107 0308 	add.w	r3, r7, #8
 8012f26:	4619      	mov	r1, r3
 8012f28:	6878      	ldr	r0, [r7, #4]
 8012f2a:	f7ff feef 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8012f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012f32:	2137      	movs	r1, #55	@ 0x37
 8012f34:	6878      	ldr	r0, [r7, #4]
 8012f36:	f000 f911 	bl	801315c <SDMMC_GetCmdResp1>
 8012f3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f3c:	69fb      	ldr	r3, [r7, #28]
}
 8012f3e:	4618      	mov	r0, r3
 8012f40:	3720      	adds	r7, #32
 8012f42:	46bd      	mov	sp, r7
 8012f44:	bd80      	pop	{r7, pc}

08012f46 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012f46:	b580      	push	{r7, lr}
 8012f48:	b088      	sub	sp, #32
 8012f4a:	af00      	add	r7, sp, #0
 8012f4c:	6078      	str	r0, [r7, #4]
 8012f4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8012f50:	683b      	ldr	r3, [r7, #0]
 8012f52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8012f54:	2329      	movs	r3, #41	@ 0x29
 8012f56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012f5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012f66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f68:	f107 0308 	add.w	r3, r7, #8
 8012f6c:	4619      	mov	r1, r3
 8012f6e:	6878      	ldr	r0, [r7, #4]
 8012f70:	f7ff fecc 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	f000 fa2d 	bl	80133d4 <SDMMC_GetCmdResp3>
 8012f7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f7c:	69fb      	ldr	r3, [r7, #28]
}
 8012f7e:	4618      	mov	r0, r3
 8012f80:	3720      	adds	r7, #32
 8012f82:	46bd      	mov	sp, r7
 8012f84:	bd80      	pop	{r7, pc}

08012f86 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8012f86:	b580      	push	{r7, lr}
 8012f88:	b088      	sub	sp, #32
 8012f8a:	af00      	add	r7, sp, #0
 8012f8c:	6078      	str	r0, [r7, #4]
 8012f8e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8012f90:	683b      	ldr	r3, [r7, #0]
 8012f92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8012f94:	2306      	movs	r3, #6
 8012f96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012f9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012fa6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012fa8:	f107 0308 	add.w	r3, r7, #8
 8012fac:	4619      	mov	r1, r3
 8012fae:	6878      	ldr	r0, [r7, #4]
 8012fb0:	f7ff feac 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8012fb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012fb8:	2106      	movs	r1, #6
 8012fba:	6878      	ldr	r0, [r7, #4]
 8012fbc:	f000 f8ce 	bl	801315c <SDMMC_GetCmdResp1>
 8012fc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012fc2:	69fb      	ldr	r3, [r7, #28]
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	3720      	adds	r7, #32
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd80      	pop	{r7, pc}

08012fcc <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b088      	sub	sp, #32
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8012fd8:	2333      	movs	r3, #51	@ 0x33
 8012fda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012fe0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fe6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012fea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012fec:	f107 0308 	add.w	r3, r7, #8
 8012ff0:	4619      	mov	r1, r3
 8012ff2:	6878      	ldr	r0, [r7, #4]
 8012ff4:	f7ff fe8a 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8012ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012ffc:	2133      	movs	r1, #51	@ 0x33
 8012ffe:	6878      	ldr	r0, [r7, #4]
 8013000:	f000 f8ac 	bl	801315c <SDMMC_GetCmdResp1>
 8013004:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013006:	69fb      	ldr	r3, [r7, #28]
}
 8013008:	4618      	mov	r0, r3
 801300a:	3720      	adds	r7, #32
 801300c:	46bd      	mov	sp, r7
 801300e:	bd80      	pop	{r7, pc}

08013010 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b088      	sub	sp, #32
 8013014:	af00      	add	r7, sp, #0
 8013016:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8013018:	2300      	movs	r3, #0
 801301a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801301c:	2302      	movs	r3, #2
 801301e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013020:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8013024:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013026:	2300      	movs	r3, #0
 8013028:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801302a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801302e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013030:	f107 0308 	add.w	r3, r7, #8
 8013034:	4619      	mov	r1, r3
 8013036:	6878      	ldr	r0, [r7, #4]
 8013038:	f7ff fe68 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801303c:	6878      	ldr	r0, [r7, #4]
 801303e:	f000 f97f 	bl	8013340 <SDMMC_GetCmdResp2>
 8013042:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013044:	69fb      	ldr	r3, [r7, #28]
}
 8013046:	4618      	mov	r0, r3
 8013048:	3720      	adds	r7, #32
 801304a:	46bd      	mov	sp, r7
 801304c:	bd80      	pop	{r7, pc}

0801304e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801304e:	b580      	push	{r7, lr}
 8013050:	b088      	sub	sp, #32
 8013052:	af00      	add	r7, sp, #0
 8013054:	6078      	str	r0, [r7, #4]
 8013056:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8013058:	683b      	ldr	r3, [r7, #0]
 801305a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801305c:	2309      	movs	r3, #9
 801305e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013060:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8013064:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013066:	2300      	movs	r3, #0
 8013068:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801306a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801306e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013070:	f107 0308 	add.w	r3, r7, #8
 8013074:	4619      	mov	r1, r3
 8013076:	6878      	ldr	r0, [r7, #4]
 8013078:	f7ff fe48 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801307c:	6878      	ldr	r0, [r7, #4]
 801307e:	f000 f95f 	bl	8013340 <SDMMC_GetCmdResp2>
 8013082:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013084:	69fb      	ldr	r3, [r7, #28]
}
 8013086:	4618      	mov	r0, r3
 8013088:	3720      	adds	r7, #32
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}

0801308e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 801308e:	b580      	push	{r7, lr}
 8013090:	b088      	sub	sp, #32
 8013092:	af00      	add	r7, sp, #0
 8013094:	6078      	str	r0, [r7, #4]
 8013096:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8013098:	2300      	movs	r3, #0
 801309a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801309c:	2303      	movs	r3, #3
 801309e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80130a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130a6:	2300      	movs	r3, #0
 80130a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80130ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130b0:	f107 0308 	add.w	r3, r7, #8
 80130b4:	4619      	mov	r1, r3
 80130b6:	6878      	ldr	r0, [r7, #4]
 80130b8:	f7ff fe28 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80130bc:	683a      	ldr	r2, [r7, #0]
 80130be:	2103      	movs	r1, #3
 80130c0:	6878      	ldr	r0, [r7, #4]
 80130c2:	f000 f9c7 	bl	8013454 <SDMMC_GetCmdResp6>
 80130c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130c8:	69fb      	ldr	r3, [r7, #28]
}
 80130ca:	4618      	mov	r0, r3
 80130cc:	3720      	adds	r7, #32
 80130ce:	46bd      	mov	sp, r7
 80130d0:	bd80      	pop	{r7, pc}

080130d2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80130d2:	b580      	push	{r7, lr}
 80130d4:	b088      	sub	sp, #32
 80130d6:	af00      	add	r7, sp, #0
 80130d8:	6078      	str	r0, [r7, #4]
 80130da:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80130dc:	683b      	ldr	r3, [r7, #0]
 80130de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80130e0:	230d      	movs	r3, #13
 80130e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80130e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130ea:	2300      	movs	r3, #0
 80130ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80130f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130f4:	f107 0308 	add.w	r3, r7, #8
 80130f8:	4619      	mov	r1, r3
 80130fa:	6878      	ldr	r0, [r7, #4]
 80130fc:	f7ff fe06 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8013100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013104:	210d      	movs	r1, #13
 8013106:	6878      	ldr	r0, [r7, #4]
 8013108:	f000 f828 	bl	801315c <SDMMC_GetCmdResp1>
 801310c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801310e:	69fb      	ldr	r3, [r7, #28]
}
 8013110:	4618      	mov	r0, r3
 8013112:	3720      	adds	r7, #32
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}

08013118 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8013118:	b580      	push	{r7, lr}
 801311a:	b088      	sub	sp, #32
 801311c:	af00      	add	r7, sp, #0
 801311e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013120:	2300      	movs	r3, #0
 8013122:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8013124:	230d      	movs	r3, #13
 8013126:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013128:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801312c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801312e:	2300      	movs	r3, #0
 8013130:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013132:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013136:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013138:	f107 0308 	add.w	r3, r7, #8
 801313c:	4619      	mov	r1, r3
 801313e:	6878      	ldr	r0, [r7, #4]
 8013140:	f7ff fde4 	bl	8012d0c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8013144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013148:	210d      	movs	r1, #13
 801314a:	6878      	ldr	r0, [r7, #4]
 801314c:	f000 f806 	bl	801315c <SDMMC_GetCmdResp1>
 8013150:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013152:	69fb      	ldr	r3, [r7, #28]
}
 8013154:	4618      	mov	r0, r3
 8013156:	3720      	adds	r7, #32
 8013158:	46bd      	mov	sp, r7
 801315a:	bd80      	pop	{r7, pc}

0801315c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801315c:	b580      	push	{r7, lr}
 801315e:	b088      	sub	sp, #32
 8013160:	af00      	add	r7, sp, #0
 8013162:	60f8      	str	r0, [r7, #12]
 8013164:	460b      	mov	r3, r1
 8013166:	607a      	str	r2, [r7, #4]
 8013168:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801316a:	4b70      	ldr	r3, [pc, #448]	@ (801332c <SDMMC_GetCmdResp1+0x1d0>)
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	4a70      	ldr	r2, [pc, #448]	@ (8013330 <SDMMC_GetCmdResp1+0x1d4>)
 8013170:	fba2 2303 	umull	r2, r3, r2, r3
 8013174:	0a5a      	lsrs	r2, r3, #9
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	fb02 f303 	mul.w	r3, r2, r3
 801317c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801317e:	69fb      	ldr	r3, [r7, #28]
 8013180:	1e5a      	subs	r2, r3, #1
 8013182:	61fa      	str	r2, [r7, #28]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d102      	bne.n	801318e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013188:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801318c:	e0c9      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013192:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8013194:	69ba      	ldr	r2, [r7, #24]
 8013196:	4b67      	ldr	r3, [pc, #412]	@ (8013334 <SDMMC_GetCmdResp1+0x1d8>)
 8013198:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801319a:	2b00      	cmp	r3, #0
 801319c:	d0ef      	beq.n	801317e <SDMMC_GetCmdResp1+0x22>
 801319e:	69bb      	ldr	r3, [r7, #24]
 80131a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d1ea      	bne.n	801317e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80131ac:	f003 0304 	and.w	r3, r3, #4
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d004      	beq.n	80131be <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	2204      	movs	r2, #4
 80131b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80131ba:	2304      	movs	r3, #4
 80131bc:	e0b1      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80131c2:	f003 0301 	and.w	r3, r3, #1
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d004      	beq.n	80131d4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	2201      	movs	r2, #1
 80131ce:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80131d0:	2301      	movs	r3, #1
 80131d2:	e0a6      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	4a58      	ldr	r2, [pc, #352]	@ (8013338 <SDMMC_GetCmdResp1+0x1dc>)
 80131d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80131da:	68f8      	ldr	r0, [r7, #12]
 80131dc:	f7ff fdc0 	bl	8012d60 <SDMMC_GetCommandResponse>
 80131e0:	4603      	mov	r3, r0
 80131e2:	461a      	mov	r2, r3
 80131e4:	7afb      	ldrb	r3, [r7, #11]
 80131e6:	4293      	cmp	r3, r2
 80131e8:	d001      	beq.n	80131ee <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80131ea:	2301      	movs	r3, #1
 80131ec:	e099      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80131ee:	2100      	movs	r1, #0
 80131f0:	68f8      	ldr	r0, [r7, #12]
 80131f2:	f7ff fdc2 	bl	8012d7a <SDMMC_GetResponse>
 80131f6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80131f8:	697a      	ldr	r2, [r7, #20]
 80131fa:	4b50      	ldr	r3, [pc, #320]	@ (801333c <SDMMC_GetCmdResp1+0x1e0>)
 80131fc:	4013      	ands	r3, r2
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d101      	bne.n	8013206 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8013202:	2300      	movs	r3, #0
 8013204:	e08d      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8013206:	697b      	ldr	r3, [r7, #20]
 8013208:	2b00      	cmp	r3, #0
 801320a:	da02      	bge.n	8013212 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801320c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013210:	e087      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8013212:	697b      	ldr	r3, [r7, #20]
 8013214:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013218:	2b00      	cmp	r3, #0
 801321a:	d001      	beq.n	8013220 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801321c:	2340      	movs	r3, #64	@ 0x40
 801321e:	e080      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013220:	697b      	ldr	r3, [r7, #20]
 8013222:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013226:	2b00      	cmp	r3, #0
 8013228:	d001      	beq.n	801322e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801322a:	2380      	movs	r3, #128	@ 0x80
 801322c:	e079      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801322e:	697b      	ldr	r3, [r7, #20]
 8013230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013234:	2b00      	cmp	r3, #0
 8013236:	d002      	beq.n	801323e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013238:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801323c:	e071      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801323e:	697b      	ldr	r3, [r7, #20]
 8013240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013244:	2b00      	cmp	r3, #0
 8013246:	d002      	beq.n	801324e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801324c:	e069      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801324e:	697b      	ldr	r3, [r7, #20]
 8013250:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013254:	2b00      	cmp	r3, #0
 8013256:	d002      	beq.n	801325e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801325c:	e061      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801325e:	697b      	ldr	r3, [r7, #20]
 8013260:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013264:	2b00      	cmp	r3, #0
 8013266:	d002      	beq.n	801326e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013268:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801326c:	e059      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801326e:	697b      	ldr	r3, [r7, #20]
 8013270:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013274:	2b00      	cmp	r3, #0
 8013276:	d002      	beq.n	801327e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801327c:	e051      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801327e:	697b      	ldr	r3, [r7, #20]
 8013280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013284:	2b00      	cmp	r3, #0
 8013286:	d002      	beq.n	801328e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013288:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801328c:	e049      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801328e:	697b      	ldr	r3, [r7, #20]
 8013290:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013294:	2b00      	cmp	r3, #0
 8013296:	d002      	beq.n	801329e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013298:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801329c:	e041      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801329e:	697b      	ldr	r3, [r7, #20]
 80132a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d002      	beq.n	80132ae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80132a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80132ac:	e039      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80132ae:	697b      	ldr	r3, [r7, #20]
 80132b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d002      	beq.n	80132be <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80132b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80132bc:	e031      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80132be:	697b      	ldr	r3, [r7, #20]
 80132c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d002      	beq.n	80132ce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80132c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80132cc:	e029      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80132ce:	697b      	ldr	r3, [r7, #20]
 80132d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d002      	beq.n	80132de <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80132d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80132dc:	e021      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80132de:	697b      	ldr	r3, [r7, #20]
 80132e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d002      	beq.n	80132ee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80132e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80132ec:	e019      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80132ee:	697b      	ldr	r3, [r7, #20]
 80132f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d002      	beq.n	80132fe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80132f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80132fc:	e011      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80132fe:	697b      	ldr	r3, [r7, #20]
 8013300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013304:	2b00      	cmp	r3, #0
 8013306:	d002      	beq.n	801330e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013308:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 801330c:	e009      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801330e:	697b      	ldr	r3, [r7, #20]
 8013310:	f003 0308 	and.w	r3, r3, #8
 8013314:	2b00      	cmp	r3, #0
 8013316:	d002      	beq.n	801331e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013318:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 801331c:	e001      	b.n	8013322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801331e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013322:	4618      	mov	r0, r3
 8013324:	3720      	adds	r7, #32
 8013326:	46bd      	mov	sp, r7
 8013328:	bd80      	pop	{r7, pc}
 801332a:	bf00      	nop
 801332c:	24000000 	.word	0x24000000
 8013330:	10624dd3 	.word	0x10624dd3
 8013334:	00200045 	.word	0x00200045
 8013338:	002000c5 	.word	0x002000c5
 801333c:	fdffe008 	.word	0xfdffe008

08013340 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013340:	b480      	push	{r7}
 8013342:	b085      	sub	sp, #20
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013348:	4b1f      	ldr	r3, [pc, #124]	@ (80133c8 <SDMMC_GetCmdResp2+0x88>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	4a1f      	ldr	r2, [pc, #124]	@ (80133cc <SDMMC_GetCmdResp2+0x8c>)
 801334e:	fba2 2303 	umull	r2, r3, r2, r3
 8013352:	0a5b      	lsrs	r3, r3, #9
 8013354:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013358:	fb02 f303 	mul.w	r3, r2, r3
 801335c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	1e5a      	subs	r2, r3, #1
 8013362:	60fa      	str	r2, [r7, #12]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d102      	bne.n	801336e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013368:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801336c:	e026      	b.n	80133bc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013372:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013374:	68bb      	ldr	r3, [r7, #8]
 8013376:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801337a:	2b00      	cmp	r3, #0
 801337c:	d0ef      	beq.n	801335e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801337e:	68bb      	ldr	r3, [r7, #8]
 8013380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013384:	2b00      	cmp	r3, #0
 8013386:	d1ea      	bne.n	801335e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801338c:	f003 0304 	and.w	r3, r3, #4
 8013390:	2b00      	cmp	r3, #0
 8013392:	d004      	beq.n	801339e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	2204      	movs	r2, #4
 8013398:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801339a:	2304      	movs	r3, #4
 801339c:	e00e      	b.n	80133bc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133a2:	f003 0301 	and.w	r3, r3, #1
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d004      	beq.n	80133b4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2201      	movs	r2, #1
 80133ae:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80133b0:	2301      	movs	r3, #1
 80133b2:	e003      	b.n	80133bc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	4a06      	ldr	r2, [pc, #24]	@ (80133d0 <SDMMC_GetCmdResp2+0x90>)
 80133b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80133ba:	2300      	movs	r3, #0
}
 80133bc:	4618      	mov	r0, r3
 80133be:	3714      	adds	r7, #20
 80133c0:	46bd      	mov	sp, r7
 80133c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c6:	4770      	bx	lr
 80133c8:	24000000 	.word	0x24000000
 80133cc:	10624dd3 	.word	0x10624dd3
 80133d0:	002000c5 	.word	0x002000c5

080133d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80133d4:	b480      	push	{r7}
 80133d6:	b085      	sub	sp, #20
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80133dc:	4b1a      	ldr	r3, [pc, #104]	@ (8013448 <SDMMC_GetCmdResp3+0x74>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	4a1a      	ldr	r2, [pc, #104]	@ (801344c <SDMMC_GetCmdResp3+0x78>)
 80133e2:	fba2 2303 	umull	r2, r3, r2, r3
 80133e6:	0a5b      	lsrs	r3, r3, #9
 80133e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80133ec:	fb02 f303 	mul.w	r3, r2, r3
 80133f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	1e5a      	subs	r2, r3, #1
 80133f6:	60fa      	str	r2, [r7, #12]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d102      	bne.n	8013402 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80133fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013400:	e01b      	b.n	801343a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013406:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013408:	68bb      	ldr	r3, [r7, #8]
 801340a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801340e:	2b00      	cmp	r3, #0
 8013410:	d0ef      	beq.n	80133f2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013412:	68bb      	ldr	r3, [r7, #8]
 8013414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013418:	2b00      	cmp	r3, #0
 801341a:	d1ea      	bne.n	80133f2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013420:	f003 0304 	and.w	r3, r3, #4
 8013424:	2b00      	cmp	r3, #0
 8013426:	d004      	beq.n	8013432 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	2204      	movs	r2, #4
 801342c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801342e:	2304      	movs	r3, #4
 8013430:	e003      	b.n	801343a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	4a06      	ldr	r2, [pc, #24]	@ (8013450 <SDMMC_GetCmdResp3+0x7c>)
 8013436:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013438:	2300      	movs	r3, #0
}
 801343a:	4618      	mov	r0, r3
 801343c:	3714      	adds	r7, #20
 801343e:	46bd      	mov	sp, r7
 8013440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013444:	4770      	bx	lr
 8013446:	bf00      	nop
 8013448:	24000000 	.word	0x24000000
 801344c:	10624dd3 	.word	0x10624dd3
 8013450:	002000c5 	.word	0x002000c5

08013454 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b088      	sub	sp, #32
 8013458:	af00      	add	r7, sp, #0
 801345a:	60f8      	str	r0, [r7, #12]
 801345c:	460b      	mov	r3, r1
 801345e:	607a      	str	r2, [r7, #4]
 8013460:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013462:	4b35      	ldr	r3, [pc, #212]	@ (8013538 <SDMMC_GetCmdResp6+0xe4>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	4a35      	ldr	r2, [pc, #212]	@ (801353c <SDMMC_GetCmdResp6+0xe8>)
 8013468:	fba2 2303 	umull	r2, r3, r2, r3
 801346c:	0a5b      	lsrs	r3, r3, #9
 801346e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013472:	fb02 f303 	mul.w	r3, r2, r3
 8013476:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013478:	69fb      	ldr	r3, [r7, #28]
 801347a:	1e5a      	subs	r2, r3, #1
 801347c:	61fa      	str	r2, [r7, #28]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d102      	bne.n	8013488 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013482:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013486:	e052      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801348c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801348e:	69bb      	ldr	r3, [r7, #24]
 8013490:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013494:	2b00      	cmp	r3, #0
 8013496:	d0ef      	beq.n	8013478 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013498:	69bb      	ldr	r3, [r7, #24]
 801349a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d1ea      	bne.n	8013478 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80134a6:	f003 0304 	and.w	r3, r3, #4
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d004      	beq.n	80134b8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	2204      	movs	r2, #4
 80134b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80134b4:	2304      	movs	r3, #4
 80134b6:	e03a      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80134bc:	f003 0301 	and.w	r3, r3, #1
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d004      	beq.n	80134ce <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	2201      	movs	r2, #1
 80134c8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80134ca:	2301      	movs	r3, #1
 80134cc:	e02f      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80134ce:	68f8      	ldr	r0, [r7, #12]
 80134d0:	f7ff fc46 	bl	8012d60 <SDMMC_GetCommandResponse>
 80134d4:	4603      	mov	r3, r0
 80134d6:	461a      	mov	r2, r3
 80134d8:	7afb      	ldrb	r3, [r7, #11]
 80134da:	4293      	cmp	r3, r2
 80134dc:	d001      	beq.n	80134e2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80134de:	2301      	movs	r3, #1
 80134e0:	e025      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	4a16      	ldr	r2, [pc, #88]	@ (8013540 <SDMMC_GetCmdResp6+0xec>)
 80134e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80134e8:	2100      	movs	r1, #0
 80134ea:	68f8      	ldr	r0, [r7, #12]
 80134ec:	f7ff fc45 	bl	8012d7a <SDMMC_GetResponse>
 80134f0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80134f2:	697b      	ldr	r3, [r7, #20]
 80134f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d106      	bne.n	801350a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80134fc:	697b      	ldr	r3, [r7, #20]
 80134fe:	0c1b      	lsrs	r3, r3, #16
 8013500:	b29a      	uxth	r2, r3
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8013506:	2300      	movs	r3, #0
 8013508:	e011      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801350a:	697b      	ldr	r3, [r7, #20]
 801350c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013510:	2b00      	cmp	r3, #0
 8013512:	d002      	beq.n	801351a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013518:	e009      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801351a:	697b      	ldr	r3, [r7, #20]
 801351c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013520:	2b00      	cmp	r3, #0
 8013522:	d002      	beq.n	801352a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013528:	e001      	b.n	801352e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801352a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801352e:	4618      	mov	r0, r3
 8013530:	3720      	adds	r7, #32
 8013532:	46bd      	mov	sp, r7
 8013534:	bd80      	pop	{r7, pc}
 8013536:	bf00      	nop
 8013538:	24000000 	.word	0x24000000
 801353c:	10624dd3 	.word	0x10624dd3
 8013540:	002000c5 	.word	0x002000c5

08013544 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013544:	b480      	push	{r7}
 8013546:	b085      	sub	sp, #20
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801354c:	4b22      	ldr	r3, [pc, #136]	@ (80135d8 <SDMMC_GetCmdResp7+0x94>)
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	4a22      	ldr	r2, [pc, #136]	@ (80135dc <SDMMC_GetCmdResp7+0x98>)
 8013552:	fba2 2303 	umull	r2, r3, r2, r3
 8013556:	0a5b      	lsrs	r3, r3, #9
 8013558:	f241 3288 	movw	r2, #5000	@ 0x1388
 801355c:	fb02 f303 	mul.w	r3, r2, r3
 8013560:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	1e5a      	subs	r2, r3, #1
 8013566:	60fa      	str	r2, [r7, #12]
 8013568:	2b00      	cmp	r3, #0
 801356a:	d102      	bne.n	8013572 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801356c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013570:	e02c      	b.n	80135cc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013576:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013578:	68bb      	ldr	r3, [r7, #8]
 801357a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801357e:	2b00      	cmp	r3, #0
 8013580:	d0ef      	beq.n	8013562 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013582:	68bb      	ldr	r3, [r7, #8]
 8013584:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013588:	2b00      	cmp	r3, #0
 801358a:	d1ea      	bne.n	8013562 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013590:	f003 0304 	and.w	r3, r3, #4
 8013594:	2b00      	cmp	r3, #0
 8013596:	d004      	beq.n	80135a2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	2204      	movs	r2, #4
 801359c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801359e:	2304      	movs	r3, #4
 80135a0:	e014      	b.n	80135cc <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135a6:	f003 0301 	and.w	r3, r3, #1
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d004      	beq.n	80135b8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	2201      	movs	r2, #1
 80135b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135b4:	2301      	movs	r3, #1
 80135b6:	e009      	b.n	80135cc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d002      	beq.n	80135ca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	2240      	movs	r2, #64	@ 0x40
 80135c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80135ca:	2300      	movs	r3, #0

}
 80135cc:	4618      	mov	r0, r3
 80135ce:	3714      	adds	r7, #20
 80135d0:	46bd      	mov	sp, r7
 80135d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d6:	4770      	bx	lr
 80135d8:	24000000 	.word	0x24000000
 80135dc:	10624dd3 	.word	0x10624dd3

080135e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80135e0:	b480      	push	{r7}
 80135e2:	b085      	sub	sp, #20
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80135e8:	4b11      	ldr	r3, [pc, #68]	@ (8013630 <SDMMC_GetCmdError+0x50>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	4a11      	ldr	r2, [pc, #68]	@ (8013634 <SDMMC_GetCmdError+0x54>)
 80135ee:	fba2 2303 	umull	r2, r3, r2, r3
 80135f2:	0a5b      	lsrs	r3, r3, #9
 80135f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80135f8:	fb02 f303 	mul.w	r3, r2, r3
 80135fc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	1e5a      	subs	r2, r3, #1
 8013602:	60fa      	str	r2, [r7, #12]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d102      	bne.n	801360e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013608:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801360c:	e009      	b.n	8013622 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013616:	2b00      	cmp	r3, #0
 8013618:	d0f1      	beq.n	80135fe <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	4a06      	ldr	r2, [pc, #24]	@ (8013638 <SDMMC_GetCmdError+0x58>)
 801361e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8013620:	2300      	movs	r3, #0
}
 8013622:	4618      	mov	r0, r3
 8013624:	3714      	adds	r7, #20
 8013626:	46bd      	mov	sp, r7
 8013628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801362c:	4770      	bx	lr
 801362e:	bf00      	nop
 8013630:	24000000 	.word	0x24000000
 8013634:	10624dd3 	.word	0x10624dd3
 8013638:	002000c5 	.word	0x002000c5

0801363c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801363c:	b084      	sub	sp, #16
 801363e:	b580      	push	{r7, lr}
 8013640:	b084      	sub	sp, #16
 8013642:	af00      	add	r7, sp, #0
 8013644:	6078      	str	r0, [r7, #4]
 8013646:	f107 001c 	add.w	r0, r7, #28
 801364a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801364e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013652:	2b01      	cmp	r3, #1
 8013654:	d121      	bne.n	801369a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801365a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	68da      	ldr	r2, [r3, #12]
 8013666:	4b2c      	ldr	r3, [pc, #176]	@ (8013718 <USB_CoreInit+0xdc>)
 8013668:	4013      	ands	r3, r2
 801366a:	687a      	ldr	r2, [r7, #4]
 801366c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	68db      	ldr	r3, [r3, #12]
 8013672:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801367a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801367e:	2b01      	cmp	r3, #1
 8013680:	d105      	bne.n	801368e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	68db      	ldr	r3, [r3, #12]
 8013686:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	f000 fde8 	bl	8014264 <USB_CoreReset>
 8013694:	4603      	mov	r3, r0
 8013696:	73fb      	strb	r3, [r7, #15]
 8013698:	e01b      	b.n	80136d2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	68db      	ldr	r3, [r3, #12]
 801369e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80136a6:	6878      	ldr	r0, [r7, #4]
 80136a8:	f000 fddc 	bl	8014264 <USB_CoreReset>
 80136ac:	4603      	mov	r3, r0
 80136ae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80136b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d106      	bne.n	80136c6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80136c4:	e005      	b.n	80136d2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80136d2:	7fbb      	ldrb	r3, [r7, #30]
 80136d4:	2b01      	cmp	r3, #1
 80136d6:	d116      	bne.n	8013706 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80136dc:	b29a      	uxth	r2, r3
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80136e6:	4b0d      	ldr	r3, [pc, #52]	@ (801371c <USB_CoreInit+0xe0>)
 80136e8:	4313      	orrs	r3, r2
 80136ea:	687a      	ldr	r2, [r7, #4]
 80136ec:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	689b      	ldr	r3, [r3, #8]
 80136f2:	f043 0206 	orr.w	r2, r3, #6
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	689b      	ldr	r3, [r3, #8]
 80136fe:	f043 0220 	orr.w	r2, r3, #32
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013706:	7bfb      	ldrb	r3, [r7, #15]
}
 8013708:	4618      	mov	r0, r3
 801370a:	3710      	adds	r7, #16
 801370c:	46bd      	mov	sp, r7
 801370e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013712:	b004      	add	sp, #16
 8013714:	4770      	bx	lr
 8013716:	bf00      	nop
 8013718:	ffbdffbf 	.word	0xffbdffbf
 801371c:	03ee0000 	.word	0x03ee0000

08013720 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013720:	b480      	push	{r7}
 8013722:	b087      	sub	sp, #28
 8013724:	af00      	add	r7, sp, #0
 8013726:	60f8      	str	r0, [r7, #12]
 8013728:	60b9      	str	r1, [r7, #8]
 801372a:	4613      	mov	r3, r2
 801372c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801372e:	79fb      	ldrb	r3, [r7, #7]
 8013730:	2b02      	cmp	r3, #2
 8013732:	d165      	bne.n	8013800 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013734:	68bb      	ldr	r3, [r7, #8]
 8013736:	4a41      	ldr	r2, [pc, #260]	@ (801383c <USB_SetTurnaroundTime+0x11c>)
 8013738:	4293      	cmp	r3, r2
 801373a:	d906      	bls.n	801374a <USB_SetTurnaroundTime+0x2a>
 801373c:	68bb      	ldr	r3, [r7, #8]
 801373e:	4a40      	ldr	r2, [pc, #256]	@ (8013840 <USB_SetTurnaroundTime+0x120>)
 8013740:	4293      	cmp	r3, r2
 8013742:	d202      	bcs.n	801374a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013744:	230f      	movs	r3, #15
 8013746:	617b      	str	r3, [r7, #20]
 8013748:	e062      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801374a:	68bb      	ldr	r3, [r7, #8]
 801374c:	4a3c      	ldr	r2, [pc, #240]	@ (8013840 <USB_SetTurnaroundTime+0x120>)
 801374e:	4293      	cmp	r3, r2
 8013750:	d306      	bcc.n	8013760 <USB_SetTurnaroundTime+0x40>
 8013752:	68bb      	ldr	r3, [r7, #8]
 8013754:	4a3b      	ldr	r2, [pc, #236]	@ (8013844 <USB_SetTurnaroundTime+0x124>)
 8013756:	4293      	cmp	r3, r2
 8013758:	d202      	bcs.n	8013760 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801375a:	230e      	movs	r3, #14
 801375c:	617b      	str	r3, [r7, #20]
 801375e:	e057      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013760:	68bb      	ldr	r3, [r7, #8]
 8013762:	4a38      	ldr	r2, [pc, #224]	@ (8013844 <USB_SetTurnaroundTime+0x124>)
 8013764:	4293      	cmp	r3, r2
 8013766:	d306      	bcc.n	8013776 <USB_SetTurnaroundTime+0x56>
 8013768:	68bb      	ldr	r3, [r7, #8]
 801376a:	4a37      	ldr	r2, [pc, #220]	@ (8013848 <USB_SetTurnaroundTime+0x128>)
 801376c:	4293      	cmp	r3, r2
 801376e:	d202      	bcs.n	8013776 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013770:	230d      	movs	r3, #13
 8013772:	617b      	str	r3, [r7, #20]
 8013774:	e04c      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013776:	68bb      	ldr	r3, [r7, #8]
 8013778:	4a33      	ldr	r2, [pc, #204]	@ (8013848 <USB_SetTurnaroundTime+0x128>)
 801377a:	4293      	cmp	r3, r2
 801377c:	d306      	bcc.n	801378c <USB_SetTurnaroundTime+0x6c>
 801377e:	68bb      	ldr	r3, [r7, #8]
 8013780:	4a32      	ldr	r2, [pc, #200]	@ (801384c <USB_SetTurnaroundTime+0x12c>)
 8013782:	4293      	cmp	r3, r2
 8013784:	d802      	bhi.n	801378c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013786:	230c      	movs	r3, #12
 8013788:	617b      	str	r3, [r7, #20]
 801378a:	e041      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801378c:	68bb      	ldr	r3, [r7, #8]
 801378e:	4a2f      	ldr	r2, [pc, #188]	@ (801384c <USB_SetTurnaroundTime+0x12c>)
 8013790:	4293      	cmp	r3, r2
 8013792:	d906      	bls.n	80137a2 <USB_SetTurnaroundTime+0x82>
 8013794:	68bb      	ldr	r3, [r7, #8]
 8013796:	4a2e      	ldr	r2, [pc, #184]	@ (8013850 <USB_SetTurnaroundTime+0x130>)
 8013798:	4293      	cmp	r3, r2
 801379a:	d802      	bhi.n	80137a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801379c:	230b      	movs	r3, #11
 801379e:	617b      	str	r3, [r7, #20]
 80137a0:	e036      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80137a2:	68bb      	ldr	r3, [r7, #8]
 80137a4:	4a2a      	ldr	r2, [pc, #168]	@ (8013850 <USB_SetTurnaroundTime+0x130>)
 80137a6:	4293      	cmp	r3, r2
 80137a8:	d906      	bls.n	80137b8 <USB_SetTurnaroundTime+0x98>
 80137aa:	68bb      	ldr	r3, [r7, #8]
 80137ac:	4a29      	ldr	r2, [pc, #164]	@ (8013854 <USB_SetTurnaroundTime+0x134>)
 80137ae:	4293      	cmp	r3, r2
 80137b0:	d802      	bhi.n	80137b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80137b2:	230a      	movs	r3, #10
 80137b4:	617b      	str	r3, [r7, #20]
 80137b6:	e02b      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80137b8:	68bb      	ldr	r3, [r7, #8]
 80137ba:	4a26      	ldr	r2, [pc, #152]	@ (8013854 <USB_SetTurnaroundTime+0x134>)
 80137bc:	4293      	cmp	r3, r2
 80137be:	d906      	bls.n	80137ce <USB_SetTurnaroundTime+0xae>
 80137c0:	68bb      	ldr	r3, [r7, #8]
 80137c2:	4a25      	ldr	r2, [pc, #148]	@ (8013858 <USB_SetTurnaroundTime+0x138>)
 80137c4:	4293      	cmp	r3, r2
 80137c6:	d202      	bcs.n	80137ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80137c8:	2309      	movs	r3, #9
 80137ca:	617b      	str	r3, [r7, #20]
 80137cc:	e020      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80137ce:	68bb      	ldr	r3, [r7, #8]
 80137d0:	4a21      	ldr	r2, [pc, #132]	@ (8013858 <USB_SetTurnaroundTime+0x138>)
 80137d2:	4293      	cmp	r3, r2
 80137d4:	d306      	bcc.n	80137e4 <USB_SetTurnaroundTime+0xc4>
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	4a20      	ldr	r2, [pc, #128]	@ (801385c <USB_SetTurnaroundTime+0x13c>)
 80137da:	4293      	cmp	r3, r2
 80137dc:	d802      	bhi.n	80137e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80137de:	2308      	movs	r3, #8
 80137e0:	617b      	str	r3, [r7, #20]
 80137e2:	e015      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80137e4:	68bb      	ldr	r3, [r7, #8]
 80137e6:	4a1d      	ldr	r2, [pc, #116]	@ (801385c <USB_SetTurnaroundTime+0x13c>)
 80137e8:	4293      	cmp	r3, r2
 80137ea:	d906      	bls.n	80137fa <USB_SetTurnaroundTime+0xda>
 80137ec:	68bb      	ldr	r3, [r7, #8]
 80137ee:	4a1c      	ldr	r2, [pc, #112]	@ (8013860 <USB_SetTurnaroundTime+0x140>)
 80137f0:	4293      	cmp	r3, r2
 80137f2:	d202      	bcs.n	80137fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80137f4:	2307      	movs	r3, #7
 80137f6:	617b      	str	r3, [r7, #20]
 80137f8:	e00a      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80137fa:	2306      	movs	r3, #6
 80137fc:	617b      	str	r3, [r7, #20]
 80137fe:	e007      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013800:	79fb      	ldrb	r3, [r7, #7]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d102      	bne.n	801380c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013806:	2309      	movs	r3, #9
 8013808:	617b      	str	r3, [r7, #20]
 801380a:	e001      	b.n	8013810 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801380c:	2309      	movs	r3, #9
 801380e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	68db      	ldr	r3, [r3, #12]
 8013814:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	68da      	ldr	r2, [r3, #12]
 8013820:	697b      	ldr	r3, [r7, #20]
 8013822:	029b      	lsls	r3, r3, #10
 8013824:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013828:	431a      	orrs	r2, r3
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801382e:	2300      	movs	r3, #0
}
 8013830:	4618      	mov	r0, r3
 8013832:	371c      	adds	r7, #28
 8013834:	46bd      	mov	sp, r7
 8013836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801383a:	4770      	bx	lr
 801383c:	00d8acbf 	.word	0x00d8acbf
 8013840:	00e4e1c0 	.word	0x00e4e1c0
 8013844:	00f42400 	.word	0x00f42400
 8013848:	01067380 	.word	0x01067380
 801384c:	011a499f 	.word	0x011a499f
 8013850:	01312cff 	.word	0x01312cff
 8013854:	014ca43f 	.word	0x014ca43f
 8013858:	016e3600 	.word	0x016e3600
 801385c:	01a6ab1f 	.word	0x01a6ab1f
 8013860:	01e84800 	.word	0x01e84800

08013864 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013864:	b480      	push	{r7}
 8013866:	b083      	sub	sp, #12
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	689b      	ldr	r3, [r3, #8]
 8013870:	f023 0201 	bic.w	r2, r3, #1
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013878:	2300      	movs	r3, #0
}
 801387a:	4618      	mov	r0, r3
 801387c:	370c      	adds	r7, #12
 801387e:	46bd      	mov	sp, r7
 8013880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013884:	4770      	bx	lr

08013886 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013886:	b580      	push	{r7, lr}
 8013888:	b084      	sub	sp, #16
 801388a:	af00      	add	r7, sp, #0
 801388c:	6078      	str	r0, [r7, #4]
 801388e:	460b      	mov	r3, r1
 8013890:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013892:	2300      	movs	r3, #0
 8013894:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	68db      	ldr	r3, [r3, #12]
 801389a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80138a2:	78fb      	ldrb	r3, [r7, #3]
 80138a4:	2b01      	cmp	r3, #1
 80138a6:	d115      	bne.n	80138d4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	68db      	ldr	r3, [r3, #12]
 80138ac:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80138b4:	200a      	movs	r0, #10
 80138b6:	f7ee fea7 	bl	8002608 <HAL_Delay>
      ms += 10U;
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	330a      	adds	r3, #10
 80138be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80138c0:	6878      	ldr	r0, [r7, #4]
 80138c2:	f000 fc3e 	bl	8014142 <USB_GetMode>
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b01      	cmp	r3, #1
 80138ca:	d01e      	beq.n	801390a <USB_SetCurrentMode+0x84>
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80138d0:	d9f0      	bls.n	80138b4 <USB_SetCurrentMode+0x2e>
 80138d2:	e01a      	b.n	801390a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80138d4:	78fb      	ldrb	r3, [r7, #3]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d115      	bne.n	8013906 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	68db      	ldr	r3, [r3, #12]
 80138de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80138e6:	200a      	movs	r0, #10
 80138e8:	f7ee fe8e 	bl	8002608 <HAL_Delay>
      ms += 10U;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	330a      	adds	r3, #10
 80138f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80138f2:	6878      	ldr	r0, [r7, #4]
 80138f4:	f000 fc25 	bl	8014142 <USB_GetMode>
 80138f8:	4603      	mov	r3, r0
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d005      	beq.n	801390a <USB_SetCurrentMode+0x84>
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	2bc7      	cmp	r3, #199	@ 0xc7
 8013902:	d9f0      	bls.n	80138e6 <USB_SetCurrentMode+0x60>
 8013904:	e001      	b.n	801390a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013906:	2301      	movs	r3, #1
 8013908:	e005      	b.n	8013916 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	2bc8      	cmp	r3, #200	@ 0xc8
 801390e:	d101      	bne.n	8013914 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013910:	2301      	movs	r3, #1
 8013912:	e000      	b.n	8013916 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013914:	2300      	movs	r3, #0
}
 8013916:	4618      	mov	r0, r3
 8013918:	3710      	adds	r7, #16
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
	...

08013920 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013920:	b084      	sub	sp, #16
 8013922:	b580      	push	{r7, lr}
 8013924:	b086      	sub	sp, #24
 8013926:	af00      	add	r7, sp, #0
 8013928:	6078      	str	r0, [r7, #4]
 801392a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801392e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013932:	2300      	movs	r3, #0
 8013934:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801393a:	2300      	movs	r3, #0
 801393c:	613b      	str	r3, [r7, #16]
 801393e:	e009      	b.n	8013954 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013940:	687a      	ldr	r2, [r7, #4]
 8013942:	693b      	ldr	r3, [r7, #16]
 8013944:	3340      	adds	r3, #64	@ 0x40
 8013946:	009b      	lsls	r3, r3, #2
 8013948:	4413      	add	r3, r2
 801394a:	2200      	movs	r2, #0
 801394c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801394e:	693b      	ldr	r3, [r7, #16]
 8013950:	3301      	adds	r3, #1
 8013952:	613b      	str	r3, [r7, #16]
 8013954:	693b      	ldr	r3, [r7, #16]
 8013956:	2b0e      	cmp	r3, #14
 8013958:	d9f2      	bls.n	8013940 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801395a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801395e:	2b00      	cmp	r3, #0
 8013960:	d11c      	bne.n	801399c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013968:	685b      	ldr	r3, [r3, #4]
 801396a:	68fa      	ldr	r2, [r7, #12]
 801396c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013970:	f043 0302 	orr.w	r3, r3, #2
 8013974:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801397a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	601a      	str	r2, [r3, #0]
 801399a:	e005      	b.n	80139a8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80139ae:	461a      	mov	r2, r3
 80139b0:	2300      	movs	r3, #0
 80139b2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80139b4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80139b8:	2b01      	cmp	r3, #1
 80139ba:	d10d      	bne.n	80139d8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80139bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d104      	bne.n	80139ce <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80139c4:	2100      	movs	r1, #0
 80139c6:	6878      	ldr	r0, [r7, #4]
 80139c8:	f000 f968 	bl	8013c9c <USB_SetDevSpeed>
 80139cc:	e008      	b.n	80139e0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80139ce:	2101      	movs	r1, #1
 80139d0:	6878      	ldr	r0, [r7, #4]
 80139d2:	f000 f963 	bl	8013c9c <USB_SetDevSpeed>
 80139d6:	e003      	b.n	80139e0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80139d8:	2103      	movs	r1, #3
 80139da:	6878      	ldr	r0, [r7, #4]
 80139dc:	f000 f95e 	bl	8013c9c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80139e0:	2110      	movs	r1, #16
 80139e2:	6878      	ldr	r0, [r7, #4]
 80139e4:	f000 f8fa 	bl	8013bdc <USB_FlushTxFifo>
 80139e8:	4603      	mov	r3, r0
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d001      	beq.n	80139f2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80139ee:	2301      	movs	r3, #1
 80139f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80139f2:	6878      	ldr	r0, [r7, #4]
 80139f4:	f000 f924 	bl	8013c40 <USB_FlushRxFifo>
 80139f8:	4603      	mov	r3, r0
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d001      	beq.n	8013a02 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80139fe:	2301      	movs	r3, #1
 8013a00:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013a08:	461a      	mov	r2, r3
 8013a0a:	2300      	movs	r3, #0
 8013a0c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013a14:	461a      	mov	r2, r3
 8013a16:	2300      	movs	r3, #0
 8013a18:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013a20:	461a      	mov	r2, r3
 8013a22:	2300      	movs	r3, #0
 8013a24:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013a26:	2300      	movs	r3, #0
 8013a28:	613b      	str	r3, [r7, #16]
 8013a2a:	e043      	b.n	8013ab4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013a2c:	693b      	ldr	r3, [r7, #16]
 8013a2e:	015a      	lsls	r2, r3, #5
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	4413      	add	r3, r2
 8013a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013a3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013a42:	d118      	bne.n	8013a76 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8013a44:	693b      	ldr	r3, [r7, #16]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d10a      	bne.n	8013a60 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013a4a:	693b      	ldr	r3, [r7, #16]
 8013a4c:	015a      	lsls	r2, r3, #5
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	4413      	add	r3, r2
 8013a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013a56:	461a      	mov	r2, r3
 8013a58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013a5c:	6013      	str	r3, [r2, #0]
 8013a5e:	e013      	b.n	8013a88 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013a60:	693b      	ldr	r3, [r7, #16]
 8013a62:	015a      	lsls	r2, r3, #5
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	4413      	add	r3, r2
 8013a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013a6c:	461a      	mov	r2, r3
 8013a6e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013a72:	6013      	str	r3, [r2, #0]
 8013a74:	e008      	b.n	8013a88 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013a76:	693b      	ldr	r3, [r7, #16]
 8013a78:	015a      	lsls	r2, r3, #5
 8013a7a:	68fb      	ldr	r3, [r7, #12]
 8013a7c:	4413      	add	r3, r2
 8013a7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013a82:	461a      	mov	r2, r3
 8013a84:	2300      	movs	r3, #0
 8013a86:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013a88:	693b      	ldr	r3, [r7, #16]
 8013a8a:	015a      	lsls	r2, r3, #5
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	4413      	add	r3, r2
 8013a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013a94:	461a      	mov	r2, r3
 8013a96:	2300      	movs	r3, #0
 8013a98:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013a9a:	693b      	ldr	r3, [r7, #16]
 8013a9c:	015a      	lsls	r2, r3, #5
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	4413      	add	r3, r2
 8013aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013aa6:	461a      	mov	r2, r3
 8013aa8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013aac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013aae:	693b      	ldr	r3, [r7, #16]
 8013ab0:	3301      	adds	r3, #1
 8013ab2:	613b      	str	r3, [r7, #16]
 8013ab4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013ab8:	461a      	mov	r2, r3
 8013aba:	693b      	ldr	r3, [r7, #16]
 8013abc:	4293      	cmp	r3, r2
 8013abe:	d3b5      	bcc.n	8013a2c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	613b      	str	r3, [r7, #16]
 8013ac4:	e043      	b.n	8013b4e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013ac6:	693b      	ldr	r3, [r7, #16]
 8013ac8:	015a      	lsls	r2, r3, #5
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	4413      	add	r3, r2
 8013ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013ad2:	681b      	ldr	r3, [r3, #0]
 8013ad4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013adc:	d118      	bne.n	8013b10 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8013ade:	693b      	ldr	r3, [r7, #16]
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d10a      	bne.n	8013afa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013ae4:	693b      	ldr	r3, [r7, #16]
 8013ae6:	015a      	lsls	r2, r3, #5
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	4413      	add	r3, r2
 8013aec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013af0:	461a      	mov	r2, r3
 8013af2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013af6:	6013      	str	r3, [r2, #0]
 8013af8:	e013      	b.n	8013b22 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013afa:	693b      	ldr	r3, [r7, #16]
 8013afc:	015a      	lsls	r2, r3, #5
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	4413      	add	r3, r2
 8013b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013b06:	461a      	mov	r2, r3
 8013b08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013b0c:	6013      	str	r3, [r2, #0]
 8013b0e:	e008      	b.n	8013b22 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013b10:	693b      	ldr	r3, [r7, #16]
 8013b12:	015a      	lsls	r2, r3, #5
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	4413      	add	r3, r2
 8013b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013b1c:	461a      	mov	r2, r3
 8013b1e:	2300      	movs	r3, #0
 8013b20:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	015a      	lsls	r2, r3, #5
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	4413      	add	r3, r2
 8013b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013b2e:	461a      	mov	r2, r3
 8013b30:	2300      	movs	r3, #0
 8013b32:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013b34:	693b      	ldr	r3, [r7, #16]
 8013b36:	015a      	lsls	r2, r3, #5
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	4413      	add	r3, r2
 8013b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013b40:	461a      	mov	r2, r3
 8013b42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013b46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013b48:	693b      	ldr	r3, [r7, #16]
 8013b4a:	3301      	adds	r3, #1
 8013b4c:	613b      	str	r3, [r7, #16]
 8013b4e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013b52:	461a      	mov	r2, r3
 8013b54:	693b      	ldr	r3, [r7, #16]
 8013b56:	4293      	cmp	r3, r2
 8013b58:	d3b5      	bcc.n	8013ac6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013b60:	691b      	ldr	r3, [r3, #16]
 8013b62:	68fa      	ldr	r2, [r7, #12]
 8013b64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013b6c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	2200      	movs	r2, #0
 8013b72:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8013b7a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013b7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d105      	bne.n	8013b90 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	699b      	ldr	r3, [r3, #24]
 8013b88:	f043 0210 	orr.w	r2, r3, #16
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	699a      	ldr	r2, [r3, #24]
 8013b94:	4b0f      	ldr	r3, [pc, #60]	@ (8013bd4 <USB_DevInit+0x2b4>)
 8013b96:	4313      	orrs	r3, r2
 8013b98:	687a      	ldr	r2, [r7, #4]
 8013b9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013b9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d005      	beq.n	8013bb0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	699b      	ldr	r3, [r3, #24]
 8013ba8:	f043 0208 	orr.w	r2, r3, #8
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013bb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013bb4:	2b01      	cmp	r3, #1
 8013bb6:	d105      	bne.n	8013bc4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	699a      	ldr	r2, [r3, #24]
 8013bbc:	4b06      	ldr	r3, [pc, #24]	@ (8013bd8 <USB_DevInit+0x2b8>)
 8013bbe:	4313      	orrs	r3, r2
 8013bc0:	687a      	ldr	r2, [r7, #4]
 8013bc2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013bc6:	4618      	mov	r0, r3
 8013bc8:	3718      	adds	r7, #24
 8013bca:	46bd      	mov	sp, r7
 8013bcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013bd0:	b004      	add	sp, #16
 8013bd2:	4770      	bx	lr
 8013bd4:	803c3800 	.word	0x803c3800
 8013bd8:	40000004 	.word	0x40000004

08013bdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013bdc:	b480      	push	{r7}
 8013bde:	b085      	sub	sp, #20
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	6078      	str	r0, [r7, #4]
 8013be4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013be6:	2300      	movs	r3, #0
 8013be8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	3301      	adds	r3, #1
 8013bee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013bf6:	d901      	bls.n	8013bfc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013bf8:	2303      	movs	r3, #3
 8013bfa:	e01b      	b.n	8013c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	691b      	ldr	r3, [r3, #16]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	daf2      	bge.n	8013bea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013c04:	2300      	movs	r3, #0
 8013c06:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013c08:	683b      	ldr	r3, [r7, #0]
 8013c0a:	019b      	lsls	r3, r3, #6
 8013c0c:	f043 0220 	orr.w	r2, r3, #32
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	3301      	adds	r3, #1
 8013c18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013c20:	d901      	bls.n	8013c26 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013c22:	2303      	movs	r3, #3
 8013c24:	e006      	b.n	8013c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	691b      	ldr	r3, [r3, #16]
 8013c2a:	f003 0320 	and.w	r3, r3, #32
 8013c2e:	2b20      	cmp	r3, #32
 8013c30:	d0f0      	beq.n	8013c14 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013c32:	2300      	movs	r3, #0
}
 8013c34:	4618      	mov	r0, r3
 8013c36:	3714      	adds	r7, #20
 8013c38:	46bd      	mov	sp, r7
 8013c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c3e:	4770      	bx	lr

08013c40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013c40:	b480      	push	{r7}
 8013c42:	b085      	sub	sp, #20
 8013c44:	af00      	add	r7, sp, #0
 8013c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013c48:	2300      	movs	r3, #0
 8013c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	3301      	adds	r3, #1
 8013c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013c58:	d901      	bls.n	8013c5e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013c5a:	2303      	movs	r3, #3
 8013c5c:	e018      	b.n	8013c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	691b      	ldr	r3, [r3, #16]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	daf2      	bge.n	8013c4c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013c66:	2300      	movs	r3, #0
 8013c68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	2210      	movs	r2, #16
 8013c6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	3301      	adds	r3, #1
 8013c74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013c7c:	d901      	bls.n	8013c82 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013c7e:	2303      	movs	r3, #3
 8013c80:	e006      	b.n	8013c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	691b      	ldr	r3, [r3, #16]
 8013c86:	f003 0310 	and.w	r3, r3, #16
 8013c8a:	2b10      	cmp	r3, #16
 8013c8c:	d0f0      	beq.n	8013c70 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	3714      	adds	r7, #20
 8013c94:	46bd      	mov	sp, r7
 8013c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9a:	4770      	bx	lr

08013c9c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b085      	sub	sp, #20
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	460b      	mov	r3, r1
 8013ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013cb2:	681a      	ldr	r2, [r3, #0]
 8013cb4:	78fb      	ldrb	r3, [r7, #3]
 8013cb6:	68f9      	ldr	r1, [r7, #12]
 8013cb8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013cbc:	4313      	orrs	r3, r2
 8013cbe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013cc0:	2300      	movs	r3, #0
}
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	3714      	adds	r7, #20
 8013cc6:	46bd      	mov	sp, r7
 8013cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ccc:	4770      	bx	lr

08013cce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8013cce:	b480      	push	{r7}
 8013cd0:	b087      	sub	sp, #28
 8013cd2:	af00      	add	r7, sp, #0
 8013cd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ce0:	689b      	ldr	r3, [r3, #8]
 8013ce2:	f003 0306 	and.w	r3, r3, #6
 8013ce6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8013ce8:	68fb      	ldr	r3, [r7, #12]
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d102      	bne.n	8013cf4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8013cee:	2300      	movs	r3, #0
 8013cf0:	75fb      	strb	r3, [r7, #23]
 8013cf2:	e00a      	b.n	8013d0a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	2b02      	cmp	r3, #2
 8013cf8:	d002      	beq.n	8013d00 <USB_GetDevSpeed+0x32>
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2b06      	cmp	r3, #6
 8013cfe:	d102      	bne.n	8013d06 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013d00:	2302      	movs	r3, #2
 8013d02:	75fb      	strb	r3, [r7, #23]
 8013d04:	e001      	b.n	8013d0a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8013d06:	230f      	movs	r3, #15
 8013d08:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8013d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	371c      	adds	r7, #28
 8013d10:	46bd      	mov	sp, r7
 8013d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d16:	4770      	bx	lr

08013d18 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013d18:	b480      	push	{r7}
 8013d1a:	b087      	sub	sp, #28
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
 8013d20:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013d22:	2300      	movs	r3, #0
 8013d24:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8013d26:	2300      	movs	r3, #0
 8013d28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013d2e:	683b      	ldr	r3, [r7, #0]
 8013d30:	785b      	ldrb	r3, [r3, #1]
 8013d32:	2b01      	cmp	r3, #1
 8013d34:	d14a      	bne.n	8013dcc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013d36:	683b      	ldr	r3, [r7, #0]
 8013d38:	781b      	ldrb	r3, [r3, #0]
 8013d3a:	015a      	lsls	r2, r3, #5
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	4413      	add	r3, r2
 8013d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013d4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013d4e:	f040 8086 	bne.w	8013e5e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	781b      	ldrb	r3, [r3, #0]
 8013d56:	015a      	lsls	r2, r3, #5
 8013d58:	693b      	ldr	r3, [r7, #16]
 8013d5a:	4413      	add	r3, r2
 8013d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	683a      	ldr	r2, [r7, #0]
 8013d64:	7812      	ldrb	r2, [r2, #0]
 8013d66:	0151      	lsls	r1, r2, #5
 8013d68:	693a      	ldr	r2, [r7, #16]
 8013d6a:	440a      	add	r2, r1
 8013d6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8013d70:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8013d74:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8013d76:	683b      	ldr	r3, [r7, #0]
 8013d78:	781b      	ldrb	r3, [r3, #0]
 8013d7a:	015a      	lsls	r2, r3, #5
 8013d7c:	693b      	ldr	r3, [r7, #16]
 8013d7e:	4413      	add	r3, r2
 8013d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	683a      	ldr	r2, [r7, #0]
 8013d88:	7812      	ldrb	r2, [r2, #0]
 8013d8a:	0151      	lsls	r1, r2, #5
 8013d8c:	693a      	ldr	r2, [r7, #16]
 8013d8e:	440a      	add	r2, r1
 8013d90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8013d94:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013d98:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	3301      	adds	r3, #1
 8013d9e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8013da6:	4293      	cmp	r3, r2
 8013da8:	d902      	bls.n	8013db0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8013daa:	2301      	movs	r3, #1
 8013dac:	75fb      	strb	r3, [r7, #23]
          break;
 8013dae:	e056      	b.n	8013e5e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8013db0:	683b      	ldr	r3, [r7, #0]
 8013db2:	781b      	ldrb	r3, [r3, #0]
 8013db4:	015a      	lsls	r2, r3, #5
 8013db6:	693b      	ldr	r3, [r7, #16]
 8013db8:	4413      	add	r3, r2
 8013dba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013dc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013dc8:	d0e7      	beq.n	8013d9a <USB_EPStopXfer+0x82>
 8013dca:	e048      	b.n	8013e5e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013dcc:	683b      	ldr	r3, [r7, #0]
 8013dce:	781b      	ldrb	r3, [r3, #0]
 8013dd0:	015a      	lsls	r2, r3, #5
 8013dd2:	693b      	ldr	r3, [r7, #16]
 8013dd4:	4413      	add	r3, r2
 8013dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013de0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013de4:	d13b      	bne.n	8013e5e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	781b      	ldrb	r3, [r3, #0]
 8013dea:	015a      	lsls	r2, r3, #5
 8013dec:	693b      	ldr	r3, [r7, #16]
 8013dee:	4413      	add	r3, r2
 8013df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	683a      	ldr	r2, [r7, #0]
 8013df8:	7812      	ldrb	r2, [r2, #0]
 8013dfa:	0151      	lsls	r1, r2, #5
 8013dfc:	693a      	ldr	r2, [r7, #16]
 8013dfe:	440a      	add	r2, r1
 8013e00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8013e04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8013e08:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8013e0a:	683b      	ldr	r3, [r7, #0]
 8013e0c:	781b      	ldrb	r3, [r3, #0]
 8013e0e:	015a      	lsls	r2, r3, #5
 8013e10:	693b      	ldr	r3, [r7, #16]
 8013e12:	4413      	add	r3, r2
 8013e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	683a      	ldr	r2, [r7, #0]
 8013e1c:	7812      	ldrb	r2, [r2, #0]
 8013e1e:	0151      	lsls	r1, r2, #5
 8013e20:	693a      	ldr	r2, [r7, #16]
 8013e22:	440a      	add	r2, r1
 8013e24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8013e28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013e2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	3301      	adds	r3, #1
 8013e32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	f242 7210 	movw	r2, #10000	@ 0x2710
 8013e3a:	4293      	cmp	r3, r2
 8013e3c:	d902      	bls.n	8013e44 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8013e3e:	2301      	movs	r3, #1
 8013e40:	75fb      	strb	r3, [r7, #23]
          break;
 8013e42:	e00c      	b.n	8013e5e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8013e44:	683b      	ldr	r3, [r7, #0]
 8013e46:	781b      	ldrb	r3, [r3, #0]
 8013e48:	015a      	lsls	r2, r3, #5
 8013e4a:	693b      	ldr	r3, [r7, #16]
 8013e4c:	4413      	add	r3, r2
 8013e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013e58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013e5c:	d0e7      	beq.n	8013e2e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8013e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	371c      	adds	r7, #28
 8013e64:	46bd      	mov	sp, r7
 8013e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e6a:	4770      	bx	lr

08013e6c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8013e6c:	b480      	push	{r7}
 8013e6e:	b089      	sub	sp, #36	@ 0x24
 8013e70:	af00      	add	r7, sp, #0
 8013e72:	60f8      	str	r0, [r7, #12]
 8013e74:	60b9      	str	r1, [r7, #8]
 8013e76:	4611      	mov	r1, r2
 8013e78:	461a      	mov	r2, r3
 8013e7a:	460b      	mov	r3, r1
 8013e7c:	71fb      	strb	r3, [r7, #7]
 8013e7e:	4613      	mov	r3, r2
 8013e80:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013e86:	68bb      	ldr	r3, [r7, #8]
 8013e88:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8013e8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	d123      	bne.n	8013eda <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8013e92:	88bb      	ldrh	r3, [r7, #4]
 8013e94:	3303      	adds	r3, #3
 8013e96:	089b      	lsrs	r3, r3, #2
 8013e98:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	61bb      	str	r3, [r7, #24]
 8013e9e:	e018      	b.n	8013ed2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013ea0:	79fb      	ldrb	r3, [r7, #7]
 8013ea2:	031a      	lsls	r2, r3, #12
 8013ea4:	697b      	ldr	r3, [r7, #20]
 8013ea6:	4413      	add	r3, r2
 8013ea8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013eac:	461a      	mov	r2, r3
 8013eae:	69fb      	ldr	r3, [r7, #28]
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013eb4:	69fb      	ldr	r3, [r7, #28]
 8013eb6:	3301      	adds	r3, #1
 8013eb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013eba:	69fb      	ldr	r3, [r7, #28]
 8013ebc:	3301      	adds	r3, #1
 8013ebe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013ec0:	69fb      	ldr	r3, [r7, #28]
 8013ec2:	3301      	adds	r3, #1
 8013ec4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013ec6:	69fb      	ldr	r3, [r7, #28]
 8013ec8:	3301      	adds	r3, #1
 8013eca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013ecc:	69bb      	ldr	r3, [r7, #24]
 8013ece:	3301      	adds	r3, #1
 8013ed0:	61bb      	str	r3, [r7, #24]
 8013ed2:	69ba      	ldr	r2, [r7, #24]
 8013ed4:	693b      	ldr	r3, [r7, #16]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d3e2      	bcc.n	8013ea0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8013eda:	2300      	movs	r3, #0
}
 8013edc:	4618      	mov	r0, r3
 8013ede:	3724      	adds	r7, #36	@ 0x24
 8013ee0:	46bd      	mov	sp, r7
 8013ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee6:	4770      	bx	lr

08013ee8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8013ee8:	b480      	push	{r7}
 8013eea:	b08b      	sub	sp, #44	@ 0x2c
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	60f8      	str	r0, [r7, #12]
 8013ef0:	60b9      	str	r1, [r7, #8]
 8013ef2:	4613      	mov	r3, r2
 8013ef4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8013efa:	68bb      	ldr	r3, [r7, #8]
 8013efc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013efe:	88fb      	ldrh	r3, [r7, #6]
 8013f00:	089b      	lsrs	r3, r3, #2
 8013f02:	b29b      	uxth	r3, r3
 8013f04:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8013f06:	88fb      	ldrh	r3, [r7, #6]
 8013f08:	f003 0303 	and.w	r3, r3, #3
 8013f0c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013f0e:	2300      	movs	r3, #0
 8013f10:	623b      	str	r3, [r7, #32]
 8013f12:	e014      	b.n	8013f3e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013f14:	69bb      	ldr	r3, [r7, #24]
 8013f16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013f1a:	681a      	ldr	r2, [r3, #0]
 8013f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f1e:	601a      	str	r2, [r3, #0]
    pDest++;
 8013f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f22:	3301      	adds	r3, #1
 8013f24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f28:	3301      	adds	r3, #1
 8013f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f2e:	3301      	adds	r3, #1
 8013f30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f34:	3301      	adds	r3, #1
 8013f36:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8013f38:	6a3b      	ldr	r3, [r7, #32]
 8013f3a:	3301      	adds	r3, #1
 8013f3c:	623b      	str	r3, [r7, #32]
 8013f3e:	6a3a      	ldr	r2, [r7, #32]
 8013f40:	697b      	ldr	r3, [r7, #20]
 8013f42:	429a      	cmp	r2, r3
 8013f44:	d3e6      	bcc.n	8013f14 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013f46:	8bfb      	ldrh	r3, [r7, #30]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d01e      	beq.n	8013f8a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013f4c:	2300      	movs	r3, #0
 8013f4e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013f50:	69bb      	ldr	r3, [r7, #24]
 8013f52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013f56:	461a      	mov	r2, r3
 8013f58:	f107 0310 	add.w	r3, r7, #16
 8013f5c:	6812      	ldr	r2, [r2, #0]
 8013f5e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013f60:	693a      	ldr	r2, [r7, #16]
 8013f62:	6a3b      	ldr	r3, [r7, #32]
 8013f64:	b2db      	uxtb	r3, r3
 8013f66:	00db      	lsls	r3, r3, #3
 8013f68:	fa22 f303 	lsr.w	r3, r2, r3
 8013f6c:	b2da      	uxtb	r2, r3
 8013f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f70:	701a      	strb	r2, [r3, #0]
      i++;
 8013f72:	6a3b      	ldr	r3, [r7, #32]
 8013f74:	3301      	adds	r3, #1
 8013f76:	623b      	str	r3, [r7, #32]
      pDest++;
 8013f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f7a:	3301      	adds	r3, #1
 8013f7c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8013f7e:	8bfb      	ldrh	r3, [r7, #30]
 8013f80:	3b01      	subs	r3, #1
 8013f82:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013f84:	8bfb      	ldrh	r3, [r7, #30]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d1ea      	bne.n	8013f60 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013f8c:	4618      	mov	r0, r3
 8013f8e:	372c      	adds	r7, #44	@ 0x2c
 8013f90:	46bd      	mov	sp, r7
 8013f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f96:	4770      	bx	lr

08013f98 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8013f98:	b480      	push	{r7}
 8013f9a:	b085      	sub	sp, #20
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	68fa      	ldr	r2, [r7, #12]
 8013fae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8013fb2:	f023 0303 	bic.w	r3, r3, #3
 8013fb6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013fbe:	685b      	ldr	r3, [r3, #4]
 8013fc0:	68fa      	ldr	r2, [r7, #12]
 8013fc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013fc6:	f043 0302 	orr.w	r3, r3, #2
 8013fca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013fcc:	2300      	movs	r3, #0
}
 8013fce:	4618      	mov	r0, r3
 8013fd0:	3714      	adds	r7, #20
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd8:	4770      	bx	lr

08013fda <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8013fda:	b480      	push	{r7}
 8013fdc:	b085      	sub	sp, #20
 8013fde:	af00      	add	r7, sp, #0
 8013fe0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	695b      	ldr	r3, [r3, #20]
 8013fe6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	699b      	ldr	r3, [r3, #24]
 8013fec:	68fa      	ldr	r2, [r7, #12]
 8013fee:	4013      	ands	r3, r2
 8013ff0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013ff2:	68fb      	ldr	r3, [r7, #12]
}
 8013ff4:	4618      	mov	r0, r3
 8013ff6:	3714      	adds	r7, #20
 8013ff8:	46bd      	mov	sp, r7
 8013ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ffe:	4770      	bx	lr

08014000 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8014000:	b480      	push	{r7}
 8014002:	b085      	sub	sp, #20
 8014004:	af00      	add	r7, sp, #0
 8014006:	6078      	str	r0, [r7, #4]
 8014008:	460b      	mov	r3, r1
 801400a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8014010:	78fb      	ldrb	r3, [r7, #3]
 8014012:	015a      	lsls	r2, r3, #5
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	4413      	add	r3, r2
 8014018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801401c:	689b      	ldr	r3, [r3, #8]
 801401e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8014020:	78fb      	ldrb	r3, [r7, #3]
 8014022:	015a      	lsls	r2, r3, #5
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	4413      	add	r3, r2
 8014028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801402c:	68db      	ldr	r3, [r3, #12]
 801402e:	68ba      	ldr	r2, [r7, #8]
 8014030:	4013      	ands	r3, r2
 8014032:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014034:	68bb      	ldr	r3, [r7, #8]
}
 8014036:	4618      	mov	r0, r3
 8014038:	3714      	adds	r7, #20
 801403a:	46bd      	mov	sp, r7
 801403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014040:	4770      	bx	lr

08014042 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014042:	b480      	push	{r7}
 8014044:	b085      	sub	sp, #20
 8014046:	af00      	add	r7, sp, #0
 8014048:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014054:	699b      	ldr	r3, [r3, #24]
 8014056:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801405e:	69db      	ldr	r3, [r3, #28]
 8014060:	68ba      	ldr	r2, [r7, #8]
 8014062:	4013      	ands	r3, r2
 8014064:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014066:	68bb      	ldr	r3, [r7, #8]
 8014068:	0c1b      	lsrs	r3, r3, #16
}
 801406a:	4618      	mov	r0, r3
 801406c:	3714      	adds	r7, #20
 801406e:	46bd      	mov	sp, r7
 8014070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014074:	4770      	bx	lr

08014076 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014076:	b480      	push	{r7}
 8014078:	b085      	sub	sp, #20
 801407a:	af00      	add	r7, sp, #0
 801407c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014088:	699b      	ldr	r3, [r3, #24]
 801408a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014092:	69db      	ldr	r3, [r3, #28]
 8014094:	68ba      	ldr	r2, [r7, #8]
 8014096:	4013      	ands	r3, r2
 8014098:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801409a:	68bb      	ldr	r3, [r7, #8]
 801409c:	b29b      	uxth	r3, r3
}
 801409e:	4618      	mov	r0, r3
 80140a0:	3714      	adds	r7, #20
 80140a2:	46bd      	mov	sp, r7
 80140a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a8:	4770      	bx	lr

080140aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80140aa:	b480      	push	{r7}
 80140ac:	b085      	sub	sp, #20
 80140ae:	af00      	add	r7, sp, #0
 80140b0:	6078      	str	r0, [r7, #4]
 80140b2:	460b      	mov	r3, r1
 80140b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80140ba:	78fb      	ldrb	r3, [r7, #3]
 80140bc:	015a      	lsls	r2, r3, #5
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	4413      	add	r3, r2
 80140c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80140c6:	689b      	ldr	r3, [r3, #8]
 80140c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140d0:	695b      	ldr	r3, [r3, #20]
 80140d2:	68ba      	ldr	r2, [r7, #8]
 80140d4:	4013      	ands	r3, r2
 80140d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80140d8:	68bb      	ldr	r3, [r7, #8]
}
 80140da:	4618      	mov	r0, r3
 80140dc:	3714      	adds	r7, #20
 80140de:	46bd      	mov	sp, r7
 80140e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140e4:	4770      	bx	lr

080140e6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80140e6:	b480      	push	{r7}
 80140e8:	b087      	sub	sp, #28
 80140ea:	af00      	add	r7, sp, #0
 80140ec:	6078      	str	r0, [r7, #4]
 80140ee:	460b      	mov	r3, r1
 80140f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80140f6:	697b      	ldr	r3, [r7, #20]
 80140f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140fc:	691b      	ldr	r3, [r3, #16]
 80140fe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014100:	697b      	ldr	r3, [r7, #20]
 8014102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014108:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801410a:	78fb      	ldrb	r3, [r7, #3]
 801410c:	f003 030f 	and.w	r3, r3, #15
 8014110:	68fa      	ldr	r2, [r7, #12]
 8014112:	fa22 f303 	lsr.w	r3, r2, r3
 8014116:	01db      	lsls	r3, r3, #7
 8014118:	b2db      	uxtb	r3, r3
 801411a:	693a      	ldr	r2, [r7, #16]
 801411c:	4313      	orrs	r3, r2
 801411e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014120:	78fb      	ldrb	r3, [r7, #3]
 8014122:	015a      	lsls	r2, r3, #5
 8014124:	697b      	ldr	r3, [r7, #20]
 8014126:	4413      	add	r3, r2
 8014128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801412c:	689b      	ldr	r3, [r3, #8]
 801412e:	693a      	ldr	r2, [r7, #16]
 8014130:	4013      	ands	r3, r2
 8014132:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014134:	68bb      	ldr	r3, [r7, #8]
}
 8014136:	4618      	mov	r0, r3
 8014138:	371c      	adds	r7, #28
 801413a:	46bd      	mov	sp, r7
 801413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014140:	4770      	bx	lr

08014142 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8014142:	b480      	push	{r7}
 8014144:	b083      	sub	sp, #12
 8014146:	af00      	add	r7, sp, #0
 8014148:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	695b      	ldr	r3, [r3, #20]
 801414e:	f003 0301 	and.w	r3, r3, #1
}
 8014152:	4618      	mov	r0, r3
 8014154:	370c      	adds	r7, #12
 8014156:	46bd      	mov	sp, r7
 8014158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415c:	4770      	bx	lr
	...

08014160 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8014160:	b480      	push	{r7}
 8014162:	b085      	sub	sp, #20
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014172:	681a      	ldr	r2, [r3, #0]
 8014174:	68fb      	ldr	r3, [r7, #12]
 8014176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801417a:	4619      	mov	r1, r3
 801417c:	4b09      	ldr	r3, [pc, #36]	@ (80141a4 <USB_ActivateSetup+0x44>)
 801417e:	4013      	ands	r3, r2
 8014180:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014182:	68fb      	ldr	r3, [r7, #12]
 8014184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014188:	685b      	ldr	r3, [r3, #4]
 801418a:	68fa      	ldr	r2, [r7, #12]
 801418c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014194:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014196:	2300      	movs	r3, #0
}
 8014198:	4618      	mov	r0, r3
 801419a:	3714      	adds	r7, #20
 801419c:	46bd      	mov	sp, r7
 801419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141a2:	4770      	bx	lr
 80141a4:	fffff800 	.word	0xfffff800

080141a8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80141a8:	b480      	push	{r7}
 80141aa:	b087      	sub	sp, #28
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	60f8      	str	r0, [r7, #12]
 80141b0:	460b      	mov	r3, r1
 80141b2:	607a      	str	r2, [r7, #4]
 80141b4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	333c      	adds	r3, #60	@ 0x3c
 80141be:	3304      	adds	r3, #4
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80141c4:	693b      	ldr	r3, [r7, #16]
 80141c6:	4a26      	ldr	r2, [pc, #152]	@ (8014260 <USB_EP0_OutStart+0xb8>)
 80141c8:	4293      	cmp	r3, r2
 80141ca:	d90a      	bls.n	80141e2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80141cc:	697b      	ldr	r3, [r7, #20]
 80141ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80141d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80141dc:	d101      	bne.n	80141e2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80141de:	2300      	movs	r3, #0
 80141e0:	e037      	b.n	8014252 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80141e2:	697b      	ldr	r3, [r7, #20]
 80141e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141e8:	461a      	mov	r2, r3
 80141ea:	2300      	movs	r3, #0
 80141ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80141ee:	697b      	ldr	r3, [r7, #20]
 80141f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141f4:	691b      	ldr	r3, [r3, #16]
 80141f6:	697a      	ldr	r2, [r7, #20]
 80141f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80141fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014200:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014202:	697b      	ldr	r3, [r7, #20]
 8014204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014208:	691b      	ldr	r3, [r3, #16]
 801420a:	697a      	ldr	r2, [r7, #20]
 801420c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014210:	f043 0318 	orr.w	r3, r3, #24
 8014214:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014216:	697b      	ldr	r3, [r7, #20]
 8014218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801421c:	691b      	ldr	r3, [r3, #16]
 801421e:	697a      	ldr	r2, [r7, #20]
 8014220:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014224:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8014228:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801422a:	7afb      	ldrb	r3, [r7, #11]
 801422c:	2b01      	cmp	r3, #1
 801422e:	d10f      	bne.n	8014250 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014230:	697b      	ldr	r3, [r7, #20]
 8014232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014236:	461a      	mov	r2, r3
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801423c:	697b      	ldr	r3, [r7, #20]
 801423e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	697a      	ldr	r2, [r7, #20]
 8014246:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801424a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801424e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014250:	2300      	movs	r3, #0
}
 8014252:	4618      	mov	r0, r3
 8014254:	371c      	adds	r7, #28
 8014256:	46bd      	mov	sp, r7
 8014258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425c:	4770      	bx	lr
 801425e:	bf00      	nop
 8014260:	4f54300a 	.word	0x4f54300a

08014264 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014264:	b480      	push	{r7}
 8014266:	b085      	sub	sp, #20
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801426c:	2300      	movs	r3, #0
 801426e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	3301      	adds	r3, #1
 8014274:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801427c:	d901      	bls.n	8014282 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801427e:	2303      	movs	r3, #3
 8014280:	e01b      	b.n	80142ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	691b      	ldr	r3, [r3, #16]
 8014286:	2b00      	cmp	r3, #0
 8014288:	daf2      	bge.n	8014270 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801428a:	2300      	movs	r3, #0
 801428c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	691b      	ldr	r3, [r3, #16]
 8014292:	f043 0201 	orr.w	r2, r3, #1
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	3301      	adds	r3, #1
 801429e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142a0:	68fb      	ldr	r3, [r7, #12]
 80142a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142a6:	d901      	bls.n	80142ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80142a8:	2303      	movs	r3, #3
 80142aa:	e006      	b.n	80142ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	691b      	ldr	r3, [r3, #16]
 80142b0:	f003 0301 	and.w	r3, r3, #1
 80142b4:	2b01      	cmp	r3, #1
 80142b6:	d0f0      	beq.n	801429a <USB_CoreReset+0x36>

  return HAL_OK;
 80142b8:	2300      	movs	r3, #0
}
 80142ba:	4618      	mov	r0, r3
 80142bc:	3714      	adds	r7, #20
 80142be:	46bd      	mov	sp, r7
 80142c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c4:	4770      	bx	lr
	...

080142c8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80142c8:	b084      	sub	sp, #16
 80142ca:	b580      	push	{r7, lr}
 80142cc:	b086      	sub	sp, #24
 80142ce:	af00      	add	r7, sp, #0
 80142d0:	6078      	str	r0, [r7, #4]
 80142d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80142d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80142da:	2300      	movs	r3, #0
 80142dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80142e8:	461a      	mov	r2, r3
 80142ea:	2300      	movs	r3, #0
 80142ec:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142f2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	68db      	ldr	r3, [r3, #12]
 801430a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801430e:	2b00      	cmp	r3, #0
 8014310:	d119      	bne.n	8014346 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8014312:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014316:	2b01      	cmp	r3, #1
 8014318:	d10a      	bne.n	8014330 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	68fa      	ldr	r2, [r7, #12]
 8014324:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8014328:	f043 0304 	orr.w	r3, r3, #4
 801432c:	6013      	str	r3, [r2, #0]
 801432e:	e014      	b.n	801435a <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	68fa      	ldr	r2, [r7, #12]
 801433a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801433e:	f023 0304 	bic.w	r3, r3, #4
 8014342:	6013      	str	r3, [r2, #0]
 8014344:	e009      	b.n	801435a <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	68fa      	ldr	r2, [r7, #12]
 8014350:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8014354:	f023 0304 	bic.w	r3, r3, #4
 8014358:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801435a:	2110      	movs	r1, #16
 801435c:	6878      	ldr	r0, [r7, #4]
 801435e:	f7ff fc3d 	bl	8013bdc <USB_FlushTxFifo>
 8014362:	4603      	mov	r3, r0
 8014364:	2b00      	cmp	r3, #0
 8014366:	d001      	beq.n	801436c <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8014368:	2301      	movs	r3, #1
 801436a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801436c:	6878      	ldr	r0, [r7, #4]
 801436e:	f7ff fc67 	bl	8013c40 <USB_FlushRxFifo>
 8014372:	4603      	mov	r3, r0
 8014374:	2b00      	cmp	r3, #0
 8014376:	d001      	beq.n	801437c <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 8014378:	2301      	movs	r3, #1
 801437a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 801437c:	2300      	movs	r3, #0
 801437e:	613b      	str	r3, [r7, #16]
 8014380:	e015      	b.n	80143ae <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8014382:	693b      	ldr	r3, [r7, #16]
 8014384:	015a      	lsls	r2, r3, #5
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	4413      	add	r3, r2
 801438a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801438e:	461a      	mov	r2, r3
 8014390:	f04f 33ff 	mov.w	r3, #4294967295
 8014394:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8014396:	693b      	ldr	r3, [r7, #16]
 8014398:	015a      	lsls	r2, r3, #5
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	4413      	add	r3, r2
 801439e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80143a2:	461a      	mov	r2, r3
 80143a4:	2300      	movs	r3, #0
 80143a6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80143a8:	693b      	ldr	r3, [r7, #16]
 80143aa:	3301      	adds	r3, #1
 80143ac:	613b      	str	r3, [r7, #16]
 80143ae:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80143b2:	461a      	mov	r2, r3
 80143b4:	693b      	ldr	r3, [r7, #16]
 80143b6:	4293      	cmp	r3, r2
 80143b8:	d3e3      	bcc.n	8014382 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	2200      	movs	r2, #0
 80143be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	f04f 32ff 	mov.w	r2, #4294967295
 80143c6:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80143ce:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	4a0f      	ldr	r2, [pc, #60]	@ (8014410 <USB_HostInit+0x148>)
 80143d4:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	4a0e      	ldr	r2, [pc, #56]	@ (8014414 <USB_HostInit+0x14c>)
 80143da:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80143de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d105      	bne.n	80143f2 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	699b      	ldr	r3, [r3, #24]
 80143ea:	f043 0210 	orr.w	r2, r3, #16
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	699a      	ldr	r2, [r3, #24]
 80143f6:	4b08      	ldr	r3, [pc, #32]	@ (8014418 <USB_HostInit+0x150>)
 80143f8:	4313      	orrs	r3, r2
 80143fa:	687a      	ldr	r2, [r7, #4]
 80143fc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80143fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8014400:	4618      	mov	r0, r3
 8014402:	3718      	adds	r7, #24
 8014404:	46bd      	mov	sp, r7
 8014406:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801440a:	b004      	add	sp, #16
 801440c:	4770      	bx	lr
 801440e:	bf00      	nop
 8014410:	01000200 	.word	0x01000200
 8014414:	00e00300 	.word	0x00e00300
 8014418:	a3200008 	.word	0xa3200008

0801441c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 801441c:	b480      	push	{r7}
 801441e:	b085      	sub	sp, #20
 8014420:	af00      	add	r7, sp, #0
 8014422:	6078      	str	r0, [r7, #4]
 8014424:	460b      	mov	r3, r1
 8014426:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	68fa      	ldr	r2, [r7, #12]
 8014436:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801443a:	f023 0303 	bic.w	r3, r3, #3
 801443e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014446:	681a      	ldr	r2, [r3, #0]
 8014448:	78fb      	ldrb	r3, [r7, #3]
 801444a:	f003 0303 	and.w	r3, r3, #3
 801444e:	68f9      	ldr	r1, [r7, #12]
 8014450:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8014454:	4313      	orrs	r3, r2
 8014456:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8014458:	78fb      	ldrb	r3, [r7, #3]
 801445a:	2b01      	cmp	r3, #1
 801445c:	d107      	bne.n	801446e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014464:	461a      	mov	r2, r3
 8014466:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801446a:	6053      	str	r3, [r2, #4]
 801446c:	e00c      	b.n	8014488 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 801446e:	78fb      	ldrb	r3, [r7, #3]
 8014470:	2b02      	cmp	r3, #2
 8014472:	d107      	bne.n	8014484 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801447a:	461a      	mov	r2, r3
 801447c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8014480:	6053      	str	r3, [r2, #4]
 8014482:	e001      	b.n	8014488 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8014484:	2301      	movs	r3, #1
 8014486:	e000      	b.n	801448a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8014488:	2300      	movs	r3, #0
}
 801448a:	4618      	mov	r0, r3
 801448c:	3714      	adds	r7, #20
 801448e:	46bd      	mov	sp, r7
 8014490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014494:	4770      	bx	lr

08014496 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014496:	b480      	push	{r7}
 8014498:	b085      	sub	sp, #20
 801449a:	af00      	add	r7, sp, #0
 801449c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80144a8:	695b      	ldr	r3, [r3, #20]
 80144aa:	b29b      	uxth	r3, r3
}
 80144ac:	4618      	mov	r0, r3
 80144ae:	3714      	adds	r7, #20
 80144b0:	46bd      	mov	sp, r7
 80144b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b6:	4770      	bx	lr

080144b8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80144b8:	b480      	push	{r7}
 80144ba:	b089      	sub	sp, #36	@ 0x24
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
 80144c0:	460b      	mov	r3, r1
 80144c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80144c8:	78fb      	ldrb	r3, [r7, #3]
 80144ca:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80144cc:	2300      	movs	r3, #0
 80144ce:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80144d0:	69bb      	ldr	r3, [r7, #24]
 80144d2:	015a      	lsls	r2, r3, #5
 80144d4:	69fb      	ldr	r3, [r7, #28]
 80144d6:	4413      	add	r3, r2
 80144d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	0c9b      	lsrs	r3, r3, #18
 80144e0:	f003 0303 	and.w	r3, r3, #3
 80144e4:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80144e6:	69bb      	ldr	r3, [r7, #24]
 80144e8:	015a      	lsls	r2, r3, #5
 80144ea:	69fb      	ldr	r3, [r7, #28]
 80144ec:	4413      	add	r3, r2
 80144ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80144f2:	681b      	ldr	r3, [r3, #0]
 80144f4:	0fdb      	lsrs	r3, r3, #31
 80144f6:	f003 0301 	and.w	r3, r3, #1
 80144fa:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80144fc:	69bb      	ldr	r3, [r7, #24]
 80144fe:	015a      	lsls	r2, r3, #5
 8014500:	69fb      	ldr	r3, [r7, #28]
 8014502:	4413      	add	r3, r2
 8014504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014508:	685b      	ldr	r3, [r3, #4]
 801450a:	0fdb      	lsrs	r3, r3, #31
 801450c:	f003 0301 	and.w	r3, r3, #1
 8014510:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	689b      	ldr	r3, [r3, #8]
 8014516:	f003 0320 	and.w	r3, r3, #32
 801451a:	2b20      	cmp	r3, #32
 801451c:	d10d      	bne.n	801453a <USB_HC_Halt+0x82>
 801451e:	68fb      	ldr	r3, [r7, #12]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d10a      	bne.n	801453a <USB_HC_Halt+0x82>
 8014524:	693b      	ldr	r3, [r7, #16]
 8014526:	2b00      	cmp	r3, #0
 8014528:	d005      	beq.n	8014536 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801452a:	697b      	ldr	r3, [r7, #20]
 801452c:	2b01      	cmp	r3, #1
 801452e:	d002      	beq.n	8014536 <USB_HC_Halt+0x7e>
 8014530:	697b      	ldr	r3, [r7, #20]
 8014532:	2b03      	cmp	r3, #3
 8014534:	d101      	bne.n	801453a <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8014536:	2300      	movs	r3, #0
 8014538:	e0d8      	b.n	80146ec <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801453a:	697b      	ldr	r3, [r7, #20]
 801453c:	2b00      	cmp	r3, #0
 801453e:	d002      	beq.n	8014546 <USB_HC_Halt+0x8e>
 8014540:	697b      	ldr	r3, [r7, #20]
 8014542:	2b02      	cmp	r3, #2
 8014544:	d173      	bne.n	801462e <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8014546:	69bb      	ldr	r3, [r7, #24]
 8014548:	015a      	lsls	r2, r3, #5
 801454a:	69fb      	ldr	r3, [r7, #28]
 801454c:	4413      	add	r3, r2
 801454e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	69ba      	ldr	r2, [r7, #24]
 8014556:	0151      	lsls	r1, r2, #5
 8014558:	69fa      	ldr	r2, [r7, #28]
 801455a:	440a      	add	r2, r1
 801455c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014560:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014564:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	689b      	ldr	r3, [r3, #8]
 801456a:	f003 0320 	and.w	r3, r3, #32
 801456e:	2b00      	cmp	r3, #0
 8014570:	d14a      	bne.n	8014608 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014576:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801457a:	2b00      	cmp	r3, #0
 801457c:	d133      	bne.n	80145e6 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801457e:	69bb      	ldr	r3, [r7, #24]
 8014580:	015a      	lsls	r2, r3, #5
 8014582:	69fb      	ldr	r3, [r7, #28]
 8014584:	4413      	add	r3, r2
 8014586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	69ba      	ldr	r2, [r7, #24]
 801458e:	0151      	lsls	r1, r2, #5
 8014590:	69fa      	ldr	r2, [r7, #28]
 8014592:	440a      	add	r2, r1
 8014594:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014598:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801459c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801459e:	69bb      	ldr	r3, [r7, #24]
 80145a0:	015a      	lsls	r2, r3, #5
 80145a2:	69fb      	ldr	r3, [r7, #28]
 80145a4:	4413      	add	r3, r2
 80145a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145aa:	681b      	ldr	r3, [r3, #0]
 80145ac:	69ba      	ldr	r2, [r7, #24]
 80145ae:	0151      	lsls	r1, r2, #5
 80145b0:	69fa      	ldr	r2, [r7, #28]
 80145b2:	440a      	add	r2, r1
 80145b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80145b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80145bc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80145be:	68bb      	ldr	r3, [r7, #8]
 80145c0:	3301      	adds	r3, #1
 80145c2:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80145c4:	68bb      	ldr	r3, [r7, #8]
 80145c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80145ca:	d82e      	bhi.n	801462a <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80145cc:	69bb      	ldr	r3, [r7, #24]
 80145ce:	015a      	lsls	r2, r3, #5
 80145d0:	69fb      	ldr	r3, [r7, #28]
 80145d2:	4413      	add	r3, r2
 80145d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80145de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80145e2:	d0ec      	beq.n	80145be <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80145e4:	e081      	b.n	80146ea <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80145e6:	69bb      	ldr	r3, [r7, #24]
 80145e8:	015a      	lsls	r2, r3, #5
 80145ea:	69fb      	ldr	r3, [r7, #28]
 80145ec:	4413      	add	r3, r2
 80145ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	69ba      	ldr	r2, [r7, #24]
 80145f6:	0151      	lsls	r1, r2, #5
 80145f8:	69fa      	ldr	r2, [r7, #28]
 80145fa:	440a      	add	r2, r1
 80145fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014600:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8014604:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8014606:	e070      	b.n	80146ea <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8014608:	69bb      	ldr	r3, [r7, #24]
 801460a:	015a      	lsls	r2, r3, #5
 801460c:	69fb      	ldr	r3, [r7, #28]
 801460e:	4413      	add	r3, r2
 8014610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014614:	681b      	ldr	r3, [r3, #0]
 8014616:	69ba      	ldr	r2, [r7, #24]
 8014618:	0151      	lsls	r1, r2, #5
 801461a:	69fa      	ldr	r2, [r7, #28]
 801461c:	440a      	add	r2, r1
 801461e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014622:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8014626:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8014628:	e05f      	b.n	80146ea <USB_HC_Halt+0x232>
            break;
 801462a:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801462c:	e05d      	b.n	80146ea <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801462e:	69bb      	ldr	r3, [r7, #24]
 8014630:	015a      	lsls	r2, r3, #5
 8014632:	69fb      	ldr	r3, [r7, #28]
 8014634:	4413      	add	r3, r2
 8014636:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	69ba      	ldr	r2, [r7, #24]
 801463e:	0151      	lsls	r1, r2, #5
 8014640:	69fa      	ldr	r2, [r7, #28]
 8014642:	440a      	add	r2, r1
 8014644:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014648:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801464c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 801464e:	69fb      	ldr	r3, [r7, #28]
 8014650:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014654:	691b      	ldr	r3, [r3, #16]
 8014656:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801465a:	2b00      	cmp	r3, #0
 801465c:	d133      	bne.n	80146c6 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801465e:	69bb      	ldr	r3, [r7, #24]
 8014660:	015a      	lsls	r2, r3, #5
 8014662:	69fb      	ldr	r3, [r7, #28]
 8014664:	4413      	add	r3, r2
 8014666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	69ba      	ldr	r2, [r7, #24]
 801466e:	0151      	lsls	r1, r2, #5
 8014670:	69fa      	ldr	r2, [r7, #28]
 8014672:	440a      	add	r2, r1
 8014674:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014678:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801467c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801467e:	69bb      	ldr	r3, [r7, #24]
 8014680:	015a      	lsls	r2, r3, #5
 8014682:	69fb      	ldr	r3, [r7, #28]
 8014684:	4413      	add	r3, r2
 8014686:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	69ba      	ldr	r2, [r7, #24]
 801468e:	0151      	lsls	r1, r2, #5
 8014690:	69fa      	ldr	r2, [r7, #28]
 8014692:	440a      	add	r2, r1
 8014694:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014698:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801469c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 801469e:	68bb      	ldr	r3, [r7, #8]
 80146a0:	3301      	adds	r3, #1
 80146a2:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80146a4:	68bb      	ldr	r3, [r7, #8]
 80146a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80146aa:	d81d      	bhi.n	80146e8 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80146ac:	69bb      	ldr	r3, [r7, #24]
 80146ae:	015a      	lsls	r2, r3, #5
 80146b0:	69fb      	ldr	r3, [r7, #28]
 80146b2:	4413      	add	r3, r2
 80146b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80146be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80146c2:	d0ec      	beq.n	801469e <USB_HC_Halt+0x1e6>
 80146c4:	e011      	b.n	80146ea <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80146c6:	69bb      	ldr	r3, [r7, #24]
 80146c8:	015a      	lsls	r2, r3, #5
 80146ca:	69fb      	ldr	r3, [r7, #28]
 80146cc:	4413      	add	r3, r2
 80146ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	69ba      	ldr	r2, [r7, #24]
 80146d6:	0151      	lsls	r1, r2, #5
 80146d8:	69fa      	ldr	r2, [r7, #28]
 80146da:	440a      	add	r2, r1
 80146dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80146e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80146e4:	6013      	str	r3, [r2, #0]
 80146e6:	e000      	b.n	80146ea <USB_HC_Halt+0x232>
          break;
 80146e8:	bf00      	nop
    }
  }

  return HAL_OK;
 80146ea:	2300      	movs	r3, #0
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	3724      	adds	r7, #36	@ 0x24
 80146f0:	46bd      	mov	sp, r7
 80146f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146f6:	4770      	bx	lr

080146f8 <memset>:
 80146f8:	4402      	add	r2, r0
 80146fa:	4603      	mov	r3, r0
 80146fc:	4293      	cmp	r3, r2
 80146fe:	d100      	bne.n	8014702 <memset+0xa>
 8014700:	4770      	bx	lr
 8014702:	f803 1b01 	strb.w	r1, [r3], #1
 8014706:	e7f9      	b.n	80146fc <memset+0x4>

08014708 <__libc_init_array>:
 8014708:	b570      	push	{r4, r5, r6, lr}
 801470a:	4d0d      	ldr	r5, [pc, #52]	@ (8014740 <__libc_init_array+0x38>)
 801470c:	4c0d      	ldr	r4, [pc, #52]	@ (8014744 <__libc_init_array+0x3c>)
 801470e:	1b64      	subs	r4, r4, r5
 8014710:	10a4      	asrs	r4, r4, #2
 8014712:	2600      	movs	r6, #0
 8014714:	42a6      	cmp	r6, r4
 8014716:	d109      	bne.n	801472c <__libc_init_array+0x24>
 8014718:	4d0b      	ldr	r5, [pc, #44]	@ (8014748 <__libc_init_array+0x40>)
 801471a:	4c0c      	ldr	r4, [pc, #48]	@ (801474c <__libc_init_array+0x44>)
 801471c:	f000 f818 	bl	8014750 <_init>
 8014720:	1b64      	subs	r4, r4, r5
 8014722:	10a4      	asrs	r4, r4, #2
 8014724:	2600      	movs	r6, #0
 8014726:	42a6      	cmp	r6, r4
 8014728:	d105      	bne.n	8014736 <__libc_init_array+0x2e>
 801472a:	bd70      	pop	{r4, r5, r6, pc}
 801472c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014730:	4798      	blx	r3
 8014732:	3601      	adds	r6, #1
 8014734:	e7ee      	b.n	8014714 <__libc_init_array+0xc>
 8014736:	f855 3b04 	ldr.w	r3, [r5], #4
 801473a:	4798      	blx	r3
 801473c:	3601      	adds	r6, #1
 801473e:	e7f2      	b.n	8014726 <__libc_init_array+0x1e>
 8014740:	080147c0 	.word	0x080147c0
 8014744:	080147c0 	.word	0x080147c0
 8014748:	080147c0 	.word	0x080147c0
 801474c:	080147c4 	.word	0x080147c4

08014750 <_init>:
 8014750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014752:	bf00      	nop
 8014754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014756:	bc08      	pop	{r3}
 8014758:	469e      	mov	lr, r3
 801475a:	4770      	bx	lr

0801475c <_fini>:
 801475c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801475e:	bf00      	nop
 8014760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014762:	bc08      	pop	{r3}
 8014764:	469e      	mov	lr, r3
 8014766:	4770      	bx	lr
