{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587588458957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587588458958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 15:47:38 2020 " "Processing started: Wed Apr 22 15:47:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587588458958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588458958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off analog_to_digital -c analog_to_digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off analog_to_digital -c analog_to_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588458958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587588459513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587588459513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/adc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/adc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core " "Found entity 1: adc_core" {  } { { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0 " "Found entity 1: adc_core_mm_interconnect_0" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adc_core_mm_interconnect_0_avalon_st_adapter" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_rsp_mux " "Found entity 1: adc_core_mm_interconnect_0_rsp_mux" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_rsp_demux " "Found entity 1: adc_core_mm_interconnect_0_rsp_demux" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_cmd_mux " "Found entity 1: adc_core_mm_interconnect_0_cmd_mux" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_cmd_demux " "Found entity 1: adc_core_mm_interconnect_0_cmd_demux" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "adc_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467207 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adc_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adc_core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588467220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adc_core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588467220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_router_001_default_decode " "Found entity 1: adc_core_mm_interconnect_0_router_001_default_decode" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467222 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_core_mm_interconnect_0_router_001 " "Found entity 2: adc_core_mm_interconnect_0_router_001" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adc_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588467225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adc_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588467226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_mm_interconnect_0_router_default_decode " "Found entity 1: adc_core_mm_interconnect_0_router_default_decode" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467227 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_core_mm_interconnect_0_router " "Found entity 2: adc_core_mm_interconnect_0_router" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adc_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adc_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adc_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adc_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_core/synthesis/submodules/adc_core_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_pll_dffpipe_l2c " "Found entity 1: adc_core_pll_dffpipe_l2c" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467290 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_core_pll_stdsync_sv6 " "Found entity 2: adc_core_pll_stdsync_sv6" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467290 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_core_pll_altpll_5s22 " "Found entity 3: adc_core_pll_altpll_5s22" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467290 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_core_pll " "Found entity 4: adc_core_pll" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_avalon_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_avalon_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_avalon_bridge " "Found entity 1: adc_core_avalon_bridge" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_avalon_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_avalon_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_avalon_bridge_p2b_adapter " "Found entity 1: adc_core_avalon_bridge_p2b_adapter" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_p2b_adapter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_avalon_bridge_b2p_adapter " "Found entity 1: adc_core_avalon_bridge_b2p_adapter" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_avalon_bridge_timing_adt " "Found entity 1: adc_core_avalon_bridge_timing_adt" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467386 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "adc_core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "adc_core/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc " "Found entity 1: adc_core_adc" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_001 " "Found entity 1: adc_core_adc_avalon_st_adapter_001" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: adc_core_adc_avalon_st_adapter_001_timing_adapter_1" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: adc_core_adc_avalon_st_adapter_001_timing_adapter_0" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: adc_core_adc_avalon_st_adapter_001_data_format_adapter_0" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter " "Found entity 1: adc_core_adc_avalon_st_adapter" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_timing_adapter_1 " "Found entity 1: adc_core_adc_avalon_st_adapter_timing_adapter_1" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_1.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_timing_adapter_0 " "Found entity 1: adc_core_adc_avalon_st_adapter_timing_adapter_0" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: adc_core_adc_avalon_st_adapter_data_format_adapter_0" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_core_adc_adc_monitor_internal " "Found entity 1: adc_core_adc_adc_monitor_internal" {  } { { "adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (adc_core) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (adc_core)" {  } { { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467595 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587588467603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587588467605 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587588467605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467611 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467611 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467611 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587588467646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_to_digital.bdf 1 1 " "Found 1 design units, including 1 entities, in source file analog_to_digital.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 analog_to_digital " "Found entity 1: analog_to_digital" {  } { { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588467687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588467687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "analog_to_digital " "Elaborating entity \"analog_to_digital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587588467759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core adc_core:inst " "Elaborating entity \"adc_core\" for hierarchy \"adc_core:inst\"" {  } { { "analog_to_digital.bdf" "inst" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc adc_core:inst\|adc_core_adc:adc " "Elaborating entity \"adc_core_adc\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\"" {  } { { "adc_core/synthesis/adc_core.v" "adc" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "control_internal" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588467876 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588467975 ""}  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588467975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588467992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468324 ""}  } { { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588468324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588468634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588468634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_adc_monitor_internal adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal " "Elaborating entity \"adc_core_adc_adc_monitor_internal\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "adc_monitor_internal" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_core adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core " "Elaborating entity \"altera_trace_adc_monitor_core\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" "core" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_capture_interface adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface " "Elaborating entity \"altera_trace_adc_monitor_capture_interface\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "capture_interface" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_issp adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp " "Elaborating entity \"altera_trace_adc_monitor_issp\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588468881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Instantiated megafunction \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC0 " "Parameter \"instance_id\" = \"ADC0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 19 " "Parameter \"probe_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 20 " "Parameter \"source_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588468881 ""}  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588468881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_timestamp_manager adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager " "Elaborating entity \"altera_trace_adc_monitor_timestamp_manager\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "timestamp_manager" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588469997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa_inst adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter " "Elaborating entity \"altera_trace_adc_monitor_wa_inst\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "format_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst " "Elaborating entity \"altera_trace_adc_monitor_wa\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "altera_trace_adc_monitor_wa_inst" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint_wrapper adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint " "Elaborating entity \"altera_trace_monitor_endpoint_wrapper\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" "trace_endpoint" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborating entity \"altera_trace_monitor_endpoint\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "inst" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470093 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_trace_monitor_endpoint.vhd(127) " "VHDL warning at altera_trace_monitor_endpoint.vhd(127): ignored assignment of value to null range" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 127 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1587588470093 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Instantiated megafunction \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "TRACE_WIDTH 8 " "Parameter \"TRACE_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDR_WIDTH 5 " "Parameter \"ADDR_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_LATENCY 1 " "Parameter \"READ_LATENCY\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "HAS_READDATAVALID 0 " "Parameter \"HAS_READDATAVALID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PREFER_TRACEID  " "Parameter \"PREFER_TRACEID\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_RATE_CLK 12000000 " "Parameter \"CLOCK_RATE_CLK\" = \"12000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470106 ""}  } { { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588470106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_trace_monitor_endpoint.vhd" "ep" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } } { "adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" "rst_controller" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_adc_monitor_internal.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "sequencer_internal" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "sample_store_internal" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470455 ""}  } { { "adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588470455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588470507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588470507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter adc_core:inst\|adc_core_adc:adc\|altera_avalon_st_splitter:st_splitter_internal " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|altera_avalon_st_splitter:st_splitter_internal\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "st_splitter_internal" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adc_core_adc_avalon_st_adapter\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "avalon_st_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_data_format_adapter_0 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_timing_adapter_0 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_timing_adapter_0\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready adc_core_adc_avalon_st_adapter_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at adc_core_adc_avalon_st_adapter_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588470630 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|adc_core_adc_avalon_st_adapter:avalon_st_adapter|adc_core_adc_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_timing_adapter_1 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_timing_adapter_1\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter:avalon_st_adapter\|adc_core_adc_avalon_st_adapter_timing_adapter_1:timing_adapter_1\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" "timing_adapter_1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_001 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_001\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc.v" "avalon_st_adapter_001" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_001_data_format_adapter_0 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_001_timing_adapter_0 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" "timing_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv(90) " "Verilog HDL or VHDL warning at adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001_timing_adapter_0.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588470713 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001|adc_core_adc_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_adc_avalon_st_adapter_001_timing_adapter_1 adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"adc_core_adc_avalon_st_adapter_001_timing_adapter_1\" for hierarchy \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_avalon_st_adapter_001:avalon_st_adapter_001\|adc_core_adc_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1\"" {  } { { "adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" "timing_adapter_1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc_avalon_st_adapter_001.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_avalon_bridge adc_core:inst\|adc_core_avalon_bridge:avalon_bridge " "Elaborating entity \"adc_core_avalon_bridge\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\"" {  } { { "adc_core/synthesis/adc_core.v" "avalon_bridge" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470868 ""}  } { { "adc_core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588470868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "adc_core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588470971 ""}  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588470971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588470981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588471063 ""}  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588471063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_avalon_bridge_timing_adt adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_timing_adt:timing_adt " "Elaborating entity \"adc_core_avalon_bridge_timing_adt\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_timing_adt:timing_adt\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "timing_adt" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready adc_core_avalon_bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at adc_core_avalon_bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588471228 "|analog_to_digital|adc_core:inst|adc_core_avalon_bridge:avalon_bridge|adc_core_avalon_bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "b2p" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "p2b" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "transacto" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_avalon_bridge_b2p_adapter adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"adc_core_avalon_bridge_b2p_adapter\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_b2p_adapter:b2p_adapter\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "b2p_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel adc_core_avalon_bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at adc_core_avalon_bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588471371 "|analog_to_digital|adc_core:inst|adc_core_avalon_bridge:avalon_bridge|adc_core_avalon_bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 adc_core_avalon_bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at adc_core_avalon_bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588471371 "|analog_to_digital|adc_core:inst|adc_core_avalon_bridge:avalon_bridge|adc_core_avalon_bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_avalon_bridge_p2b_adapter adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"adc_core_avalon_bridge_p2b_adapter\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|adc_core_avalon_bridge_p2b_adapter:p2b_adapter\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "p2b_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_reset_controller:rst_controller\"" {  } { { "adc_core/synthesis/submodules/adc_core_avalon_bridge.v" "rst_controller" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_avalon_bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_pll adc_core:inst\|adc_core_pll:pll " "Elaborating entity \"adc_core_pll\" for hierarchy \"adc_core:inst\|adc_core_pll:pll\"" {  } { { "adc_core/synthesis/adc_core.v" "pll" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_pll_stdsync_sv6 adc_core:inst\|adc_core_pll:pll\|adc_core_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_core_pll_stdsync_sv6\" for hierarchy \"adc_core:inst\|adc_core_pll:pll\|adc_core_pll_stdsync_sv6:stdsync2\"" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "stdsync2" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_pll_dffpipe_l2c adc_core:inst\|adc_core_pll:pll\|adc_core_pll_stdsync_sv6:stdsync2\|adc_core_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_core_pll_dffpipe_l2c\" for hierarchy \"adc_core:inst\|adc_core_pll:pll\|adc_core_pll_stdsync_sv6:stdsync2\|adc_core_pll_dffpipe_l2c:dffpipe3\"" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "dffpipe3" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_pll_altpll_5s22 adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1 " "Elaborating entity \"adc_core_pll_altpll_5s22\" for hierarchy \"adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\"" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "sd1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0 adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"adc_core_mm_interconnect_0\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "adc_core/synthesis/adc_core.v" "mm_interconnect_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_bridge_master_translator\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "avalon_bridge_master_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sample_store_csr_translator\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "adc_sample_store_csr_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_sequencer_csr_translator\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "adc_sequencer_csr_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalon_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalon_bridge_master_agent\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "avalon_bridge_master_agent" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "adc_sample_store_csr_agent" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adc_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "adc_sample_store_csr_agent_rsp_fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "adc_sequencer_csr_agent_rsp_fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_router adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router:router " "Elaborating entity \"adc_core_mm_interconnect_0_router\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router:router\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "router" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_router_default_decode adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router:router\|adc_core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"adc_core_mm_interconnect_0_router_default_decode\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router:router\|adc_core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_router_001 adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"adc_core_mm_interconnect_0_router_001\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router_001:router_001\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "router_001" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_router_001_default_decode adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router_001:router_001\|adc_core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"adc_core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_router_001:router_001\|adc_core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalon_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalon_bridge_master_limiter\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "avalon_bridge_master_limiter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_cmd_demux adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"adc_core_mm_interconnect_0_cmd_demux\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_cmd_mux adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"adc_core_mm_interconnect_0_cmd_mux\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_rsp_demux adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"adc_core_mm_interconnect_0_rsp_demux\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_rsp_mux adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"adc_core_mm_interconnect_0_rsp_mux\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588471995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588472011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_avalon_st_adapter adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adc_core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588472027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"adc_core:inst\|adc_core_mm_interconnect_0:mm_interconnect_0\|adc_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588472043 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587588472607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.22.15:47:55 Progress: Loading sld32bad95d/alt_sld_fab_wrapper_hw.tcl " "2020.04.22.15:47:55 Progress: Loading sld32bad95d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588475753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto " "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491820 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints. " "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints." {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588491939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588513105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588513228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588513357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588517447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588517447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588517447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588519218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588520991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\" " "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588525552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\" " "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588527251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\" " "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\" " "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"trfabric\" instantiated demultiplexer \"demux\" " "Demux: \"trfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"trfabric\" instantiated multiplexer \"mux\" " "Mux: \"trfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\" " "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\" " "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\" " "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\" " "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6704959318565502723.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6704959318565502723.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6704959318565502723.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6704959318565502723.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\" " "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\" " "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\" " "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529932 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\" " "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588529940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588535159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588536022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588536877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588540354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588542921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588545486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\" " "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\" " "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\" " "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"stfabric\" instantiated demultiplexer \"demux\" " "Demux: \"stfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"stfabric\" instantiated multiplexer \"mux\" " "Mux: \"stfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\" " "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\" " "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\" " "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\" " "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\" " "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\" " "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\" " "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\" " "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\" " "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\" " "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\" " "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\" " "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\" " "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588547344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588549039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588549053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588549058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588549059 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587588549848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld32bad95d/alt_sld_fab.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550486 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_demux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550598 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550663 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550729 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550904 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_remap " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_remap" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588550995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588550995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_demux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551020 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mem " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mem" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588551179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588551179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551187 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588551201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587588551202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551209 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001 " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mux" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551334 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551664 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/sld32bad95d/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551848 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_mgmt_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_mgmt_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mgmt_reset " "Found entity 1: altera_mgmt_reset" {  } { { "db/ip/sld32bad95d/submodules/altera_mgmt_reset.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_mgmt_reset.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_reset_controller.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld32bad95d/submodules/altera_reset_controller.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sld32bad95d/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588551998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588551998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_controller " "Found entity 1: altera_trace_capture_controller" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_header_parser " "Found entity 1: altera_trace_capture_header_parser" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_rd_control " "Found entity 1: altera_trace_capture_rd_control" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_regs " "Found entity 1: altera_trace_capture_regs" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_segmentiser " "Found entity 1: altera_trace_capture_segmentiser" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_wr_control " "Found entity 1: altera_trace_capture_wr_control" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_rom " "Found entity 1: altera_trace_rom" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_rom.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_rom.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_timestamp_monitor " "Found entity 1: altera_trace_timestamp_monitor" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_transacto_lite " "Found entity 1: altera_trace_transacto_lite" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_ts_req_generator " "Found entity 1: altera_trace_ts_req_generator" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_wr_control_pl_stage " "Found entity 1: altera_trace_wr_control_pl_stage" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588552318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588552318 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(206) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(206): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1587588553934 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(314) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(314): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v" 314 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1587588553935 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555808 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555808 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140): object state_waitrequest used but never assigned" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555809 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555810 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555810 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588555810 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588555811 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588555811 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588555812 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588555812 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588557634 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137): object state_waitrequest used but never assigned" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1587588557635 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588557635 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588557635 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588557635 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588557636 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588557636 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588557637 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587588557637 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588558247 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing:h2t_timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588558652 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap:mgmt_demux_port_adap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587588558757 "|analog_to_digital|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap:mgmt_time_adap"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560745 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587588560745 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587588560745 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_core:inst\|adc_core_adc:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_core/synthesis/submodules/adc_core_adc.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_adc.v" 113 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 49 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588560772 "|analog_to_digital|adc_core:inst|adc_core_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587588560772 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587588560772 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588561413 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587588561413 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587588561413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588561455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588561455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588561455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587588561512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588561512 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:h2t_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:h2t_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:t2h0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:t2h0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1587588563725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1587588563725 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587588563725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588563771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588563771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588563893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587588563893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587588563893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587588564303 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "adc_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } } { "adc_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587588564442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587588564443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588565086 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587588565955 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_enable_unsync" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[0\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[1\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[2\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[3\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[4\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_run_unsync" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[0\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[1\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[2\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[3\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[4\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[5\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[6\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[7\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[8\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[9\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[10\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\] " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\]\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[11\]" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""} { "Info" "ISCL_SCL_CELL_NAME" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync " "Logic cell \"adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync\"" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_write_unsync" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1587588565966 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1587588565966 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" 201 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" 172 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" 189 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v" 175 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v" 93 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" 326 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" 135 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv" 69 -1 0 } } { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 80 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" 306 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" 305 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v" 209 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv" 162 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587588566094 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587588566094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588567414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587588569140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/output_files/analog_to_digital.map.smsg " "Generated suppressed messages file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/output_files/analog_to_digital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588570313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587588573003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587588573003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5331 " "Implemented 5331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587588573632 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587588573632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5132 " "Implemented 5132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587588573632 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587588573632 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1587588573632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587588573632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587588573714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 15:49:33 2020 " "Processing ended: Wed Apr 22 15:49:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587588573714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587588573714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587588573714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587588573714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587588575297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587588575297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 15:49:34 2020 " "Processing started: Wed Apr 22 15:49:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587588575297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587588575297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587588575297 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587588576100 ""}
{ "Info" "0" "" "Project  = analog_to_digital" {  } {  } 0 0 "Project  = analog_to_digital" 0 0 "Fitter" 0 0 1587588576101 ""}
{ "Info" "0" "" "Revision = analog_to_digital" {  } {  } 0 0 "Revision = analog_to_digital" 0 0 "Fitter" 0 0 1587588576102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587588576278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587588576278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "analog_to_digital 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"analog_to_digital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587588576321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587588576349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587588576349 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|wire_pll7_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1587588576397 ""}  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1587588576397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587588576585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587588576599 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1587588576850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587588576858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587588576858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587588576858 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587588576858 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576881 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587588576881 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587588576882 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587588576882 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587588576882 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587588576882 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587588576883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587588576883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587588576959 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1587588577245 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588577918 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1587588577918 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587588577959 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587588577977 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587588577985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|in_data_buffer\[4\] clk " "Register sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|in_data_buffer\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587588578168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587588578168 "|analog_to_digital|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587588578170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1587588578170 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587588578211 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1587588578211 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588578212 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588578212 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1587588578212 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1587588578212 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587588578212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587588578212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587588578212 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1587588578212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578584 ""}  } { { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 480 440 608 496 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578584 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 3673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578584 ""}  } { { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 520 440 608 536 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/sld32bad95d/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 8379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587588578584 ""}  } { { "db/ip/sld32bad95d/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 4462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0" {  } { { "db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 10077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1" {  } { { "db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 10128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 10984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587588578584 ""}  } { { "altera_std_synchronizer.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 140 -1 0 } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 7423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\] " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\]" {  } { { "adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1587588578585 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587588578585 ""}  } { { "adc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587588578586 ""}  } { { "adc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node adc_core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587588578586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587588578586 ""}  } { { "adc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_reset_controller:mgmt_rst_synch_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_reset_controller:mgmt_rst_synch_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578586 ""}  } { { "db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 7356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node adc_core:inst\|adc_core_adc:adc\|adc_core_adc_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587588578586 ""}  } { { "adc_core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587588578586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587588579445 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587588579453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587588579453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587588579462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587588579475 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587588579488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587588579488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587588579495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587588579618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "78 Block RAM " "Packed 78 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1587588579625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587588579625 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|pll7 compensate_clock 0 " "PLL \"adc_core:inst\|adc_core_pll:pll\|adc_core_pll_altpll_5s22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 150 -1 0 } } { "adc_core/synthesis/submodules/adc_core_pll.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_pll.v" 290 0 0 } } { "adc_core/synthesis/adc_core.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/adc_core.v" 94 0 0 } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 416 656 880 560 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1587588579702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587588579806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587588579826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587588580715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587588581372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587588581418 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587588582281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587588582281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587588583283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587588584445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587588584445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587588584694 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1587588584694 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587588584694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587588584696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587588584943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587588584980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587588585960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587588585962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587588587157 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587588588218 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL H5 " "Pin clk uses I/O standard 3.3-V LVTTL at H5" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 480 440 608 496 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL H4 " "Pin rst uses I/O standard 3.3-V LVTTL at H4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "analog_to_digital.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/analog_to_digital.bdf" { { 520 440 608 536 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/" { { 0 { 0 ""} 0 13665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587588588506 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1587588588506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/output_files/analog_to_digital.fit.smsg " "Generated suppressed messages file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/output_files/analog_to_digital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587588588828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5758 " "Peak virtual memory: 5758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587588590694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 15:49:50 2020 " "Processing ended: Wed Apr 22 15:49:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587588590694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587588590694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587588590694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587588590694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587588591819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587588591820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 15:49:51 2020 " "Processing started: Wed Apr 22 15:49:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587588591820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587588591820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587588591820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587588592191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1587588592897 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587588592930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587588593350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 15:49:53 2020 " "Processing ended: Wed Apr 22 15:49:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587588593350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587588593350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587588593350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587588593350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587588609282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587588609282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 15:49:54 2020 " "Processing started: Wed Apr 22 15:49:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587588609282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1587588609282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital " "Command: quartus_pow --read_settings_files=off --write_settings_files=off analog_to_digital -c analog_to_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1587588609282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1587588609654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587588609663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587588609663 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588610163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1587588610163 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587588610203 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587588610222 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587588610229 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 clk " "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587588610407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1587588610407 "|analog_to_digital|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587588610409 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1587588610409 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587588610448 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1587588610448 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588610448 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588610448 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1587588610448 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587588610512 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1587588610527 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587588610588 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1587588610799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1587588610878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1587588612113 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.252 millions of transitions / sec " "Average toggle rate for this design is 0.252 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587588613762 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "176.94 mW " "Total thermal power estimate for the design is 176.94 mW" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "y:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587588613890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587588614110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 15:50:14 2020 " "Processing ended: Wed Apr 22 15:50:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587588614110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587588614110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587588614110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1587588614110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1587588630350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587588630350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 15:50:14 2020 " "Processing started: Wed Apr 22 15:50:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587588630350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587588630350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta analog_to_digital -c analog_to_digital " "Command: quartus_sta analog_to_digital -c analog_to_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587588630350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587588630440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587588631205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587588631205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631235 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587588631580 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1587588631580 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587588631619 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587588631644 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_core/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_core/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587588631656 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 clk " "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587588631840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1587588631840 "|analog_to_digital|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587588631841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587588631841 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587588631867 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588631867 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588631868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588631868 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587588631868 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587588631868 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587588631882 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1587588631895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.954 " "Worst-case setup slack is 42.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.954               0.000 altera_reserved_tck  " "   42.954               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.095 " "Worst-case recovery slack is 96.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.095               0.000 altera_reserved_tck  " "   96.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.607 " "Worst-case minimum pulse width slack is 49.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.607               0.000 altera_reserved_tck  " "   49.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588631931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588631931 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.094 ns " "Worst Case Available Settling Time: 198.094 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588631955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588631955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587588631962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587588631992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587588633280 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 clk " "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587588633524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1587588633524 "|analog_to_digital|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587588633525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587588633525 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587588633530 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588633530 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588633530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588633530 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587588633530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.345 " "Worst-case setup slack is 43.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.345               0.000 altera_reserved_tck  " "   43.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 altera_reserved_tck  " "    0.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.313 " "Worst-case recovery slack is 96.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.313               0.000 altera_reserved_tck  " "   96.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.953 " "Worst-case removal slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 altera_reserved_tck  " "    0.953               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.272 ns " "Worst Case Available Settling Time: 198.272 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633599 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588633599 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587588633605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 clk " "Register adc_core:inst\|adc_core_avalon_bridge:avalon_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_to_sample_div2 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587588633831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1587588633831 "|analog_to_digital|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587588633832 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587588633832 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587588633837 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588633837 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588633837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587588633837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587588633837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.517 " "Worst-case setup slack is 47.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.517               0.000 altera_reserved_tck  " "   47.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.373 " "Worst-case recovery slack is 98.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.373               0.000 altera_reserved_tck  " "   98.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.424 " "Worst-case removal slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 altera_reserved_tck  " "    0.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.283 " "Worst-case minimum pulse width slack is 49.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587588633874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587588633874 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.091" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 199.249 ns " "Worst Case Available Settling Time: 199.249 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587588633894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587588633894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587588634444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587588634444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587588634539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 15:50:34 2020 " "Processing ended: Wed Apr 22 15:50:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587588634539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587588634539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587588634539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587588634539 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587588635223 ""}
