
---------- Begin Simulation Statistics ----------
final_tick                               1046400052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701824                       # Number of bytes of host memory used
host_op_rate                                    57096                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19432.69                       # Real time elapsed on the host
host_tick_rate                               53847406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105902108                       # Number of instructions simulated
sim_ops                                    1109527465                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046400                       # Number of seconds simulated
sim_ticks                                1046400052000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.983110                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              145275272                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165117227                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14475958                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        230803217                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18318469                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18658185                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          339716                       # Number of indirect misses.
system.cpu0.branchPred.lookups              292012892                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864598                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811451                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9691457                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260700727                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26690710                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94451610                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050811633                       # Number of instructions committed
system.cpu0.commit.committedOps            1052625613                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1945971448                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.540926                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.276478                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1425669292     73.26%     73.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    306612593     15.76%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81800982      4.20%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75531737      3.88%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17405450      0.89%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5057021      0.26%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3042381      0.16%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4161282      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26690710      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1945971448                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858315                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015999005                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230454                       # Number of loads committed
system.cpu0.commit.membars                    3625332                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625338      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583954675     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328041897     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127162257     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052625613                       # Class of committed instruction
system.cpu0.commit.refs                     455204182                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050811633                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052625613                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988382                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988382                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            315827918                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4799192                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142544037                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1178314712                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               837005133                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                795330533                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9705752                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13346673                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5628773                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  292012892                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                211171761                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1130226050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3376105                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1214206214                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28980644                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139758                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         818781169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163593741                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581123                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1963498109                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.621544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.928723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1123941258     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               613283715     31.23%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               118584160      6.04%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81406472      4.15%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14589368      0.74%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6733858      0.34%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1118067      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3736201      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  105010      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1963498109                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      125917111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9793996                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270754643                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525580                       # Inst execution rate
system.cpu0.iew.exec_refs                   477604396                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133189093                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              252796865                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359861823                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4217496                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5071217                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139070376                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1147049294                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344415303                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7939364                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098154771                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1644433                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7269629                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9705752                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10781496                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       134237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15594250                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40551                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14693                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4258367                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33631369                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10096648                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14693                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1665818                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8128178                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                462483559                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089611842                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879240                       # average fanout of values written-back
system.cpu0.iew.wb_producers                406633958                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521491                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089719836                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1345142802                       # number of integer regfile reads
system.cpu0.int_regfile_writes              693646474                       # number of integer regfile writes
system.cpu0.ipc                              0.502921                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502921                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626875      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611365076     55.27%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036437      0.73%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811526      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349601557     31.61%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131652614     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106094136                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2546848                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002303                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 467094     18.34%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1815176     71.27%     89.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               264576     10.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1105014056                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4178379707                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089611791                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1241486578                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1134404863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106094136                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12644431                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94423677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           146583                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7203099                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     58160933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1963498109                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.563328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800974                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1155035560     58.83%     58.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          577239918     29.40%     88.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181300700      9.23%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38210642      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9064285      0.46%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1250220      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             851341      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             358938      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186505      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1963498109                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529380                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         32532126                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5305898                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359861823                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139070376                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1497                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2089415220                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3388779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              273140692                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670652745                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9190569                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849525810                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19084909                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                43303                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1420521718                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1161784438                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          744924345                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                786701738                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14991820                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9705752                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44300649                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74271595                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1420521672                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123468                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4686                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21021228                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4642                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3066338981                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2311702039                       # The number of ROB writes
system.cpu0.timesIdled                       26920131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1464                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.704198                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9819083                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10478808                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1896927                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19362304                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            319859                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         627655                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          307796                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21203995                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4584                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1116243                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12205054                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1347631                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22629813                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55090475                       # Number of instructions committed
system.cpu1.commit.committedOps              56901852                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    334789571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311359312     93.00%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11641146      3.48%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3821961      1.14%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3640184      1.09%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       903340      0.27%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       282224      0.08%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1665707      0.50%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       128066      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1347631      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    334789571                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502880                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52987451                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128055                       # Number of loads committed
system.cpu1.commit.membars                    3622528                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622528      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32020491     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939254     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319438      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56901852                       # Class of committed instruction
system.cpu1.commit.refs                      21258704                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55090475                       # Number of Instructions Simulated
system.cpu1.committedOps                     56901852                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.149611                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.149611                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            291915513                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               787460                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8766530                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87493046                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12988599                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27909141                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1116767                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1152331                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4446634                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21203995                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13097172                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    322003934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                84129                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     102625376                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3794902                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062588                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14475268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10138942                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.302922                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         338376654                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315019                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.824007                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278191397     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33071234      9.77%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16157165      4.77%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6319717      1.87%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1544383      0.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494154      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591391      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3997      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           338376654                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         408336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1183463                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14807356                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191481                       # Inst execution rate
system.cpu1.iew.exec_refs                    22672950                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5219431                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247775794                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22615939                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712367                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1731708                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7081307                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79521917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17453519                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           817449                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64870829                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1550103                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5671807                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1116767                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9188013                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          338768                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7871                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          598                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3162                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6487884                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1950658                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           598                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       209592                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        973871                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37628886                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64359129                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844117                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31763193                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189970                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64375832                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81008393                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42819506                       # number of integer regfile writes
system.cpu1.ipc                              0.162612                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162612                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39227280     59.72%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19418235     29.56%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3419996      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65688278                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2009936                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030598                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 370728     18.44%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1449115     72.10%     90.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               190091      9.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64075577                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         471912606                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64359117                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102142441                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71385763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65688278                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136154                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22620064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           149486                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701889                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15017556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    338376654                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652986                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298011868     88.07%     88.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26962238      7.97%     96.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6921813      2.05%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2926498      0.86%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2504018      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             425570      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             468194      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             101806      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              54649      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      338376654                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193894                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16121868                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1946342                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22615939                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7081307                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       338784990                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1754007266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269563353                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38004378                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11148356                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15352474                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1819352                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42876                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102893962                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83665706                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56353427                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28113518                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9840745                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1116767                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24200984                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18349049                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102893950                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29558                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22724860                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   412973488                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162656270                       # The number of ROB writes
system.cpu1.timesIdled                           9761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5648238                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               967449                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7040533                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28255                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1691732                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8099662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16166461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       161226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33916                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58493918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4108979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116969883                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4142895                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5553712                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776724                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5289948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2545290                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2545289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5553712                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24265462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24265462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    696046400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               696046400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8099789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8099789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8099789                       # Request fanout histogram
system.membus.respLayer1.occupancy        42129449557                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29036337710                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       338878400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   561797717.025710                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        72500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1301755000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1044705660000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1694392000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    179608803                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       179608803                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    179608803                       # number of overall hits
system.cpu0.icache.overall_hits::total      179608803                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31562958                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31562958                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31562958                       # number of overall misses
system.cpu0.icache.overall_misses::total     31562958                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 411398339496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 411398339496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 411398339496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 411398339496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    211171761                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    211171761                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    211171761                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    211171761                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149466                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149466                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149466                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149466                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13034.213697                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13034.213697                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13034.213697                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13034.213697                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1823                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.973684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29784175                       # number of writebacks
system.cpu0.icache.writebacks::total         29784175                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1778749                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1778749                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1778749                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1778749                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29784209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29784209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29784209                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29784209                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 364953239498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 364953239498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 364953239498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 364953239498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12253.245990                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12253.245990                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12253.245990                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12253.245990                       # average overall mshr miss latency
system.cpu0.icache.replacements              29784175                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    179608803                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      179608803                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31562958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31562958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 411398339496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 411398339496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    211171761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    211171761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13034.213697                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13034.213697                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1778749                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1778749                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29784209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29784209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 364953239498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 364953239498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12253.245990                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12253.245990                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          209392749                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29784175                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.030336                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        452127729                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       452127729                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411258906                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411258906                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411258906                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411258906                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39919780                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39919780                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39919780                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39919780                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1140392596388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1140392596388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1140392596388                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1140392596388                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451178686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451178686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451178686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451178686                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088479                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088479                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088479                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088479                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28567.106241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28567.106241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28567.106241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28567.106241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7579534                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       571571                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7374                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.549166                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.511663                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26898878                       # number of writebacks
system.cpu0.dcache.writebacks::total         26898878                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13768850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13768850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13768850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13768850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26150930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26150930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26150930                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26150930                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 486333275772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 486333275772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 486333275772                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 486333275772                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18597.169423                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18597.169423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18597.169423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18597.169423                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26898878                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291566174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291566174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32453314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32453314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 741513026500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 741513026500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    324019488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324019488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22848.607279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22848.607279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9224954                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9224954                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23228360                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23228360                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 373452969500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 373452969500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071688                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071688                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16077.457449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16077.457449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119692732                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119692732                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7466466                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7466466                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 398879569888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 398879569888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127159198                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127159198                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058717                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058717                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53422.806705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53422.806705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4543896                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4543896                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2922570                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2922570                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 112880306272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 112880306272                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38623.645036                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38623.645036                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1383                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1383                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440306                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440306                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5608.459870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5608.459870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1367                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1367                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        77875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2919                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2919                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4418.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4418.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       548000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       548000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051965                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051965                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757359                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757359                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65615374500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65615374500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86637.082942                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86637.082942                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757359                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757359                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64858015500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64858015500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418095                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418095                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85637.082942                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85637.082942                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987994                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439224402                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26908041                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.323165                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987994                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932900787                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932900787                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29727295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24563897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              249772                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54550821                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29727295                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24563897                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9857                       # number of overall hits
system.l2.overall_hits::.cpu1.data             249772                       # number of overall hits
system.l2.overall_hits::total                54550821                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2333909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1528594                       # number of demand (read+write) misses
system.l2.demand_misses::total                3922326                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56913                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2333909                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2910                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1528594                       # number of overall misses
system.l2.overall_misses::total               3922326                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4862077491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 236957209687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    292999990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158052508910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     400164796078                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4862077491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 236957209687                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    292999990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158052508910                       # number of overall miss cycles
system.l2.overall_miss_latency::total    400164796078                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29784208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26897806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58473147                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29784208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26897806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58473147                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.227931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.227931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85429.998261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101528.041448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100687.281787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103397.310803                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102022.319429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85429.998261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101528.041448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100687.281787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103397.310803                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102022.319429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             209916                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7402                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.359362                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4080820                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2776724                       # number of writebacks
system.l2.writebacks::total                   2776724                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61925                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               67230                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61925                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              67230                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2271984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1523344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3855096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2271984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1523344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4292142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8147238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4292274493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210066873844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    262695990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142491967929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 357113812256                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4292274493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210066873844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    262695990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142491967929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 403280605799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 760394418055                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.224955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065929                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.224955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75440.707484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92459.662499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91467.963092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93538.930097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92634.220330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75440.707484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92459.662499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91467.963092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93538.930097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93957.889976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93331.558260                       # average overall mshr miss latency
system.l2.replacements                       12125311                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6476922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6476922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6476922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6476922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51837475                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51837475                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51837475                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51837475                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4292142                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4292142                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 403280605799                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 403280605799                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93957.889976                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93957.889976                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.978723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.684211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.893939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4608.695652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4110.169492                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       252500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1170000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.978723                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.684211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.893939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19945.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19423.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19830.508475                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2201475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           122626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2324101                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1470903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1107993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2578896                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147863040109                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113131437919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  260994478028                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3672378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4902997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.400531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100525.350828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102104.830914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101203.956277                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31380                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2645                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34025                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1439523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1105348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2544871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131110643685                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101878763931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232989407616                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.391987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.898205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91079.228109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92168.949445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91552.541412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29727295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29737152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4862077491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    292999990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5155077481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29784208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29796975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.227931                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85429.998261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100687.281787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86172.165906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4292274493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    262695990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4554970483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.224955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75440.707484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91467.963092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76210.856696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22362422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       127146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22489568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       863006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       420601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1283607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89094169578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44921070991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134015240569                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23225428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23773175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.767875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103237.022197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106802.102209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104405.196115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30545                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2605                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       832461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       417996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1250457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  78956230159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40613203998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119569434157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.763119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94846.761781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97161.704892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95620.588438                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                52                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          238                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             248                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4788491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       245996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5034487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.838028                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.625000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.826667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20119.710084                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24599.600000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20300.350806                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          177                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3517495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        94500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3611995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.623239                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.312500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.606667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19872.853107                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19846.126374                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999908                       # Cycle average of tags in use
system.l2.tags.total_refs                   120963512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12125427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.976021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.266500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.934723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.441607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.219099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.122334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.488539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.205036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 946428891                       # Number of tag accesses
system.l2.tags.data_accesses                946428891                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3641280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     145441216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        183808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97497216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    271572544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          518336064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3641280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       183808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3825088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177710336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177710336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2272519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1523394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4243321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8099001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3479816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138991981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           175657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93173940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    259530323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             495351719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3479816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       175657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3655474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169830206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169830206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169830206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3479816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138991981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          175657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93173940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    259530323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            665181924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2718267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2194578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1502717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4239667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008928315250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15107959                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2557115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8099001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776724                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8099001                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58457                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            361947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            372783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            364336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            437026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1747012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            448433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            478561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            463785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            429986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            492110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           441017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           418010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           382205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           384581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           364897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            152617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            242650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           154796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139423                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 316495176362                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39983645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            466433845112                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39578.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58328.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5784998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1594110                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8099001                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2285367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1364868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  583318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  479631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  414083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  356539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  327912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  306418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  282527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  260598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 268174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 401408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 235868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 152214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 119126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  84742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  51326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 172416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 177529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3335845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.571873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.661478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.107883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2023292     60.65%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       633388     18.99%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       153302      4.60%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83748      2.51%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63159      1.89%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56460      1.69%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48343      1.45%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45379      1.36%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       228774      6.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3335845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.953046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.983592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    434.067011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166755    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145702     87.37%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2277      1.37%     88.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12170      7.30%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4327      2.59%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1469      0.88%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              481      0.29%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              215      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               68      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166760                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              511790656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6545408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173967232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               518336064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177710336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    495.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1046399943000                       # Total gap between requests
system.mem_ctrls.avgGap                      96214.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3641280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140452992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       183808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96173888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    271338688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173967232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3479816.340834814589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 134224947.458240360022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 175657.483625583758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91909292.068727836013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 259306837.266862034798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166253080.423203170300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2272519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1523394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4243321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1936734096                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116482208053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142148494                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79450202259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 268422552210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25119976986901                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34040.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51256.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49494.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52153.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63257.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9046623.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11887193220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6318170265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23725120440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7605419940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82601469600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     207841240920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     226793417280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       566772031665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.639912                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 587035047850                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34941400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 424423604150                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11930840040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6341361510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33371524620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6583782420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82601469600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     345852504600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110573405760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       597254888550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.771081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 283212601988                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34941400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 728246050012                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10193783825.581396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46799995641.059265                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        77000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347974002500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169734643000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 876665409000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13082730                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13082730                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13082730                       # number of overall hits
system.cpu1.icache.overall_hits::total       13082730                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        14442                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14442                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        14442                       # number of overall misses
system.cpu1.icache.overall_misses::total        14442                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    489083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    489083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    489083000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    489083000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13097172                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13097172                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13097172                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13097172                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001103                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001103                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001103                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001103                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33865.323362                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33865.323362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33865.323362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33865.323362                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12735                       # number of writebacks
system.cpu1.icache.writebacks::total            12735                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1675                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1675                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1675                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1675                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12767                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12767                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    426505000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    426505000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    426505000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    426505000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000975                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000975                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000975                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000975                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33406.830109                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33406.830109                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33406.830109                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33406.830109                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12735                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13082730                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13082730                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        14442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    489083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    489083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13097172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13097172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33865.323362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33865.323362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1675                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1675                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    426505000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    426505000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33406.830109                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33406.830109                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204664                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12957356                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12735                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1017.460228                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342292500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204664                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975146                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975146                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26207111                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26207111                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15789685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15789685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15789685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15789685                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4480902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4480902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4480902                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4480902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 450172930958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 450172930958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 450172930958                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 450172930958                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20270587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20270587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20270587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20270587                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221054                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100464.801720                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100464.801720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100464.801720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100464.801720                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1964756                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       417245                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34907                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5153                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.285444                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.971279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1777831                       # number of writebacks
system.cpu1.dcache.writebacks::total          1777831                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3400654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3400654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3400654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3400654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080248                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103341478958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103341478958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103341478958                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103341478958                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053291                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053291                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053291                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053291                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95664.587167                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95664.587167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95664.587167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95664.587167                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1777831                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14276125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14276125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2675455                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2675455                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218194014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218194014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16951580                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16951580                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81553.984089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81553.984089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2127362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2127362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47558964000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47558964000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032333                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032333                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86771.704802                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86771.704802                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1513560                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1513560                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1805447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1805447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 231978916458                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 231978916458                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3319007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3319007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.543972                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.543972                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 128488.355769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 128488.355769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1273292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1273292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55782514958                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55782514958                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104823.810653                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104823.810653                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8295500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8295500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47675.287356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47675.287356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095861                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 88977.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88977.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       723000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       723000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6820.754717                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6820.754717                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240363                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240363                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5820.754717                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5820.754717                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103672                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103672                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707527                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707527                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61799038000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61799038000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390640                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390640                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87345.130292                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87345.130292                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707527                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707527                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61091511000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61091511000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390640                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390640                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86345.130292                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86345.130292                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.850830                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18680197                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1787680                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.449408                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342304000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.850830                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45953078                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45953078                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1046400052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53571107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9253646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51996682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9348587                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7931588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4921345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4921345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29796975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23774133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          300                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89352590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80705474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        38269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5344164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175440497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3812376448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3442987200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1632128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227596288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7484592064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20076739                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178946048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78551970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055467                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74228816     94.50%     94.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4289237      5.46%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33916      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78551970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116959944200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40366223073                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44683644303                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2682102100                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          19187426                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1167178917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 430214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714280                       # Number of bytes of host memory used
host_op_rate                                   432296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2932.20                       # Real time elapsed on the host
host_tick_rate                               41190470                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261476024                       # Number of instructions simulated
sim_ops                                    1267581189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120779                       # Number of seconds simulated
sim_ticks                                120778865500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.486905                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12762792                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14423368                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           589369                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18245551                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1479903                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1496406                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16503                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25191707                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5852                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4444                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526883                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20726128                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4951997                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2606154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12176530                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82115024                       # Number of instructions committed
system.cpu0.commit.committedOps              83413774                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    232248164                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.359158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.328103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    204796620     88.18%     88.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11222484      4.83%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6065134      2.61%     95.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2555336      1.10%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1485375      0.64%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       369731      0.16%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       621526      0.27%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       179961      0.08%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4951997      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    232248164                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2459668                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78288482                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18916000                       # Number of loads committed
system.cpu0.commit.membars                    1948998                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1949481      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60580009     72.63%     74.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18920132     22.68%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1878334      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83413774                       # Class of committed instruction
system.cpu0.commit.refs                      20798844                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82115024                       # Number of Instructions Simulated
system.cpu0.committedOps                     83413774                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.911418                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.911418                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180591648                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                62907                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12146612                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97564452                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13749410                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 37198236                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                527620                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               113774                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2040308                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25191707                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16167700                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    212709844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               135576                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100854269                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          341                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1180304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105373                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20806808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14242695                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.421859                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         234107222                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.436966                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.851131                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               168164531     71.83%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39652136     16.94%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20800836      8.89%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3779449      1.61%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  286027      0.12%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  683705      0.29%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   45778      0.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690597      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           234107222                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1461                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     951                       # number of floating regfile writes
system.cpu0.idleCycles                        4963920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              555302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22735401                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.388742                       # Inst execution rate
system.cpu0.iew.exec_refs                    23982290                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2078238                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8243268                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21966457                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701961                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           152632                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2204710                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95471644                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21904052                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           410497                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92936977                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                139373                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27439159                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                527620                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27691526                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       286358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45726                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2811                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3050457                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       321866                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           417                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       327560                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227742                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 71832215                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91663326                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739984                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 53154704                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.383414                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91772012                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119977460                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67148583                       # number of integer regfile writes
system.cpu0.ipc                              0.343475                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.343475                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1949925      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67163919     71.95%     74.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28593      0.03%     74.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57122      0.06%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                571      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                65      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22067830     23.64%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2078541      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            368      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93347473                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1580                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3123                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1532                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1787                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     494299                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005295                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 429165     86.82%     86.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     86.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.01%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     86.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 57847     11.70%     98.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7145      1.45%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91890267                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         421323716                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91661794                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107528133                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92759478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93347473                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2712166                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12057873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30371                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        106012                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4950681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    234107222                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.398738                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.966157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          182146052     77.80%     77.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30348004     12.96%     90.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12943830      5.53%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2890501      1.23%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3103193      1.33%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             762687      0.33%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1404292      0.60%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280957      0.12%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             227706      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      234107222                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.390459                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           875423                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          150596                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21966457                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2204710                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2143                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       239071142                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2486685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               37683394                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60743927                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                614403                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14791199                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18585768                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107160                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125279909                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96442767                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70647411                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 37881478                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1728869                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                527620                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22141172                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9903489                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1581                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125278328                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     121082359                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            699567                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6664768                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        699424                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   322881999                       # The number of ROB reads
system.cpu0.rob.rob_writes                  193105920                       # The number of ROB writes
system.cpu0.timesIdled                         174876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  387                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.721642                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13616197                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14845130                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           742375                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18729501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1087667                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1090414                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2747                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25179317                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1170                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1050                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           679793                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18853721                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4295935                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2364004                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15870558                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73458892                       # Number of instructions committed
system.cpu1.commit.committedOps              74639950                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    176415591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.423092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.412784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    150823500     85.49%     85.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10969100      6.22%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5575659      3.16%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2604064      1.48%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1199909      0.68%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       310060      0.18%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       471624      0.27%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       165740      0.09%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4295935      2.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    176415591                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680305                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69730333                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16393621                       # Number of loads committed
system.cpu1.commit.membars                    1771685                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1771685      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55099553     73.82%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16394671     21.97%     98.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1373865      1.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74639950                       # Class of committed instruction
system.cpu1.commit.refs                      17768536                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73458892                       # Number of Instructions Simulated
system.cpu1.committedOps                     74639950                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.441179                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.441179                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            126209614                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                62777                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12652839                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93707696                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10811589                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39404213                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                680120                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7979                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1693951                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25179317                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15269058                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    162336513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                80595                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      98603737                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1485404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.140411                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15720270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14703864                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.549856                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         178799487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.561879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.941374                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114970351     64.30%     64.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37545862     21.00%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20840205     11.66%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3660871      2.05%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  195479      0.11%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  705125      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  224399      0.13%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  656762      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     433      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           178799487                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         526833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              722483                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21377688                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.479653                       # Inst execution rate
system.cpu1.iew.exec_refs                    20915886                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1406577                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9934521                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20293609                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652609                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           519185                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1544286                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90411998                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19509309                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           507942                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86014451                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                203793                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14151190                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                680120                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14475320                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             679                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3899988                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       169371                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       378608                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        343875                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66802140                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85178135                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735233                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49115130                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.474990                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85330216                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111641220                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62446977                       # number of integer regfile writes
system.cpu1.ipc                              0.409638                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409638                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1771997      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63675330     73.59%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 110      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19668513     22.73%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1406347      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86522393                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     537023                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006207                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 510425     95.05%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26543      4.94%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   55      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85287419                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352455383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85178135                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106184067                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87868056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86522393                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2543942                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15772048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74087                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        179938                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6891008                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    178799487                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.483907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.047691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          131268208     73.42%     73.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26603629     14.88%     88.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13089157      7.32%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2742390      1.53%     97.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2482766      1.39%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             767402      0.43%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1386125      0.78%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             250024      0.14%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209786      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      178799487                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.482486                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           854407                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          165991                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20293609                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1544286                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    312                       # number of misc regfile reads
system.cpu1.numCycles                       179326320                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    62116104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27955913                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54072070                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                763842                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11727351                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8049041                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                63544                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120251298                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91945273                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67142895                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39814566                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1669189                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                680120                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11562632                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13070825                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120251298                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87058905                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            679893                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4809748                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        679891                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   262628890                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183480603                       # The number of ROB writes
system.cpu1.timesIdled                           4836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2921387                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               805438                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4247733                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2169                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                803629                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4815618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9600969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114662                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29521                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3315572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2513770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6631985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2543291                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4728818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260129                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4525461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              967                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1238                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83929                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4728818                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           427                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14413703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14413703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    324663232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324663232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1480                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4815379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4815379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4815379                       # Request fanout histogram
system.membus.respLayer1.occupancy        25042265833                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11564589481                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   120778865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   120778865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 84                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    29603892.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   29057383.756540                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     70398500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   119535502000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1243363500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15907911                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15907911                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15907911                       # number of overall hits
system.cpu0.icache.overall_hits::total       15907911                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       259789                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        259789                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       259789                       # number of overall misses
system.cpu0.icache.overall_misses::total       259789                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6056804999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6056804999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6056804999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6056804999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16167700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16167700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16167700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16167700                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016068                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016068                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016068                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016068                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23314.324313                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23314.324313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23314.324313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23314.324313                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2479                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.564103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226422                       # number of writebacks
system.cpu0.icache.writebacks::total           226422                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33366                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33366                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33366                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33366                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226423                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226423                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5239158499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5239158499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5239158499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5239158499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23138.808774                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23138.808774                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23138.808774                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23138.808774                       # average overall mshr miss latency
system.cpu0.icache.replacements                226422                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15907911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15907911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       259789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       259789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6056804999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6056804999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16167700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16167700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016068                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016068                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23314.324313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23314.324313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33366                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33366                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226423                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226423                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5239158499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5239158499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23138.808774                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23138.808774                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999172                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16134596                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226456                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.248260                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999172                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32561824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32561824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16808086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16808086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16808086                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16808086                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4815843                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4815843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4815843                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4815843                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 339198255438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 339198255438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 339198255438                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 339198255438                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21623929                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21623929                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21623929                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21623929                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.222709                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.222709                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.222709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.222709                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70433.827564                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70433.827564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70433.827564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70433.827564                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19756693                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           355614                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             36                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.556567                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   109.638889                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1914495                       # number of writebacks
system.cpu0.dcache.writebacks::total          1914495                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2907499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2907499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2907499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2907499                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1908344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1908344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1908344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1908344                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 161198060586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 161198060586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 161198060586                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 161198060586                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088251                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088251                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088251                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088251                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84470.127286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84470.127286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84470.127286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84470.127286                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1914495                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16223689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16223689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4173682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4173682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 290366297000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 290366297000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20397371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20397371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.204619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.204619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69570.776355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69570.776355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2318326                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2318326                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1855356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1855356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 156501869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 156501869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84351.396174                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84351.396174                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       584397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        584397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       642161                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       642161                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  48831958438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  48831958438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1226558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1226558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.523547                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.523547                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76043.170541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76043.170541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       589173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       589173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        52988                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        52988                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4696191586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4696191586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88627.455009                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88627.455009                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       652224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       652224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12287                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12287                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    209212000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    209212000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       664511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       664511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17027.101815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17027.101815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5329                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5329                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6958                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6958                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    169928000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    169928000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010471                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010471                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24421.960333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24421.960333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21756000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21756000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19050.788091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19050.788091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20614000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20614000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001752                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001752                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18050.788091                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18050.788091                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3720                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3720                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35121.546961                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35121.546961                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24704000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24704000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.162916                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.162916                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34121.546961                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34121.546961                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992966                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20033967                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1915504                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.458849                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992966                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999780                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999780                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47804922                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47804922                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              197412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              366618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              149062                       # number of demand (read+write) hits
system.l2.demand_hits::total                   713679                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             197412                       # number of overall hits
system.l2.overall_hits::.cpu0.data             366618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                587                       # number of overall hits
system.l2.overall_hits::.cpu1.data             149062                       # number of overall hits
system.l2.overall_hits::total                  713679                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1546765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1017885                       # number of demand (read+write) misses
system.l2.demand_misses::total                2598119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29012                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1546765                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4457                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1017885                       # number of overall misses
system.l2.overall_misses::total               2598119                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2378382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 153444683187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    385150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96480225241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     252688440928                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2378382000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 153444683187                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    385150500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96480225241                       # number of overall miss cycles
system.l2.overall_miss_latency::total    252688440928                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1913383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1166947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3311798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1913383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1166947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3311798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.128131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.808393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.883624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872263                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.784504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.128131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.808393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.883624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872263                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.784504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81979.249966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99203.617348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86414.740857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94784.995595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97258.224480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81979.249966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99203.617348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86414.740857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94784.995595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97258.224480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              98634                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4822                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.454998                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2100788                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260129                       # number of writebacks
system.l2.writebacks::total                    260129                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               22265                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              22265                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1525380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1017076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2575854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1525380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1017076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2242423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4818277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2087623002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 136961030707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    339128002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  86270306742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 225658088453                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2087623002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 136961030707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    339128002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  86270306742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 204934300027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 430592388480                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.128078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.797216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.871927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.128078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.797216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.871927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.454883                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71987.000069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89788.138501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77109.595725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84821.888179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87605.154816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71987.000069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89788.138501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77109.595725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84821.888179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91389.670917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89366.466162                       # average overall mshr miss latency
system.l2.replacements                        7316220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       320487                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           320487                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       320487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       320487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2884623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2884623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2884623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2884623                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2242423                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2242423                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 204934300027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 204934300027                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91389.670917                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91389.670917                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.948276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.924242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1246.575342                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1927.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1655.737705                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1468500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2204499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3672999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.948276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20116.438356                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20040.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20071.032787                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           290                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                292                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          492                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              548                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1110000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1208500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          782                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            840                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.629156                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.652381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2256.097561                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1758.928571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2205.291971                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          487                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9934000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1144500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11078500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.622762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.948276                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.645238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20398.357290                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20809.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20440.036900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          39302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4539025000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3999641500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8538666500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.879547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.927372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98496.734154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101766.869371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100001.949991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1274                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          188                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1462                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4021444000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3599612500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7621056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.855232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89746.345600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92028.749297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90810.105692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        197412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2378382000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    385150500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2763532500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.128131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.883624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81979.249966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86414.740857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82569.915444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2087623002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    339128002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2426751004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.128078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.871927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.144288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71987.000069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77109.595725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72661.566681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       360307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       148686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            508993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1500682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       978583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2479265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148905658187                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92480583741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 241386241928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1860989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1127269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2988258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.806390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.868101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99225.324344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94504.588513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97362.017343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20732                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1480571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       977962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2458533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132939586707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82670694242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215610280949                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.795583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.867550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89789.403350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84533.646749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87698.754074                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          182                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               182                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          430                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             430                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        65500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        65500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.702614                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.702614                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   152.325581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   152.325581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          427                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          427                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8255500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8255500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.697712                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.697712                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.723653                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19333.723653                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999263                       # Cycle average of tags in use
system.l2.tags.total_refs                     8732838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7316469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.193586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.070425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.384167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.498262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.397623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.612485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.360475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.099963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.384570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59464869                       # Number of tag accesses
system.l2.tags.data_accesses                 59464869                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1856000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97645440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        281472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65093184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    143138880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          308014976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1856000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       281472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2137472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16648256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16648256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1525710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1017081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2236545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4812734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15366927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        808464623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2330474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        538945152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1185131847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2550239023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15366927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2330474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17697401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137840805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137840805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137840805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15366927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       808464623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2330474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       538945152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1185131847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2688079828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1517027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1014318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2233524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001921401250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15570                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15570                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7924735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4812734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260129                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4812734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3771                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            285633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            281531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            275364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            238981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            246228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            331146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            436649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            408725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            348023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            360110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           230122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           250701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           281751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           303353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 163118034613                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23991335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            253085540863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33995.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52745.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3767450                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  231576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4812734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1081675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  764273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  504853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  394066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  314570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  259659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  217516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  189701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  165045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  142423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 132307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 244674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 128821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  81815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  67592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  52987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  36700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1055610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.454028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.268523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.499836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       512709     48.57%     48.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       198422     18.80%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56602      5.36%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35414      3.35%     76.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28150      2.67%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22760      2.16%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18511      1.75%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16702      1.58%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166340     15.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1055610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     308.177714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.059512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1768.422195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15403     98.93%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           22      0.14%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           12      0.08%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           37      0.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           21      0.13%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           13      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           29      0.19%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            7      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            3      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            3      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15570                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.465446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.441460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12085     77.62%     77.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              411      2.64%     80.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2497     16.04%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              492      3.16%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.44%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15570                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              307089088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  925888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16407488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               308014976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16648256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2542.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       135.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2550.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  120778837500                       # Total gap between requests
system.mem_ctrls.avgGap                      23808.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1856000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     97089728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       281472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     64916352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    142945536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16407488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15366926.923154449090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 803863553.429387092590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2330473.952001146972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 537481054.580695629120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1183531037.555572986603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 135847343.258908152580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1525710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1017081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2236545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    888716066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  73813655825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156174650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44229886507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 133997107815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2933429410891                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30645.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48379.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35510.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43487.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59912.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11276825.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3627391320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1928011800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16379231400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601041240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9534295680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53190951060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1586704320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86847626820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.063111                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3620264701                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4033120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113125480799                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3909649800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2078028150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17880394980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          737194500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9534295680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53472218700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1349847360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88961629170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.566193                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3029642880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4033120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 113716102620                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                428                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          215                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    144724709.302326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   278102242.982878                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          215    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    944408500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            215                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89663053000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  31115812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15263695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15263695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15263695                       # number of overall hits
system.cpu1.icache.overall_hits::total       15263695                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5363                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5363                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5363                       # number of overall misses
system.cpu1.icache.overall_misses::total         5363                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    425548000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    425548000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    425548000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    425548000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15269058                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15269058                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15269058                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15269058                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000351                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000351                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79348.871900                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79348.871900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79348.871900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79348.871900                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5044                       # number of writebacks
system.cpu1.icache.writebacks::total             5044                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          319                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          319                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    399898500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    399898500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    399898500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    399898500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000330                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000330                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000330                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000330                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79282.018239                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79282.018239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79282.018239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79282.018239                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5044                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15263695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15263695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5363                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5363                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    425548000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    425548000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15269058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15269058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79348.871900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79348.871900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          319                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          319                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    399898500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    399898500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79282.018239                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79282.018239                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15406880                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5076                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3035.240347                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30543160                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30543160                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15295097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15295097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15295097                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15295097                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4200656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4200656                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4200656                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4200656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 289026616493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 289026616493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 289026616493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 289026616493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19495753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19495753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19495753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19495753                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215465                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68805.114366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68805.114366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68805.114366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68805.114366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5758730                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9804                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78598                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            134                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.268149                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.164179                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1166754                       # number of writebacks
system.cpu1.dcache.writebacks::total          1166754                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3039872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3039872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3039872                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3039872                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1160784                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1160784                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1160784                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1160784                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 100525208500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 100525208500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 100525208500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 100525208500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059540                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059540                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059540                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059540                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86601.132080                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86601.132080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86601.132080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86601.132080                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1166754                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15107971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15107971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3604874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3604874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 242522026000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 242522026000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18712845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18712845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67276.145019                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67276.145019                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2483801                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2483801                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1121073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1121073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96473548500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96473548500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86054.653444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86054.653444                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       187126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        187126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46504590493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46504590493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       782908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       782908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.760986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.760986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78056.387224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78056.387224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       556071                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       556071                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39711                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39711                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4051660000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4051660000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050722                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050722                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102028.657047                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102028.657047                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583049                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583049                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8085                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8085                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    207974000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    207974000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25723.438466                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25723.438466                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7977                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7977                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    191317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    191317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013494                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013494                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23983.640466                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23983.640466                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       590526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       590526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          394                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          394                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3206000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3206000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       590920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       590920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8137.055838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8137.055838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          394                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          394                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2815000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2815000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7144.670051                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7144.670051                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        73500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        73500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     18404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     18404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1050                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1050                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.516190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.516190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33956.642066                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33956.642066                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     17862500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     17862500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.515238                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.515238                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33017.560074                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33017.560074                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.808902                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17640734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1168915                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.091546                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.808902                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42526603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42526603                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120778865500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3222743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       580616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2992227                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7056091                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4115167                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             972                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92471                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2991275                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          612                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       679270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5746522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3503572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9944496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28982144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244984192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       645632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149356800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423968768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11436273                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16867072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14750241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182325                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12090418     81.97%     81.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2630302     17.83%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29521      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14750241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6629163584                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2874695991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339699872                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1754455066                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7597936                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
