[ START MERGED ]
jtdi[0]_keep jtaghub16_jtdi
pwm_clk_div/n140 pwm_clk_div/n4613
protocol_interface/n10528 protocol_interface/n1390
jtaghub16_er2_tdo0 UniboardTop_reveal_coretop_instance/er2_tdo[0]
UniboardTop_reveal_coretop_instance/jtck[0] jtaghub16_jtck
UniboardTop_reveal_coretop_instance/jshift[0] jtaghub16_jshift
UniboardTop_reveal_coretop_instance/jrstn[0] jtaghub16_jrstn
UniboardTop_reveal_coretop_instance/jce2[0] jtaghub16_jce2
UniboardTop_reveal_coretop_instance/ip_enable[0] jtaghub16_ip_enable0
UniboardTop_reveal_coretop_instance/n110 jtaghub16_jtck
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/n112 jtaghub16_jrstn
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
n26078
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/jtag_int_u/GND_net
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/GND_net
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg178256178256/scuba_vlo
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg178256178256/scuba_vhi
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/GND_net
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/scuba_vlo
protocol_interface/uart_input/baud_gen/GND_net
protocol_interface/uart_output/baud_gen/GND_net
motor_pwm/left/GND_net
motor_pwm/right/GND_net
rc_receiver/recv_ch1/GND_net
rc_receiver/recv_ch2/GND_net
rc_receiver/recv_ch3/GND_net
rc_receiver/recv_ch4/GND_net
rc_receiver/recv_ch7/GND_net
rc_receiver/recv_ch8/GND_net
pwm_clk_div/GND_net
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/jtag_int_u/bit_cnt_1948_add_4_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/jtag_int_u/bit_cnt_1948_add_4_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/jtag_int_u/bit_cnt_1948_add_4_7/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/jtag_int_u/bit_cnt_1948_add_4_7/CO
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_70_add_2_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_70_add_2_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_wr_addr_cntr_1949_add_4_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_wr_addr_cntr_1949_add_4_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_wr_addr_cntr_1949_add_4_9/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_wr_addr_cntr_1949_add_4_9/CO
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_70_add_2_9/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_70_add_2_9/CO
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_rd_addr_cntr_1941_add_4_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_rd_addr_cntr_1941_add_4_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_68_add_2_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_68_add_2_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_rd_addr_cntr_1941_add_4_9/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/tm_rd_addr_cntr_1941_add_4_9/CO
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_68_add_2_9/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/tm_u/sub_68_add_2_9/CO
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/scuba_vhi
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/te_precnt_1950_add_4_1/S0
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/te_precnt_1950_add_4_1/CI
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/te_precnt_1950_add_4_17/S1
UniboardTop_reveal_coretop_instance/uniboardtop_la0_inst_0/trig_u/te_0/te_precnt_1950_add_4_17/CO
UniboardTop_reveal_coretop_instance/jupdate[0]
protocol_interface/uart_input/baud_gen/sub_1547_add_2_24/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_24/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_26/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_26/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_2/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_2/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_2/CI
protocol_interface/uart_input/baud_gen/sub_1547_add_2_18/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_18/S0
protocol_interface/uart_input/baud_gen/count_1946_add_4_1/S0
protocol_interface/uart_input/baud_gen/count_1946_add_4_1/CI
protocol_interface/uart_input/baud_gen/sub_1547_add_2_28/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_28/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_30/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_30/S0
protocol_interface/uart_input/baud_gen/count_1946_add_4_33/S1
protocol_interface/uart_input/baud_gen/count_1946_add_4_33/CO
protocol_interface/uart_input/baud_gen/sub_1547_add_2_32/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_32/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_8/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_8/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_cout/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_cout/CO
protocol_interface/uart_input/baud_gen/sub_1547_add_2_16/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_16/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_10/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_10/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_22/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_22/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_4/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_4/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_6/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_6/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_12/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_12/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_20/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_20/S0
protocol_interface/uart_input/baud_gen/sub_1547_add_2_14/S1
protocol_interface/uart_input/baud_gen/sub_1547_add_2_14/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_2/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_2/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_2/CI
protocol_interface/uart_output/baud_gen/sub_1549_add_2_4/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_4/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_6/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_6/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_8/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_8/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_10/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_10/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_12/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_12/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_14/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_14/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_16/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_16/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_18/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_18/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_20/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_20/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_22/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_22/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_24/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_24/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_26/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_26/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_28/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_28/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_30/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_30/S0
protocol_interface/uart_output/baud_gen/count_1947_add_4_1/S0
protocol_interface/uart_output/baud_gen/count_1947_add_4_1/CI
protocol_interface/uart_output/baud_gen/sub_1549_add_2_32/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_32/S0
protocol_interface/uart_output/baud_gen/sub_1549_add_2_cout/S1
protocol_interface/uart_output/baud_gen/sub_1549_add_2_cout/CO
protocol_interface/uart_output/baud_gen/count_1947_add_4_33/S1
protocol_interface/uart_output/baud_gen/count_1947_add_4_33/CO
motor_pwm/left/add_1930_1/S0
motor_pwm/left/add_1930_1/CI
motor_pwm/left/add_1930_9/CO
motor_pwm/left/add_9_1/S0
motor_pwm/left/add_9_1/CI
motor_pwm/left/add_9_13/CO
motor_pwm/right/add_9_13/CO
motor_pwm/right/add_1929_1/S0
motor_pwm/right/add_1929_1/CI
motor_pwm/right/add_1929_9/CO
motor_pwm/right/add_9_1/S0
motor_pwm/right/add_9_1/CI
rc_receiver/recv_ch1/add_1414_1/S0
rc_receiver/recv_ch1/add_1414_1/CI
rc_receiver/recv_ch1/sub_57_add_2_1/S0
rc_receiver/recv_ch1/sub_57_add_2_1/CI
rc_receiver/recv_ch1/add_1414_17/S1
rc_receiver/recv_ch1/add_1414_17/CO
rc_receiver/recv_ch1/sub_57_add_2_9/S1
rc_receiver/recv_ch1/sub_57_add_2_9/CO
rc_receiver/recv_ch2/sub_58_add_2_1/S0
rc_receiver/recv_ch2/sub_58_add_2_1/CI
rc_receiver/recv_ch2/add_1418_1/S0
rc_receiver/recv_ch2/add_1418_1/CI
rc_receiver/recv_ch2/add_1418_17/S1
rc_receiver/recv_ch2/add_1418_17/CO
rc_receiver/recv_ch2/sub_58_add_2_9/S1
rc_receiver/recv_ch2/sub_58_add_2_9/CO
rc_receiver/recv_ch3/sub_59_add_2_9/S1
rc_receiver/recv_ch3/sub_59_add_2_9/CO
rc_receiver/recv_ch3/add_1422_1/S0
rc_receiver/recv_ch3/add_1422_1/CI
rc_receiver/recv_ch3/add_1422_17/S1
rc_receiver/recv_ch3/add_1422_17/CO
rc_receiver/recv_ch3/sub_59_add_2_1/S0
rc_receiver/recv_ch3/sub_59_add_2_1/CI
rc_receiver/recv_ch4/add_1426_1/S0
rc_receiver/recv_ch4/add_1426_1/CI
rc_receiver/recv_ch4/add_1426_17/S1
rc_receiver/recv_ch4/add_1426_17/CO
rc_receiver/recv_ch4/sub_60_add_2_1/S0
rc_receiver/recv_ch4/sub_60_add_2_1/CI
rc_receiver/recv_ch4/sub_60_add_2_9/S1
rc_receiver/recv_ch4/sub_60_add_2_9/CO
rc_receiver/recv_ch7/sub_61_add_2_1/S0
rc_receiver/recv_ch7/sub_61_add_2_1/CI
rc_receiver/recv_ch7/add_1430_1/S0
rc_receiver/recv_ch7/add_1430_1/CI
rc_receiver/recv_ch7/sub_61_add_2_9/S1
rc_receiver/recv_ch7/sub_61_add_2_9/CO
rc_receiver/recv_ch7/add_1430_17/S1
rc_receiver/recv_ch7/add_1430_17/CO
rc_receiver/recv_ch8/add_1434_1/S0
rc_receiver/recv_ch8/add_1434_1/CI
rc_receiver/recv_ch8/add_1434_17/S1
rc_receiver/recv_ch8/add_1434_17/CO
rc_receiver/recv_ch8/sub_62_add_2_1/S0
rc_receiver/recv_ch8/sub_62_add_2_1/CI
rc_receiver/recv_ch8/sub_62_add_2_9/S1
rc_receiver/recv_ch8/sub_62_add_2_9/CO
pwm_clk_div/count_1945_add_4_33/S1
pwm_clk_div/count_1945_add_4_33/CO
pwm_clk_div/add_18079_2/S1
pwm_clk_div/add_18079_2/S0
pwm_clk_div/add_18079_2/CI
pwm_clk_div/add_18079_4/S1
pwm_clk_div/add_18079_4/S0
pwm_clk_div/add_18079_6/S1
pwm_clk_div/add_18079_6/S0
pwm_clk_div/add_18079_8/S1
pwm_clk_div/add_18079_8/S0
pwm_clk_div/add_18079_10/S1
pwm_clk_div/add_18079_10/S0
pwm_clk_div/add_18079_12/S1
pwm_clk_div/add_18079_12/S0
pwm_clk_div/add_18079_14/S1
pwm_clk_div/add_18079_14/S0
pwm_clk_div/add_18079_16/S1
pwm_clk_div/add_18079_16/S0
pwm_clk_div/add_18079_18/S1
pwm_clk_div/add_18079_18/S0
pwm_clk_div/add_18079_20/S1
pwm_clk_div/add_18079_20/S0
pwm_clk_div/add_18079_22/S1
pwm_clk_div/add_18079_22/S0
pwm_clk_div/add_18079_24/S1
pwm_clk_div/add_18079_24/S0
pwm_clk_div/add_18079_26/S1
pwm_clk_div/add_18079_26/S0
pwm_clk_div/add_18079_28/S1
pwm_clk_div/add_18079_28/S0
pwm_clk_div/add_18079_30/S1
pwm_clk_div/add_18079_30/S0
pwm_clk_div/add_18079_32/S0
pwm_clk_div/add_18079_32/CO
pwm_clk_div/count_1945_add_4_1/S0
pwm_clk_div/count_1945_add_4_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.4.1.213 -- WARNING: Map write only section -- Sun Jan 10 00:10:52 2016

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE ;
LOCATE COMP "rc_ch8" SITE "41" ;
LOCATE COMP "rc_ch7" SITE "42" ;
LOCATE COMP "rc_ch4" SITE "43" ;
LOCATE COMP "rc_ch3" SITE "44" ;
LOCATE COMP "rc_ch2" SITE "45" ;
LOCATE COMP "rc_ch1" SITE "47" ;
LOCATE COMP "clk_12MHz" SITE "128" ;
LOCATE COMP "uart_rx" SITE "133" ;
LOCATE COMP "debug[0]" SITE "111" ;
LOCATE COMP "debug[1]" SITE "112" ;
LOCATE COMP "debug[2]" SITE "113" ;
LOCATE COMP "debug[3]" SITE "114" ;
LOCATE COMP "debug[4]" SITE "115" ;
LOCATE COMP "debug[5]" SITE "117" ;
LOCATE COMP "debug[6]" SITE "119" ;
LOCATE COMP "debug[7]" SITE "121" ;
LOCATE COMP "debug[8]" SITE "122" ;
LOCATE COMP "motor_pwm_r" SITE "6" ;
LOCATE COMP "motor_pwm_l" SITE "5" ;
LOCATE COMP "signal_light" SITE "57" ;
LOCATE COMP "expansion5" SITE "62" ;
LOCATE COMP "expansion4" SITE "61" ;
LOCATE COMP "expansion3" SITE "60" ;
LOCATE COMP "expansion2" SITE "59" ;
LOCATE COMP "expansion1" SITE "58" ;
LOCATE COMP "Stepper_A_En" SITE "69" ;
LOCATE COMP "Stepper_A_M2" SITE "73" ;
LOCATE COMP "Stepper_A_M1" SITE "71" ;
LOCATE COMP "Stepper_A_M0" SITE "70" ;
LOCATE COMP "Stepper_A_Dir" SITE "75" ;
LOCATE COMP "Stepper_A_Step" SITE "74" ;
LOCATE COMP "Stepper_Z_En" SITE "77" ;
LOCATE COMP "Stepper_Z_M2" SITE "82" ;
LOCATE COMP "Stepper_Z_M1" SITE "81" ;
LOCATE COMP "Stepper_Z_M0" SITE "78" ;
LOCATE COMP "Stepper_Z_Dir" SITE "84" ;
LOCATE COMP "Stepper_Z_Step" SITE "83" ;
LOCATE COMP "Stepper_Y_En" SITE "96" ;
LOCATE COMP "Stepper_Y_M2" SITE "93" ;
LOCATE COMP "Stepper_Y_M1" SITE "94" ;
LOCATE COMP "Stepper_Y_M0" SITE "95" ;
LOCATE COMP "Stepper_Y_Dir" SITE "86" ;
LOCATE COMP "Stepper_Y_Step" SITE "87" ;
LOCATE COMP "Stepper_X_En" SITE "105" ;
LOCATE COMP "Stepper_X_M2" SITE "100" ;
LOCATE COMP "Stepper_X_M1" SITE "103" ;
LOCATE COMP "Stepper_X_M0" SITE "104" ;
LOCATE COMP "Stepper_X_Dir" SITE "98" ;
LOCATE COMP "Stepper_X_Step" SITE "99" ;
LOCATE COMP "status_led[0]" SITE "110" ;
LOCATE COMP "status_led[1]" SITE "109" ;
LOCATE COMP "status_led[2]" SITE "107" ;
LOCATE COMP "uart_tx" SITE "132" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
