Analysis & Synthesis report for processor
Mon Aug 12 16:54:19 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated
 17. Source assignments for operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated
 18. Source assignments for RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated
 19. Parameter Settings for Inferred Entity Instance: operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1
 20. Parameter Settings for Inferred Entity Instance: operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0
 21. Parameter Settings for Inferred Entity Instance: RAM:randomaccessmemory|altsyncram:ram_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff15"
 24. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff14"
 25. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff13"
 26. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff12"
 27. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff11"
 28. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff10"
 29. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff9"
 30. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff8"
 31. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff7"
 32. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff6"
 33. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff5"
 34. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff4"
 35. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff3"
 36. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff2"
 37. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff1"
 38. Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff0"
 39. Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff3"
 40. Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff2"
 41. Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff1"
 42. Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff0"
 43. Port Connectivity Checks: "control:controlunit|reg4:statereg"
 44. Port Connectivity Checks: "control:controlunit"
 45. Port Connectivity Checks: "operational:operationalunit|comparator16:comp1"
 46. Port Connectivity Checks: "operational:operationalunit|comparator16:comp0"
 47. Port Connectivity Checks: "RAM:randomaccessmemory"
 48. Port Connectivity Checks: "ROM:readonlymemory"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 12 16:54:19 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processor                                       ;
; Top-level Entity Name              ; processor                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 95                                              ;
;     Total combinational functions  ; 75                                              ;
;     Dedicated logic registers      ; 83                                              ;
; Total registers                    ; 83                                              ;
; Total pins                         ; 65                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,152                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                   ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; processor.vhd                              ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd                              ;         ;
; ROM.vhd                                    ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd                                    ;         ;
; RAM.vhd                                    ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd                                    ;         ;
; operational.vhd                            ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd                            ;         ;
; mux3x1_16bits.vhd                          ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd                          ;         ;
; regfile.vhd                                ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd                                ;         ;
; comparator16.vhd                           ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd                           ;         ;
; alu.vhd                                    ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd                                    ;         ;
; control.vhd                                ; yes             ; Auto-Found VHDL File                                  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd                                ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                     ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; /home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_j9i1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf                     ;         ;
; db/processor.ram0_regfile_4c9f4da2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.ram0_regfile_4c9f4da2.hdl.mif ;         ;
; db/altsyncram_5ki1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf                     ;         ;
; db/altsyncram_c0l1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_c0l1.tdf                     ;         ;
; db/processor.ram0_RAM_15119.hdl.mif        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.ram0_RAM_15119.hdl.mif        ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 95    ;
;                                             ;       ;
; Total combinational functions               ; 75    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 30    ;
;     -- 3 input functions                    ; 28    ;
;     -- <=2 input functions                  ; 17    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 60    ;
;     -- arithmetic mode                      ; 15    ;
;                                             ;       ;
; Total registers                             ; 83    ;
;     -- Dedicated logic registers            ; 83    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 65    ;
; Total memory bits                           ; 1152  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 99    ;
; Total fan-out                               ; 892   ;
; Average fan-out                             ; 3.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |processor                                   ; 75 (1)            ; 83 (0)       ; 1152        ; 0            ; 0       ; 0         ; 65   ; 0            ; |processor                                                                                             ; work         ;
;    |RAM:randomaccessmemory|                  ; 1 (1)             ; 5 (5)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|RAM:randomaccessmemory                                                                      ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0                                                 ; work         ;
;          |altsyncram_c0l1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated                  ; work         ;
;    |ROM:readonlymemory|                      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|ROM:readonlymemory                                                                          ; work         ;
;    |control:controlunit|                     ; 25 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit                                                                         ; work         ;
;       |combinacional:comb|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|combinacional:comb                                                      ; work         ;
;       |instreg:instructionreg|               ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg                                                  ; work         ;
;          |flipflop:ff0|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff0                                     ; work         ;
;          |flipflop:ff13|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff13                                    ; work         ;
;          |flipflop:ff14|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff14                                    ; work         ;
;          |flipflop:ff15|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff15                                    ; work         ;
;          |flipflop:ff1|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff1                                     ; work         ;
;          |flipflop:ff2|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff2                                     ; work         ;
;          |flipflop:ff4|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff4                                     ; work         ;
;          |flipflop:ff5|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|instreg:instructionreg|flipflop:ff5                                     ; work         ;
;       |pc:programcounter|                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|pc:programcounter                                                       ; work         ;
;       |reg4:statereg|                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|reg4:statereg                                                           ; work         ;
;          |flipflop:ff0|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|reg4:statereg|flipflop:ff0                                              ; work         ;
;          |flipflop:ff1|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|reg4:statereg|flipflop:ff1                                              ; work         ;
;          |flipflop:ff2|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:controlunit|reg4:statereg|flipflop:ff2                                              ; work         ;
;    |operational:operationalunit|             ; 37 (0)            ; 40 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|operational:operationalunit                                                                 ; work         ;
;       |mux3x1_16bits:mux|                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|operational:operationalunit|mux3x1_16bits:mux                                               ; work         ;
;       |regfile:reg|                          ; 19 (19)           ; 40 (40)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|operational:operationalunit|regfile:reg                                                     ; work         ;
;          |altsyncram:reg_rtl_0|              ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0                                ; work         ;
;             |altsyncram_5ki1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/processor.ram0_RAM_15119.hdl.mif        ;
; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; db/processor.ram0_regfile_4c9f4da2.hdl.mif ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                       ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+
; ROM:readonlymemory|data_output[3,6,7,11]                             ; Stuck at GND due to stuck port data_in                                   ;
; control:controlunit|instreg:instructionreg|flipflop:ff11|q           ; Stuck at GND due to stuck port data_in                                   ;
; control:controlunit|instreg:instructionreg|flipflop:ff7|q            ; Stuck at GND due to stuck port data_in                                   ;
; control:controlunit|instreg:instructionreg|flipflop:ff6|q            ; Stuck at GND due to stuck port data_in                                   ;
; control:controlunit|instreg:instructionreg|flipflop:ff3|q            ; Stuck at GND due to stuck port data_in                                   ;
; RAM:randomaccessmemory|temp_address[3,6,7]                           ; Stuck at GND due to stuck port data_in                                   ;
; ROM:readonlymemory|data_output[13]                                   ; Merged with ROM:readonlymemory|data_output[12]                           ;
; control:controlunit|instreg:instructionreg|flipflop:ff12|q           ; Merged with control:controlunit|instreg:instructionreg|flipflop:ff13|q   ;
; control:controlunit|reg4:statereg|flipflop:ff3|q                     ; Stuck at GND due to stuck port data_in                                   ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7,8]        ; Stuck at GND due to stuck port data_in                                   ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[6..8]       ; Stuck at GND due to stuck port data_in                                   ;
; operational:operationalunit|regfile:reg|Rq_data[0..15]               ; Lost fanout                                                              ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[0..5,9..40] ; Lost fanout                                                              ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[40]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[38] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[38]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[36] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[36]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[34] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[34]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[32] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[32]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[30] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[30]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[28] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[28]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[26] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[26]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[24] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[24]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[22] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[22]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[20] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[20]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[18] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[18]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[16] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[16]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[14] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[14]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[12] ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[12]         ; Merged with operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ;
; Total Number of Removed Registers = 88                               ;                                                                          ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+-------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                               ; Reason for Removal        ; Registers Removed due to This Register                        ;
+-------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[6] ; Stuck at GND              ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[9],  ;
;                                                             ; due to stuck port data_in ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[0],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[1],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[2],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[3],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[4],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[5],  ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[10], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[39], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[40], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[37], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[38], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[35], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[36], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[33], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[34], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[31], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[32], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[29], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[30], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[27], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[28], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[25], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[26], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[23], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[24], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[21], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[22], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[19], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[20], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[17], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[18], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[15], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[16], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[13], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[14], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[11], ;
;                                                             ;                           ; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[12]  ;
; ROM:readonlymemory|data_output[3]                           ; Stuck at GND              ; control:controlunit|instreg:instructionreg|flipflop:ff3|q,    ;
;                                                             ; due to stuck port data_in ; RAM:randomaccessmemory|temp_address[3]                        ;
; ROM:readonlymemory|data_output[6]                           ; Stuck at GND              ; control:controlunit|instreg:instructionreg|flipflop:ff6|q,    ;
;                                                             ; due to stuck port data_in ; RAM:randomaccessmemory|temp_address[6]                        ;
; ROM:readonlymemory|data_output[7]                           ; Stuck at GND              ; control:controlunit|instreg:instructionreg|flipflop:ff7|q,    ;
;                                                             ; due to stuck port data_in ; RAM:randomaccessmemory|temp_address[7]                        ;
; ROM:readonlymemory|data_output[11]                          ; Stuck at GND              ; control:controlunit|instreg:instructionreg|flipflop:ff11|q    ;
;                                                             ; due to stuck port data_in ;                                                               ;
+-------------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 83    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; 1       ;
; Total number of inverted registers = 1                       ;         ;
+--------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[8]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[12] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[14] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[16] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[18] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[20] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[22] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[24] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[26] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[28] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[30] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[32] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[34] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[36] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[38] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[40] ; operational:operationalunit|regfile:reg|reg_rtl_0 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[0]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[1]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[2]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[3]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[4]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[5]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[6]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[7]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[8]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[9]  ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[10] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[11] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[12] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[13] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[14] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[15] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[16] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[17] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[18] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[19] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[20] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[21] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[22] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[23] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[24] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[25] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[26] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[27] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[28] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[29] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[30] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[31] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[32] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[33] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[34] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[35] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[36] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[37] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[38] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[39] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
; operational:operationalunit|regfile:reg|reg_rtl_1_bypass[40] ; operational:operationalunit|regfile:reg|reg_rtl_1 ;
+--------------------------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                          ;
+------------------------------------------------------------+---------------------------------------------------+------+
; Register Name                                              ; Megafunction                                      ; Type ;
+------------------------------------------------------------+---------------------------------------------------+------+
; control:controlunit|instreg:instructionreg|flipflop:ff10|q ; operational:operationalunit|regfile:reg|reg_rtl_1 ; RAM  ;
; control:controlunit|instreg:instructionreg|flipflop:ff9|q  ; operational:operationalunit|regfile:reg|reg_rtl_1 ; RAM  ;
; control:controlunit|instreg:instructionreg|flipflop:ff8|q  ; operational:operationalunit|regfile:reg|reg_rtl_1 ; RAM  ;
; RAM:randomaccessmemory|data_output[0..15]                  ; RAM:randomaccessmemory|ram_rtl_0                  ; RAM  ;
+------------------------------------------------------------+---------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |processor|operational:operationalunit|mux3x1_16bits:mux|D[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1 ;
+------------------------------------+--------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                      ; Type                        ;
+------------------------------------+--------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                     ;
; WIDTH_A                            ; 16                                         ; Untyped                     ;
; WIDTHAD_A                          ; 4                                          ; Untyped                     ;
; NUMWORDS_A                         ; 16                                         ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WIDTH_B                            ; 16                                         ; Untyped                     ;
; WIDTHAD_B                          ; 4                                          ; Untyped                     ;
; NUMWORDS_B                         ; 16                                         ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                     ;
; BYTE_SIZE                          ; 8                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; INIT_FILE                          ; db/processor.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_j9i1                            ; Untyped                     ;
+------------------------------------+--------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0 ;
+------------------------------------+--------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                      ; Type                        ;
+------------------------------------+--------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                     ;
; WIDTH_A                            ; 16                                         ; Untyped                     ;
; WIDTHAD_A                          ; 4                                          ; Untyped                     ;
; NUMWORDS_A                         ; 16                                         ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                     ;
; WIDTH_B                            ; 16                                         ; Untyped                     ;
; WIDTHAD_B                          ; 4                                          ; Untyped                     ;
; NUMWORDS_B                         ; 16                                         ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                     ;
; BYTE_SIZE                          ; 8                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                     ;
; INIT_FILE                          ; db/processor.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_5ki1                            ; Untyped                     ;
+------------------------------------+--------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:randomaccessmemory|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------+-------------------+
; Parameter Name                     ; Value                               ; Type              ;
+------------------------------------+-------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped           ;
; WIDTH_A                            ; 16                                  ; Untyped           ;
; WIDTHAD_A                          ; 8                                   ; Untyped           ;
; NUMWORDS_A                         ; 256                                 ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped           ;
; WIDTH_B                            ; 16                                  ; Untyped           ;
; WIDTHAD_B                          ; 8                                   ; Untyped           ;
; NUMWORDS_B                         ; 256                                 ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped           ;
; BYTE_SIZE                          ; 8                                   ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                            ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped           ;
; INIT_FILE                          ; db/processor.ram0_RAM_15119.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped           ;
; ENABLE_ECC                         ; FALSE                               ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_c0l1                     ; Untyped           ;
+------------------------------------+-------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 3                                                            ;
; Entity Instance                           ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                           ;
;     -- NUMWORDS_A                         ; 16                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 16                                                           ;
;     -- NUMWORDS_B                         ; 16                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                           ;
;     -- NUMWORDS_A                         ; 16                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 16                                                           ;
;     -- NUMWORDS_B                         ; 16                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; RAM:randomaccessmemory|altsyncram:ram_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                           ;
;     -- NUMWORDS_A                         ; 256                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 16                                                           ;
;     -- NUMWORDS_B                         ; 256                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
+-------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff15"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff14"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff13"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff12"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff11"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff10"                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff9"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff8"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff7"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff6"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff5"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff4"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff3"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff2"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff1"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|instreg:instructionreg|flipflop:ff0"                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff3"                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff2"                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff1"                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|reg4:statereg|flipflop:ff0"                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit|reg4:statereg"                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; load  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:controlunit"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i_rd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational:operationalunit|comparator16:comp1"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; gt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational:operationalunit|comparator16:comp0"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "RAM:randomaccessmemory" ;
+------------+-------+----------+--------------------+
; Port       ; Type  ; Severity ; Details            ;
+------------+-------+----------+--------------------+
; mem_enable ; Input ; Info     ; Stuck at VCC       ;
+------------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ROM:readonlymemory" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; rom_enable ; Input ; Info     ; Stuck at VCC   ;
+------------+-------+----------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 12 16:54:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12125): Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: processor-hardware
    Info (12023): Found entity 1: processor
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at processor.vhd(14): used implicit default value for signal "c_rfwdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at processor.vhd(18): object "c_ird" assigned a value but never read
Warning (12125): Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ROM-behav
    Info (12023): Found entity 1: ROM
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:readonlymemory"
Warning (10492): VHDL Process Statement warning at ROM.vhd(34): signal "rom_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RAM-behav
    Info (12023): Found entity 1: RAM
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:randomaccessmemory"
Warning (10492): VHDL Process Statement warning at RAM.vhd(38): signal "mem_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: operational-behav
    Info (12023): Found entity 1: operational
Info (12128): Elaborating entity "operational" for hierarchy "operational:operationalunit"
Warning (10036): Verilog HDL or VHDL warning at operational.vhd(23): object "dummy0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at operational.vhd(23): object "dummy1" assigned a value but never read
Warning (12125): Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux3x1_16bits-behavior
    Info (12023): Found entity 1: mux3x1_16bits
Info (12128): Elaborating entity "mux3x1_16bits" for hierarchy "operational:operationalunit|mux3x1_16bits:mux"
Warning (12125): Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: regfile-behavior
    Info (12023): Found entity 1: regfile
Info (12128): Elaborating entity "regfile" for hierarchy "operational:operationalunit|regfile:reg"
Warning (10492): VHDL Process Statement warning at regfile.vhd(29): signal "W_wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparator16-behavior
    Info (12023): Found entity 1: comparator16
Info (12128): Elaborating entity "comparator16" for hierarchy "operational:operationalunit|comparator16:comp0"
Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alu-behavior
    Info (12023): Found entity 1: alu
Info (12128): Elaborating entity "alu" for hierarchy "operational:operationalunit|alu:alu0"
Warning (12090): Entity "mux" obtained from "control.vhd" instead of from Quartus II megafunction library
Warning (12125): Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project
    Info (12022): Found design unit 1: flipflop-behavioral
    Info (12022): Found design unit 2: reg4-structural
    Info (12022): Found design unit 3: combinacional-comb
    Info (12022): Found design unit 4: instreg-behav
    Info (12022): Found design unit 5: pc-behavioral
    Info (12022): Found design unit 6: adder-behavioral
    Info (12022): Found design unit 7: mux-behavioral
    Info (12022): Found design unit 8: control-controller
    Info (12023): Found entity 1: flipflop
    Info (12023): Found entity 2: reg4
    Info (12023): Found entity 3: combinacional
    Info (12023): Found entity 4: instreg
    Info (12023): Found entity 5: pc
    Info (12023): Found entity 6: adder
    Info (12023): Found entity 7: mux
    Info (12023): Found entity 8: control
Info (12128): Elaborating entity "control" for hierarchy "control:controlunit"
Info (12128): Elaborating entity "reg4" for hierarchy "control:controlunit|reg4:statereg"
Info (12128): Elaborating entity "flipflop" for hierarchy "control:controlunit|reg4:statereg|flipflop:ff0"
Warning (10492): VHDL Process Statement warning at control.vhd(20): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "combinacional" for hierarchy "control:controlunit|combinacional:comb"
Info (12128): Elaborating entity "instreg" for hierarchy "control:controlunit|instreg:instructionreg"
Info (12128): Elaborating entity "pc" for hierarchy "control:controlunit|pc:programcounter"
Info (12128): Elaborating entity "adder" for hierarchy "control:controlunit|adder:add"
Info (12128): Elaborating entity "mux" for hierarchy "control:controlunit|mux:multiplexador"
Warning (276020): Inferred RAM node "operational:operationalunit|regfile:reg|reg_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "operational:operationalunit|regfile:reg|reg_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "operational:operationalunit|regfile:reg|reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "operational:operationalunit|regfile:reg|reg_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:randomaccessmemory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram0_RAM_15119.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1"
Info (12133): Instantiated megafunction "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram0_regfile_4c9f4da2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9i1.tdf
    Info (12023): Found entity 1: altsyncram_j9i1
Info (12130): Elaborated megafunction instantiation "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0"
Info (12133): Instantiated megafunction "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram0_regfile_4c9f4da2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ki1.tdf
    Info (12023): Found entity 1: altsyncram_5ki1
Info (12130): Elaborated megafunction instantiation "RAM:randomaccessmemory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:randomaccessmemory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram0_RAM_15119.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c0l1.tdf
    Info (12023): Found entity 1: altsyncram_c0l1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a15"
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IR_data[3]" is stuck at GND
    Warning (13410): Pin "IR_data[6]" is stuck at GND
    Warning (13410): Pin "IR_data[7]" is stuck at GND
    Warning (13410): Pin "IR_data[11]" is stuck at GND
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 112 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 653 megabytes
    Info: Processing ended: Mon Aug 12 16:54:19 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


