{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx_64.v@548:558@HdlIdDef", "        save_ip_payload_axis_tuser_reg <= s_ip_payload_axis_tuser;\n    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx_64.v@324:334", "        save_axis_tuser_reg <= s_axis_tuser;\n    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@549:559", "    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@550:560", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@280:290", "        arp_tpa_reg <= s_arp_tpa;\n    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@282:292", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@255:265", "        arp_tpa_reg <= s_arp_tpa;\n    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@409:419", "        last_word_data_reg <= m_eth_payload_axis_tdata_int;\n    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@256:266", "    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@281:291", "    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@325:335", "    end\nend\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@550:560", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@256:266", "    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@593:603", "    end\nend\n\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@326:336", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@404:414", "        last_word_data_reg <= m_ip_payload_axis_tdata_int;\n    end\nend\n\n// output datapath logic\nreg [7:0] m_ip_payload_axis_tdata_reg = 8'd0;\nreg       m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg       m_ip_payload_axis_tlast_reg = 1'b0;\nreg       m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_ip_payload_axis_tdata_reg = 8'd0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@460:470", "        last_word_keep_reg <= m_ip_payload_axis_tkeep_int;\n    end\nend\n\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@410:420", "    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@326:336", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@282:292", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@592:602", "        save_eth_payload_axis_tuser_reg <= s_eth_payload_axis_tuser;\n    end\nend\n\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@461:471", "    end\nend\n\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@410:420", "    end\nend\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"]], "Diff Content": {"Delete": [[553, "reg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\n"]], "Add": [[553, "reg [63:0] m_eth_payload_axis_tdata_reg = 64'd0;\n"]]}}