Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/opt/xilinx/Vivado/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a1e850bfbc8e46a09b6ec33d1aa8ec19 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_tb_behav xil_defaultlib.decode_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_tb_behav
