
UART_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aab4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c88  0800ab78  0800ab78  0000bb78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b800  0800b800  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b800  0800b800  0000c800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b808  0800b808  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b808  0800b808  0000c808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b80c  0800b80c  0000c80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800b810  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  200001e0  0800b9f0  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  0800b9f0  0000d684  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c686  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002029  00000000  00000000  0001988e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0001b8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00003165  00000000  00000000  0001c3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e4af  00000000  00000000  0001f555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00086c8c  00000000  00000000  0002da04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000b4690  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000894  00000000  00000000  000b46d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ba4  00000000  00000000  000b4f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000b8b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ab5c 	.word	0x0800ab5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800ab5c 	.word	0x0800ab5c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb15 	bl	8001a6c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fa59 	bl	8001904 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb07 	bl	8001a6c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fafd 	bl	8001a6c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa83 	bl	800198c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa79 	bl	800198c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 fba6 	bl	8002c58 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 fba1 	bl	8002c58 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_fsub>:
 8000680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000682:	4647      	mov	r7, r8
 8000684:	46ce      	mov	lr, r9
 8000686:	0243      	lsls	r3, r0, #9
 8000688:	b580      	push	{r7, lr}
 800068a:	0a5f      	lsrs	r7, r3, #9
 800068c:	099b      	lsrs	r3, r3, #6
 800068e:	0045      	lsls	r5, r0, #1
 8000690:	004a      	lsls	r2, r1, #1
 8000692:	469c      	mov	ip, r3
 8000694:	024b      	lsls	r3, r1, #9
 8000696:	0fc4      	lsrs	r4, r0, #31
 8000698:	0fce      	lsrs	r6, r1, #31
 800069a:	0e2d      	lsrs	r5, r5, #24
 800069c:	0a58      	lsrs	r0, r3, #9
 800069e:	0e12      	lsrs	r2, r2, #24
 80006a0:	0999      	lsrs	r1, r3, #6
 80006a2:	2aff      	cmp	r2, #255	@ 0xff
 80006a4:	d06b      	beq.n	800077e <__aeabi_fsub+0xfe>
 80006a6:	2301      	movs	r3, #1
 80006a8:	405e      	eors	r6, r3
 80006aa:	1aab      	subs	r3, r5, r2
 80006ac:	42b4      	cmp	r4, r6
 80006ae:	d04b      	beq.n	8000748 <__aeabi_fsub+0xc8>
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_fsub+0x36>
 80006b4:	e0ff      	b.n	80008b6 <__aeabi_fsub+0x236>
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d100      	bne.n	80006bc <__aeabi_fsub+0x3c>
 80006ba:	e088      	b.n	80007ce <__aeabi_fsub+0x14e>
 80006bc:	2dff      	cmp	r5, #255	@ 0xff
 80006be:	d100      	bne.n	80006c2 <__aeabi_fsub+0x42>
 80006c0:	e0ef      	b.n	80008a2 <__aeabi_fsub+0x222>
 80006c2:	2280      	movs	r2, #128	@ 0x80
 80006c4:	04d2      	lsls	r2, r2, #19
 80006c6:	4311      	orrs	r1, r2
 80006c8:	2001      	movs	r0, #1
 80006ca:	2b1b      	cmp	r3, #27
 80006cc:	dc08      	bgt.n	80006e0 <__aeabi_fsub+0x60>
 80006ce:	0008      	movs	r0, r1
 80006d0:	2220      	movs	r2, #32
 80006d2:	40d8      	lsrs	r0, r3
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	4099      	lsls	r1, r3
 80006d8:	000b      	movs	r3, r1
 80006da:	1e5a      	subs	r2, r3, #1
 80006dc:	4193      	sbcs	r3, r2
 80006de:	4318      	orrs	r0, r3
 80006e0:	4663      	mov	r3, ip
 80006e2:	1a1b      	subs	r3, r3, r0
 80006e4:	469c      	mov	ip, r3
 80006e6:	4663      	mov	r3, ip
 80006e8:	015b      	lsls	r3, r3, #5
 80006ea:	d400      	bmi.n	80006ee <__aeabi_fsub+0x6e>
 80006ec:	e0cd      	b.n	800088a <__aeabi_fsub+0x20a>
 80006ee:	4663      	mov	r3, ip
 80006f0:	019f      	lsls	r7, r3, #6
 80006f2:	09bf      	lsrs	r7, r7, #6
 80006f4:	0038      	movs	r0, r7
 80006f6:	f002 fa91 	bl	8002c1c <__clzsi2>
 80006fa:	003b      	movs	r3, r7
 80006fc:	3805      	subs	r0, #5
 80006fe:	4083      	lsls	r3, r0
 8000700:	4285      	cmp	r5, r0
 8000702:	dc00      	bgt.n	8000706 <__aeabi_fsub+0x86>
 8000704:	e0a2      	b.n	800084c <__aeabi_fsub+0x1cc>
 8000706:	4ab7      	ldr	r2, [pc, #732]	@ (80009e4 <__aeabi_fsub+0x364>)
 8000708:	1a2d      	subs	r5, r5, r0
 800070a:	401a      	ands	r2, r3
 800070c:	4694      	mov	ip, r2
 800070e:	075a      	lsls	r2, r3, #29
 8000710:	d100      	bne.n	8000714 <__aeabi_fsub+0x94>
 8000712:	e0c3      	b.n	800089c <__aeabi_fsub+0x21c>
 8000714:	220f      	movs	r2, #15
 8000716:	4013      	ands	r3, r2
 8000718:	2b04      	cmp	r3, #4
 800071a:	d100      	bne.n	800071e <__aeabi_fsub+0x9e>
 800071c:	e0be      	b.n	800089c <__aeabi_fsub+0x21c>
 800071e:	2304      	movs	r3, #4
 8000720:	4698      	mov	r8, r3
 8000722:	44c4      	add	ip, r8
 8000724:	4663      	mov	r3, ip
 8000726:	015b      	lsls	r3, r3, #5
 8000728:	d400      	bmi.n	800072c <__aeabi_fsub+0xac>
 800072a:	e0b7      	b.n	800089c <__aeabi_fsub+0x21c>
 800072c:	1c68      	adds	r0, r5, #1
 800072e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000730:	d000      	beq.n	8000734 <__aeabi_fsub+0xb4>
 8000732:	e0a5      	b.n	8000880 <__aeabi_fsub+0x200>
 8000734:	20ff      	movs	r0, #255	@ 0xff
 8000736:	2200      	movs	r2, #0
 8000738:	05c0      	lsls	r0, r0, #23
 800073a:	4310      	orrs	r0, r2
 800073c:	07e4      	lsls	r4, r4, #31
 800073e:	4320      	orrs	r0, r4
 8000740:	bcc0      	pop	{r6, r7}
 8000742:	46b9      	mov	r9, r7
 8000744:	46b0      	mov	r8, r6
 8000746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000748:	2b00      	cmp	r3, #0
 800074a:	dc00      	bgt.n	800074e <__aeabi_fsub+0xce>
 800074c:	e1eb      	b.n	8000b26 <__aeabi_fsub+0x4a6>
 800074e:	2a00      	cmp	r2, #0
 8000750:	d046      	beq.n	80007e0 <__aeabi_fsub+0x160>
 8000752:	2dff      	cmp	r5, #255	@ 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fsub+0xd8>
 8000756:	e0a4      	b.n	80008a2 <__aeabi_fsub+0x222>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	04d2      	lsls	r2, r2, #19
 800075c:	4311      	orrs	r1, r2
 800075e:	2b1b      	cmp	r3, #27
 8000760:	dc00      	bgt.n	8000764 <__aeabi_fsub+0xe4>
 8000762:	e0fb      	b.n	800095c <__aeabi_fsub+0x2dc>
 8000764:	2305      	movs	r3, #5
 8000766:	4698      	mov	r8, r3
 8000768:	002b      	movs	r3, r5
 800076a:	44c4      	add	ip, r8
 800076c:	4662      	mov	r2, ip
 800076e:	08d7      	lsrs	r7, r2, #3
 8000770:	2bff      	cmp	r3, #255	@ 0xff
 8000772:	d100      	bne.n	8000776 <__aeabi_fsub+0xf6>
 8000774:	e095      	b.n	80008a2 <__aeabi_fsub+0x222>
 8000776:	027a      	lsls	r2, r7, #9
 8000778:	0a52      	lsrs	r2, r2, #9
 800077a:	b2d8      	uxtb	r0, r3
 800077c:	e7dc      	b.n	8000738 <__aeabi_fsub+0xb8>
 800077e:	002b      	movs	r3, r5
 8000780:	3bff      	subs	r3, #255	@ 0xff
 8000782:	4699      	mov	r9, r3
 8000784:	2900      	cmp	r1, #0
 8000786:	d118      	bne.n	80007ba <__aeabi_fsub+0x13a>
 8000788:	2301      	movs	r3, #1
 800078a:	405e      	eors	r6, r3
 800078c:	42b4      	cmp	r4, r6
 800078e:	d100      	bne.n	8000792 <__aeabi_fsub+0x112>
 8000790:	e0ca      	b.n	8000928 <__aeabi_fsub+0x2a8>
 8000792:	464b      	mov	r3, r9
 8000794:	2b00      	cmp	r3, #0
 8000796:	d02d      	beq.n	80007f4 <__aeabi_fsub+0x174>
 8000798:	2d00      	cmp	r5, #0
 800079a:	d000      	beq.n	800079e <__aeabi_fsub+0x11e>
 800079c:	e13c      	b.n	8000a18 <__aeabi_fsub+0x398>
 800079e:	23ff      	movs	r3, #255	@ 0xff
 80007a0:	4664      	mov	r4, ip
 80007a2:	2c00      	cmp	r4, #0
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fsub+0x128>
 80007a6:	e15f      	b.n	8000a68 <__aeabi_fsub+0x3e8>
 80007a8:	1e5d      	subs	r5, r3, #1
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fsub+0x130>
 80007ae:	e174      	b.n	8000a9a <__aeabi_fsub+0x41a>
 80007b0:	0034      	movs	r4, r6
 80007b2:	2bff      	cmp	r3, #255	@ 0xff
 80007b4:	d074      	beq.n	80008a0 <__aeabi_fsub+0x220>
 80007b6:	002b      	movs	r3, r5
 80007b8:	e103      	b.n	80009c2 <__aeabi_fsub+0x342>
 80007ba:	42b4      	cmp	r4, r6
 80007bc:	d100      	bne.n	80007c0 <__aeabi_fsub+0x140>
 80007be:	e09c      	b.n	80008fa <__aeabi_fsub+0x27a>
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d017      	beq.n	80007f4 <__aeabi_fsub+0x174>
 80007c4:	2d00      	cmp	r5, #0
 80007c6:	d0ea      	beq.n	800079e <__aeabi_fsub+0x11e>
 80007c8:	0007      	movs	r7, r0
 80007ca:	0034      	movs	r4, r6
 80007cc:	e06c      	b.n	80008a8 <__aeabi_fsub+0x228>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d0cc      	beq.n	800076c <__aeabi_fsub+0xec>
 80007d2:	1e5a      	subs	r2, r3, #1
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d02b      	beq.n	8000830 <__aeabi_fsub+0x1b0>
 80007d8:	2bff      	cmp	r3, #255	@ 0xff
 80007da:	d062      	beq.n	80008a2 <__aeabi_fsub+0x222>
 80007dc:	0013      	movs	r3, r2
 80007de:	e773      	b.n	80006c8 <__aeabi_fsub+0x48>
 80007e0:	2900      	cmp	r1, #0
 80007e2:	d0c3      	beq.n	800076c <__aeabi_fsub+0xec>
 80007e4:	1e5a      	subs	r2, r3, #1
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d100      	bne.n	80007ec <__aeabi_fsub+0x16c>
 80007ea:	e11e      	b.n	8000a2a <__aeabi_fsub+0x3aa>
 80007ec:	2bff      	cmp	r3, #255	@ 0xff
 80007ee:	d058      	beq.n	80008a2 <__aeabi_fsub+0x222>
 80007f0:	0013      	movs	r3, r2
 80007f2:	e7b4      	b.n	800075e <__aeabi_fsub+0xde>
 80007f4:	22fe      	movs	r2, #254	@ 0xfe
 80007f6:	1c6b      	adds	r3, r5, #1
 80007f8:	421a      	tst	r2, r3
 80007fa:	d10d      	bne.n	8000818 <__aeabi_fsub+0x198>
 80007fc:	2d00      	cmp	r5, #0
 80007fe:	d060      	beq.n	80008c2 <__aeabi_fsub+0x242>
 8000800:	4663      	mov	r3, ip
 8000802:	2b00      	cmp	r3, #0
 8000804:	d000      	beq.n	8000808 <__aeabi_fsub+0x188>
 8000806:	e120      	b.n	8000a4a <__aeabi_fsub+0x3ca>
 8000808:	2900      	cmp	r1, #0
 800080a:	d000      	beq.n	800080e <__aeabi_fsub+0x18e>
 800080c:	e128      	b.n	8000a60 <__aeabi_fsub+0x3e0>
 800080e:	2280      	movs	r2, #128	@ 0x80
 8000810:	2400      	movs	r4, #0
 8000812:	20ff      	movs	r0, #255	@ 0xff
 8000814:	03d2      	lsls	r2, r2, #15
 8000816:	e78f      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000818:	4663      	mov	r3, ip
 800081a:	1a5f      	subs	r7, r3, r1
 800081c:	017b      	lsls	r3, r7, #5
 800081e:	d500      	bpl.n	8000822 <__aeabi_fsub+0x1a2>
 8000820:	e0fe      	b.n	8000a20 <__aeabi_fsub+0x3a0>
 8000822:	2f00      	cmp	r7, #0
 8000824:	d000      	beq.n	8000828 <__aeabi_fsub+0x1a8>
 8000826:	e765      	b.n	80006f4 <__aeabi_fsub+0x74>
 8000828:	2400      	movs	r4, #0
 800082a:	2000      	movs	r0, #0
 800082c:	2200      	movs	r2, #0
 800082e:	e783      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000830:	4663      	mov	r3, ip
 8000832:	1a59      	subs	r1, r3, r1
 8000834:	014b      	lsls	r3, r1, #5
 8000836:	d400      	bmi.n	800083a <__aeabi_fsub+0x1ba>
 8000838:	e119      	b.n	8000a6e <__aeabi_fsub+0x3ee>
 800083a:	018f      	lsls	r7, r1, #6
 800083c:	09bf      	lsrs	r7, r7, #6
 800083e:	0038      	movs	r0, r7
 8000840:	f002 f9ec 	bl	8002c1c <__clzsi2>
 8000844:	003b      	movs	r3, r7
 8000846:	3805      	subs	r0, #5
 8000848:	4083      	lsls	r3, r0
 800084a:	2501      	movs	r5, #1
 800084c:	2220      	movs	r2, #32
 800084e:	1b40      	subs	r0, r0, r5
 8000850:	3001      	adds	r0, #1
 8000852:	1a12      	subs	r2, r2, r0
 8000854:	0019      	movs	r1, r3
 8000856:	4093      	lsls	r3, r2
 8000858:	40c1      	lsrs	r1, r0
 800085a:	1e5a      	subs	r2, r3, #1
 800085c:	4193      	sbcs	r3, r2
 800085e:	4319      	orrs	r1, r3
 8000860:	468c      	mov	ip, r1
 8000862:	1e0b      	subs	r3, r1, #0
 8000864:	d0e1      	beq.n	800082a <__aeabi_fsub+0x1aa>
 8000866:	075b      	lsls	r3, r3, #29
 8000868:	d100      	bne.n	800086c <__aeabi_fsub+0x1ec>
 800086a:	e152      	b.n	8000b12 <__aeabi_fsub+0x492>
 800086c:	230f      	movs	r3, #15
 800086e:	2500      	movs	r5, #0
 8000870:	400b      	ands	r3, r1
 8000872:	2b04      	cmp	r3, #4
 8000874:	d000      	beq.n	8000878 <__aeabi_fsub+0x1f8>
 8000876:	e752      	b.n	800071e <__aeabi_fsub+0x9e>
 8000878:	2001      	movs	r0, #1
 800087a:	014a      	lsls	r2, r1, #5
 800087c:	d400      	bmi.n	8000880 <__aeabi_fsub+0x200>
 800087e:	e092      	b.n	80009a6 <__aeabi_fsub+0x326>
 8000880:	b2c0      	uxtb	r0, r0
 8000882:	4663      	mov	r3, ip
 8000884:	019a      	lsls	r2, r3, #6
 8000886:	0a52      	lsrs	r2, r2, #9
 8000888:	e756      	b.n	8000738 <__aeabi_fsub+0xb8>
 800088a:	4663      	mov	r3, ip
 800088c:	075b      	lsls	r3, r3, #29
 800088e:	d005      	beq.n	800089c <__aeabi_fsub+0x21c>
 8000890:	230f      	movs	r3, #15
 8000892:	4662      	mov	r2, ip
 8000894:	4013      	ands	r3, r2
 8000896:	2b04      	cmp	r3, #4
 8000898:	d000      	beq.n	800089c <__aeabi_fsub+0x21c>
 800089a:	e740      	b.n	800071e <__aeabi_fsub+0x9e>
 800089c:	002b      	movs	r3, r5
 800089e:	e765      	b.n	800076c <__aeabi_fsub+0xec>
 80008a0:	0007      	movs	r7, r0
 80008a2:	2f00      	cmp	r7, #0
 80008a4:	d100      	bne.n	80008a8 <__aeabi_fsub+0x228>
 80008a6:	e745      	b.n	8000734 <__aeabi_fsub+0xb4>
 80008a8:	2280      	movs	r2, #128	@ 0x80
 80008aa:	03d2      	lsls	r2, r2, #15
 80008ac:	433a      	orrs	r2, r7
 80008ae:	0252      	lsls	r2, r2, #9
 80008b0:	20ff      	movs	r0, #255	@ 0xff
 80008b2:	0a52      	lsrs	r2, r2, #9
 80008b4:	e740      	b.n	8000738 <__aeabi_fsub+0xb8>
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d179      	bne.n	80009ae <__aeabi_fsub+0x32e>
 80008ba:	22fe      	movs	r2, #254	@ 0xfe
 80008bc:	1c6b      	adds	r3, r5, #1
 80008be:	421a      	tst	r2, r3
 80008c0:	d1aa      	bne.n	8000818 <__aeabi_fsub+0x198>
 80008c2:	4663      	mov	r3, ip
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fsub+0x24a>
 80008c8:	e0f5      	b.n	8000ab6 <__aeabi_fsub+0x436>
 80008ca:	2900      	cmp	r1, #0
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fsub+0x250>
 80008ce:	e0d1      	b.n	8000a74 <__aeabi_fsub+0x3f4>
 80008d0:	1a5f      	subs	r7, r3, r1
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	04db      	lsls	r3, r3, #19
 80008d6:	421f      	tst	r7, r3
 80008d8:	d100      	bne.n	80008dc <__aeabi_fsub+0x25c>
 80008da:	e10e      	b.n	8000afa <__aeabi_fsub+0x47a>
 80008dc:	4662      	mov	r2, ip
 80008de:	2401      	movs	r4, #1
 80008e0:	1a8a      	subs	r2, r1, r2
 80008e2:	4694      	mov	ip, r2
 80008e4:	2000      	movs	r0, #0
 80008e6:	4034      	ands	r4, r6
 80008e8:	2a00      	cmp	r2, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_fsub+0x26e>
 80008ec:	e724      	b.n	8000738 <__aeabi_fsub+0xb8>
 80008ee:	2001      	movs	r0, #1
 80008f0:	421a      	tst	r2, r3
 80008f2:	d1c6      	bne.n	8000882 <__aeabi_fsub+0x202>
 80008f4:	2300      	movs	r3, #0
 80008f6:	08d7      	lsrs	r7, r2, #3
 80008f8:	e73d      	b.n	8000776 <__aeabi_fsub+0xf6>
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d017      	beq.n	800092e <__aeabi_fsub+0x2ae>
 80008fe:	2d00      	cmp	r5, #0
 8000900:	d000      	beq.n	8000904 <__aeabi_fsub+0x284>
 8000902:	e0af      	b.n	8000a64 <__aeabi_fsub+0x3e4>
 8000904:	23ff      	movs	r3, #255	@ 0xff
 8000906:	4665      	mov	r5, ip
 8000908:	2d00      	cmp	r5, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fsub+0x28e>
 800090c:	e0ad      	b.n	8000a6a <__aeabi_fsub+0x3ea>
 800090e:	1e5e      	subs	r6, r3, #1
 8000910:	2b01      	cmp	r3, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fsub+0x296>
 8000914:	e089      	b.n	8000a2a <__aeabi_fsub+0x3aa>
 8000916:	2bff      	cmp	r3, #255	@ 0xff
 8000918:	d0c2      	beq.n	80008a0 <__aeabi_fsub+0x220>
 800091a:	2e1b      	cmp	r6, #27
 800091c:	dc00      	bgt.n	8000920 <__aeabi_fsub+0x2a0>
 800091e:	e0ab      	b.n	8000a78 <__aeabi_fsub+0x3f8>
 8000920:	1d4b      	adds	r3, r1, #5
 8000922:	469c      	mov	ip, r3
 8000924:	0013      	movs	r3, r2
 8000926:	e721      	b.n	800076c <__aeabi_fsub+0xec>
 8000928:	464b      	mov	r3, r9
 800092a:	2b00      	cmp	r3, #0
 800092c:	d170      	bne.n	8000a10 <__aeabi_fsub+0x390>
 800092e:	22fe      	movs	r2, #254	@ 0xfe
 8000930:	1c6b      	adds	r3, r5, #1
 8000932:	421a      	tst	r2, r3
 8000934:	d15e      	bne.n	80009f4 <__aeabi_fsub+0x374>
 8000936:	2d00      	cmp	r5, #0
 8000938:	d000      	beq.n	800093c <__aeabi_fsub+0x2bc>
 800093a:	e0c3      	b.n	8000ac4 <__aeabi_fsub+0x444>
 800093c:	4663      	mov	r3, ip
 800093e:	2b00      	cmp	r3, #0
 8000940:	d100      	bne.n	8000944 <__aeabi_fsub+0x2c4>
 8000942:	e0d0      	b.n	8000ae6 <__aeabi_fsub+0x466>
 8000944:	2900      	cmp	r1, #0
 8000946:	d100      	bne.n	800094a <__aeabi_fsub+0x2ca>
 8000948:	e094      	b.n	8000a74 <__aeabi_fsub+0x3f4>
 800094a:	000a      	movs	r2, r1
 800094c:	4462      	add	r2, ip
 800094e:	0153      	lsls	r3, r2, #5
 8000950:	d400      	bmi.n	8000954 <__aeabi_fsub+0x2d4>
 8000952:	e0d8      	b.n	8000b06 <__aeabi_fsub+0x486>
 8000954:	0192      	lsls	r2, r2, #6
 8000956:	2001      	movs	r0, #1
 8000958:	0a52      	lsrs	r2, r2, #9
 800095a:	e6ed      	b.n	8000738 <__aeabi_fsub+0xb8>
 800095c:	0008      	movs	r0, r1
 800095e:	2220      	movs	r2, #32
 8000960:	40d8      	lsrs	r0, r3
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	4099      	lsls	r1, r3
 8000966:	000b      	movs	r3, r1
 8000968:	1e5a      	subs	r2, r3, #1
 800096a:	4193      	sbcs	r3, r2
 800096c:	4303      	orrs	r3, r0
 800096e:	449c      	add	ip, r3
 8000970:	4663      	mov	r3, ip
 8000972:	015b      	lsls	r3, r3, #5
 8000974:	d589      	bpl.n	800088a <__aeabi_fsub+0x20a>
 8000976:	3501      	adds	r5, #1
 8000978:	2dff      	cmp	r5, #255	@ 0xff
 800097a:	d100      	bne.n	800097e <__aeabi_fsub+0x2fe>
 800097c:	e6da      	b.n	8000734 <__aeabi_fsub+0xb4>
 800097e:	4662      	mov	r2, ip
 8000980:	2301      	movs	r3, #1
 8000982:	4919      	ldr	r1, [pc, #100]	@ (80009e8 <__aeabi_fsub+0x368>)
 8000984:	4013      	ands	r3, r2
 8000986:	0852      	lsrs	r2, r2, #1
 8000988:	400a      	ands	r2, r1
 800098a:	431a      	orrs	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	4694      	mov	ip, r2
 8000990:	075b      	lsls	r3, r3, #29
 8000992:	d004      	beq.n	800099e <__aeabi_fsub+0x31e>
 8000994:	230f      	movs	r3, #15
 8000996:	4013      	ands	r3, r2
 8000998:	2b04      	cmp	r3, #4
 800099a:	d000      	beq.n	800099e <__aeabi_fsub+0x31e>
 800099c:	e6bf      	b.n	800071e <__aeabi_fsub+0x9e>
 800099e:	4663      	mov	r3, ip
 80009a0:	015b      	lsls	r3, r3, #5
 80009a2:	d500      	bpl.n	80009a6 <__aeabi_fsub+0x326>
 80009a4:	e6c2      	b.n	800072c <__aeabi_fsub+0xac>
 80009a6:	4663      	mov	r3, ip
 80009a8:	08df      	lsrs	r7, r3, #3
 80009aa:	002b      	movs	r3, r5
 80009ac:	e6e3      	b.n	8000776 <__aeabi_fsub+0xf6>
 80009ae:	1b53      	subs	r3, r2, r5
 80009b0:	2d00      	cmp	r5, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_fsub+0x336>
 80009b4:	e6f4      	b.n	80007a0 <__aeabi_fsub+0x120>
 80009b6:	2080      	movs	r0, #128	@ 0x80
 80009b8:	4664      	mov	r4, ip
 80009ba:	04c0      	lsls	r0, r0, #19
 80009bc:	4304      	orrs	r4, r0
 80009be:	46a4      	mov	ip, r4
 80009c0:	0034      	movs	r4, r6
 80009c2:	2001      	movs	r0, #1
 80009c4:	2b1b      	cmp	r3, #27
 80009c6:	dc09      	bgt.n	80009dc <__aeabi_fsub+0x35c>
 80009c8:	2520      	movs	r5, #32
 80009ca:	4660      	mov	r0, ip
 80009cc:	40d8      	lsrs	r0, r3
 80009ce:	1aeb      	subs	r3, r5, r3
 80009d0:	4665      	mov	r5, ip
 80009d2:	409d      	lsls	r5, r3
 80009d4:	002b      	movs	r3, r5
 80009d6:	1e5d      	subs	r5, r3, #1
 80009d8:	41ab      	sbcs	r3, r5
 80009da:	4318      	orrs	r0, r3
 80009dc:	1a0b      	subs	r3, r1, r0
 80009de:	469c      	mov	ip, r3
 80009e0:	0015      	movs	r5, r2
 80009e2:	e680      	b.n	80006e6 <__aeabi_fsub+0x66>
 80009e4:	fbffffff 	.word	0xfbffffff
 80009e8:	7dffffff 	.word	0x7dffffff
 80009ec:	22fe      	movs	r2, #254	@ 0xfe
 80009ee:	1c6b      	adds	r3, r5, #1
 80009f0:	4213      	tst	r3, r2
 80009f2:	d0a3      	beq.n	800093c <__aeabi_fsub+0x2bc>
 80009f4:	2bff      	cmp	r3, #255	@ 0xff
 80009f6:	d100      	bne.n	80009fa <__aeabi_fsub+0x37a>
 80009f8:	e69c      	b.n	8000734 <__aeabi_fsub+0xb4>
 80009fa:	4461      	add	r1, ip
 80009fc:	0849      	lsrs	r1, r1, #1
 80009fe:	074a      	lsls	r2, r1, #29
 8000a00:	d049      	beq.n	8000a96 <__aeabi_fsub+0x416>
 8000a02:	220f      	movs	r2, #15
 8000a04:	400a      	ands	r2, r1
 8000a06:	2a04      	cmp	r2, #4
 8000a08:	d045      	beq.n	8000a96 <__aeabi_fsub+0x416>
 8000a0a:	1d0a      	adds	r2, r1, #4
 8000a0c:	4694      	mov	ip, r2
 8000a0e:	e6ad      	b.n	800076c <__aeabi_fsub+0xec>
 8000a10:	2d00      	cmp	r5, #0
 8000a12:	d100      	bne.n	8000a16 <__aeabi_fsub+0x396>
 8000a14:	e776      	b.n	8000904 <__aeabi_fsub+0x284>
 8000a16:	e68d      	b.n	8000734 <__aeabi_fsub+0xb4>
 8000a18:	0034      	movs	r4, r6
 8000a1a:	20ff      	movs	r0, #255	@ 0xff
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	e68b      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000a20:	4663      	mov	r3, ip
 8000a22:	2401      	movs	r4, #1
 8000a24:	1acf      	subs	r7, r1, r3
 8000a26:	4034      	ands	r4, r6
 8000a28:	e664      	b.n	80006f4 <__aeabi_fsub+0x74>
 8000a2a:	4461      	add	r1, ip
 8000a2c:	014b      	lsls	r3, r1, #5
 8000a2e:	d56d      	bpl.n	8000b0c <__aeabi_fsub+0x48c>
 8000a30:	0848      	lsrs	r0, r1, #1
 8000a32:	4944      	ldr	r1, [pc, #272]	@ (8000b44 <__aeabi_fsub+0x4c4>)
 8000a34:	4001      	ands	r1, r0
 8000a36:	0743      	lsls	r3, r0, #29
 8000a38:	d02c      	beq.n	8000a94 <__aeabi_fsub+0x414>
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	4003      	ands	r3, r0
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	d028      	beq.n	8000a94 <__aeabi_fsub+0x414>
 8000a42:	1d0b      	adds	r3, r1, #4
 8000a44:	469c      	mov	ip, r3
 8000a46:	2302      	movs	r3, #2
 8000a48:	e690      	b.n	800076c <__aeabi_fsub+0xec>
 8000a4a:	2900      	cmp	r1, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fsub+0x3d0>
 8000a4e:	e72b      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a50:	2380      	movs	r3, #128	@ 0x80
 8000a52:	03db      	lsls	r3, r3, #15
 8000a54:	429f      	cmp	r7, r3
 8000a56:	d200      	bcs.n	8000a5a <__aeabi_fsub+0x3da>
 8000a58:	e726      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a5a:	4298      	cmp	r0, r3
 8000a5c:	d300      	bcc.n	8000a60 <__aeabi_fsub+0x3e0>
 8000a5e:	e723      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a60:	2401      	movs	r4, #1
 8000a62:	4034      	ands	r4, r6
 8000a64:	0007      	movs	r7, r0
 8000a66:	e71f      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a68:	0034      	movs	r4, r6
 8000a6a:	468c      	mov	ip, r1
 8000a6c:	e67e      	b.n	800076c <__aeabi_fsub+0xec>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	08cf      	lsrs	r7, r1, #3
 8000a72:	e680      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a74:	2300      	movs	r3, #0
 8000a76:	e67e      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a78:	2020      	movs	r0, #32
 8000a7a:	4665      	mov	r5, ip
 8000a7c:	1b80      	subs	r0, r0, r6
 8000a7e:	4085      	lsls	r5, r0
 8000a80:	4663      	mov	r3, ip
 8000a82:	0028      	movs	r0, r5
 8000a84:	40f3      	lsrs	r3, r6
 8000a86:	1e45      	subs	r5, r0, #1
 8000a88:	41a8      	sbcs	r0, r5
 8000a8a:	4303      	orrs	r3, r0
 8000a8c:	469c      	mov	ip, r3
 8000a8e:	0015      	movs	r5, r2
 8000a90:	448c      	add	ip, r1
 8000a92:	e76d      	b.n	8000970 <__aeabi_fsub+0x2f0>
 8000a94:	2302      	movs	r3, #2
 8000a96:	08cf      	lsrs	r7, r1, #3
 8000a98:	e66d      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a9a:	1b0f      	subs	r7, r1, r4
 8000a9c:	017b      	lsls	r3, r7, #5
 8000a9e:	d528      	bpl.n	8000af2 <__aeabi_fsub+0x472>
 8000aa0:	01bf      	lsls	r7, r7, #6
 8000aa2:	09bf      	lsrs	r7, r7, #6
 8000aa4:	0038      	movs	r0, r7
 8000aa6:	f002 f8b9 	bl	8002c1c <__clzsi2>
 8000aaa:	003b      	movs	r3, r7
 8000aac:	3805      	subs	r0, #5
 8000aae:	4083      	lsls	r3, r0
 8000ab0:	0034      	movs	r4, r6
 8000ab2:	2501      	movs	r5, #1
 8000ab4:	e6ca      	b.n	800084c <__aeabi_fsub+0x1cc>
 8000ab6:	2900      	cmp	r1, #0
 8000ab8:	d100      	bne.n	8000abc <__aeabi_fsub+0x43c>
 8000aba:	e6b5      	b.n	8000828 <__aeabi_fsub+0x1a8>
 8000abc:	2401      	movs	r4, #1
 8000abe:	0007      	movs	r7, r0
 8000ac0:	4034      	ands	r4, r6
 8000ac2:	e658      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000ac4:	4663      	mov	r3, ip
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fsub+0x44c>
 8000aca:	e6e9      	b.n	80008a0 <__aeabi_fsub+0x220>
 8000acc:	2900      	cmp	r1, #0
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_fsub+0x452>
 8000ad0:	e6ea      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ad2:	2380      	movs	r3, #128	@ 0x80
 8000ad4:	03db      	lsls	r3, r3, #15
 8000ad6:	429f      	cmp	r7, r3
 8000ad8:	d200      	bcs.n	8000adc <__aeabi_fsub+0x45c>
 8000ada:	e6e5      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000adc:	4298      	cmp	r0, r3
 8000ade:	d300      	bcc.n	8000ae2 <__aeabi_fsub+0x462>
 8000ae0:	e6e2      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ae2:	0007      	movs	r7, r0
 8000ae4:	e6e0      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ae6:	2900      	cmp	r1, #0
 8000ae8:	d100      	bne.n	8000aec <__aeabi_fsub+0x46c>
 8000aea:	e69e      	b.n	800082a <__aeabi_fsub+0x1aa>
 8000aec:	2300      	movs	r3, #0
 8000aee:	08cf      	lsrs	r7, r1, #3
 8000af0:	e641      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000af2:	0034      	movs	r4, r6
 8000af4:	2301      	movs	r3, #1
 8000af6:	08ff      	lsrs	r7, r7, #3
 8000af8:	e63d      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000afa:	2f00      	cmp	r7, #0
 8000afc:	d100      	bne.n	8000b00 <__aeabi_fsub+0x480>
 8000afe:	e693      	b.n	8000828 <__aeabi_fsub+0x1a8>
 8000b00:	2300      	movs	r3, #0
 8000b02:	08ff      	lsrs	r7, r7, #3
 8000b04:	e637      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b06:	2300      	movs	r3, #0
 8000b08:	08d7      	lsrs	r7, r2, #3
 8000b0a:	e634      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	08cf      	lsrs	r7, r1, #3
 8000b10:	e631      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	000b      	movs	r3, r1
 8000b16:	04d2      	lsls	r2, r2, #19
 8000b18:	2001      	movs	r0, #1
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	4211      	tst	r1, r2
 8000b1e:	d000      	beq.n	8000b22 <__aeabi_fsub+0x4a2>
 8000b20:	e6ae      	b.n	8000880 <__aeabi_fsub+0x200>
 8000b22:	08cf      	lsrs	r7, r1, #3
 8000b24:	e627      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fsub+0x4ac>
 8000b2a:	e75f      	b.n	80009ec <__aeabi_fsub+0x36c>
 8000b2c:	1b56      	subs	r6, r2, r5
 8000b2e:	2d00      	cmp	r5, #0
 8000b30:	d101      	bne.n	8000b36 <__aeabi_fsub+0x4b6>
 8000b32:	0033      	movs	r3, r6
 8000b34:	e6e7      	b.n	8000906 <__aeabi_fsub+0x286>
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	4660      	mov	r0, ip
 8000b3a:	04db      	lsls	r3, r3, #19
 8000b3c:	4318      	orrs	r0, r3
 8000b3e:	4684      	mov	ip, r0
 8000b40:	e6eb      	b.n	800091a <__aeabi_fsub+0x29a>
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	7dffffff 	.word	0x7dffffff

08000b48 <__aeabi_dadd>:
 8000b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4a:	464f      	mov	r7, r9
 8000b4c:	4646      	mov	r6, r8
 8000b4e:	46d6      	mov	lr, sl
 8000b50:	b5c0      	push	{r6, r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	9000      	str	r0, [sp, #0]
 8000b56:	9101      	str	r1, [sp, #4]
 8000b58:	030e      	lsls	r6, r1, #12
 8000b5a:	004c      	lsls	r4, r1, #1
 8000b5c:	0fcd      	lsrs	r5, r1, #31
 8000b5e:	0a71      	lsrs	r1, r6, #9
 8000b60:	9e00      	ldr	r6, [sp, #0]
 8000b62:	005f      	lsls	r7, r3, #1
 8000b64:	0f76      	lsrs	r6, r6, #29
 8000b66:	430e      	orrs	r6, r1
 8000b68:	9900      	ldr	r1, [sp, #0]
 8000b6a:	9200      	str	r2, [sp, #0]
 8000b6c:	9301      	str	r3, [sp, #4]
 8000b6e:	00c9      	lsls	r1, r1, #3
 8000b70:	4689      	mov	r9, r1
 8000b72:	0319      	lsls	r1, r3, #12
 8000b74:	0d7b      	lsrs	r3, r7, #21
 8000b76:	4698      	mov	r8, r3
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	0a49      	lsrs	r1, r1, #9
 8000b7c:	0fdb      	lsrs	r3, r3, #31
 8000b7e:	469c      	mov	ip, r3
 8000b80:	9b00      	ldr	r3, [sp, #0]
 8000b82:	9a00      	ldr	r2, [sp, #0]
 8000b84:	0f5b      	lsrs	r3, r3, #29
 8000b86:	430b      	orrs	r3, r1
 8000b88:	4641      	mov	r1, r8
 8000b8a:	0d64      	lsrs	r4, r4, #21
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	1a61      	subs	r1, r4, r1
 8000b90:	4565      	cmp	r5, ip
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x4e>
 8000b94:	e0a6      	b.n	8000ce4 <__aeabi_dadd+0x19c>
 8000b96:	2900      	cmp	r1, #0
 8000b98:	dd72      	ble.n	8000c80 <__aeabi_dadd+0x138>
 8000b9a:	4647      	mov	r7, r8
 8000b9c:	2f00      	cmp	r7, #0
 8000b9e:	d100      	bne.n	8000ba2 <__aeabi_dadd+0x5a>
 8000ba0:	e0dd      	b.n	8000d5e <__aeabi_dadd+0x216>
 8000ba2:	4fcc      	ldr	r7, [pc, #816]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ba4:	42bc      	cmp	r4, r7
 8000ba6:	d100      	bne.n	8000baa <__aeabi_dadd+0x62>
 8000ba8:	e19a      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000baa:	2701      	movs	r7, #1
 8000bac:	2938      	cmp	r1, #56	@ 0x38
 8000bae:	dc17      	bgt.n	8000be0 <__aeabi_dadd+0x98>
 8000bb0:	2780      	movs	r7, #128	@ 0x80
 8000bb2:	043f      	lsls	r7, r7, #16
 8000bb4:	433b      	orrs	r3, r7
 8000bb6:	291f      	cmp	r1, #31
 8000bb8:	dd00      	ble.n	8000bbc <__aeabi_dadd+0x74>
 8000bba:	e1dd      	b.n	8000f78 <__aeabi_dadd+0x430>
 8000bbc:	2720      	movs	r7, #32
 8000bbe:	1a78      	subs	r0, r7, r1
 8000bc0:	001f      	movs	r7, r3
 8000bc2:	4087      	lsls	r7, r0
 8000bc4:	46ba      	mov	sl, r7
 8000bc6:	0017      	movs	r7, r2
 8000bc8:	40cf      	lsrs	r7, r1
 8000bca:	4684      	mov	ip, r0
 8000bcc:	0038      	movs	r0, r7
 8000bce:	4657      	mov	r7, sl
 8000bd0:	4307      	orrs	r7, r0
 8000bd2:	4660      	mov	r0, ip
 8000bd4:	4082      	lsls	r2, r0
 8000bd6:	40cb      	lsrs	r3, r1
 8000bd8:	1e50      	subs	r0, r2, #1
 8000bda:	4182      	sbcs	r2, r0
 8000bdc:	1af6      	subs	r6, r6, r3
 8000bde:	4317      	orrs	r7, r2
 8000be0:	464b      	mov	r3, r9
 8000be2:	1bdf      	subs	r7, r3, r7
 8000be4:	45b9      	cmp	r9, r7
 8000be6:	4180      	sbcs	r0, r0
 8000be8:	4240      	negs	r0, r0
 8000bea:	1a36      	subs	r6, r6, r0
 8000bec:	0233      	lsls	r3, r6, #8
 8000bee:	d400      	bmi.n	8000bf2 <__aeabi_dadd+0xaa>
 8000bf0:	e0ff      	b.n	8000df2 <__aeabi_dadd+0x2aa>
 8000bf2:	0276      	lsls	r6, r6, #9
 8000bf4:	0a76      	lsrs	r6, r6, #9
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0xb4>
 8000bfa:	e13c      	b.n	8000e76 <__aeabi_dadd+0x32e>
 8000bfc:	0030      	movs	r0, r6
 8000bfe:	f002 f80d 	bl	8002c1c <__clzsi2>
 8000c02:	0003      	movs	r3, r0
 8000c04:	3b08      	subs	r3, #8
 8000c06:	2120      	movs	r1, #32
 8000c08:	0038      	movs	r0, r7
 8000c0a:	1aca      	subs	r2, r1, r3
 8000c0c:	40d0      	lsrs	r0, r2
 8000c0e:	409e      	lsls	r6, r3
 8000c10:	0002      	movs	r2, r0
 8000c12:	409f      	lsls	r7, r3
 8000c14:	4332      	orrs	r2, r6
 8000c16:	429c      	cmp	r4, r3
 8000c18:	dd00      	ble.n	8000c1c <__aeabi_dadd+0xd4>
 8000c1a:	e1a6      	b.n	8000f6a <__aeabi_dadd+0x422>
 8000c1c:	1b18      	subs	r0, r3, r4
 8000c1e:	3001      	adds	r0, #1
 8000c20:	1a09      	subs	r1, r1, r0
 8000c22:	003e      	movs	r6, r7
 8000c24:	408f      	lsls	r7, r1
 8000c26:	40c6      	lsrs	r6, r0
 8000c28:	1e7b      	subs	r3, r7, #1
 8000c2a:	419f      	sbcs	r7, r3
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	408b      	lsls	r3, r1
 8000c30:	4337      	orrs	r7, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	40c2      	lsrs	r2, r0
 8000c36:	003b      	movs	r3, r7
 8000c38:	0016      	movs	r6, r2
 8000c3a:	2400      	movs	r4, #0
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_dadd+0xfa>
 8000c40:	e1df      	b.n	8001002 <__aeabi_dadd+0x4ba>
 8000c42:	077b      	lsls	r3, r7, #29
 8000c44:	d100      	bne.n	8000c48 <__aeabi_dadd+0x100>
 8000c46:	e332      	b.n	80012ae <__aeabi_dadd+0x766>
 8000c48:	230f      	movs	r3, #15
 8000c4a:	003a      	movs	r2, r7
 8000c4c:	403b      	ands	r3, r7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	d004      	beq.n	8000c5c <__aeabi_dadd+0x114>
 8000c52:	1d3a      	adds	r2, r7, #4
 8000c54:	42ba      	cmp	r2, r7
 8000c56:	41bf      	sbcs	r7, r7
 8000c58:	427f      	negs	r7, r7
 8000c5a:	19f6      	adds	r6, r6, r7
 8000c5c:	0233      	lsls	r3, r6, #8
 8000c5e:	d400      	bmi.n	8000c62 <__aeabi_dadd+0x11a>
 8000c60:	e323      	b.n	80012aa <__aeabi_dadd+0x762>
 8000c62:	4b9c      	ldr	r3, [pc, #624]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000c64:	3401      	adds	r4, #1
 8000c66:	429c      	cmp	r4, r3
 8000c68:	d100      	bne.n	8000c6c <__aeabi_dadd+0x124>
 8000c6a:	e0b4      	b.n	8000dd6 <__aeabi_dadd+0x28e>
 8000c6c:	4b9a      	ldr	r3, [pc, #616]	@ (8000ed8 <__aeabi_dadd+0x390>)
 8000c6e:	0564      	lsls	r4, r4, #21
 8000c70:	401e      	ands	r6, r3
 8000c72:	0d64      	lsrs	r4, r4, #21
 8000c74:	0777      	lsls	r7, r6, #29
 8000c76:	08d2      	lsrs	r2, r2, #3
 8000c78:	0276      	lsls	r6, r6, #9
 8000c7a:	4317      	orrs	r7, r2
 8000c7c:	0b36      	lsrs	r6, r6, #12
 8000c7e:	e0ac      	b.n	8000dda <__aeabi_dadd+0x292>
 8000c80:	2900      	cmp	r1, #0
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x13e>
 8000c84:	e07e      	b.n	8000d84 <__aeabi_dadd+0x23c>
 8000c86:	4641      	mov	r1, r8
 8000c88:	1b09      	subs	r1, r1, r4
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d000      	beq.n	8000c90 <__aeabi_dadd+0x148>
 8000c8e:	e160      	b.n	8000f52 <__aeabi_dadd+0x40a>
 8000c90:	0034      	movs	r4, r6
 8000c92:	4648      	mov	r0, r9
 8000c94:	4304      	orrs	r4, r0
 8000c96:	d100      	bne.n	8000c9a <__aeabi_dadd+0x152>
 8000c98:	e1c9      	b.n	800102e <__aeabi_dadd+0x4e6>
 8000c9a:	1e4c      	subs	r4, r1, #1
 8000c9c:	2901      	cmp	r1, #1
 8000c9e:	d100      	bne.n	8000ca2 <__aeabi_dadd+0x15a>
 8000ca0:	e22e      	b.n	8001100 <__aeabi_dadd+0x5b8>
 8000ca2:	4d8c      	ldr	r5, [pc, #560]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ca4:	42a9      	cmp	r1, r5
 8000ca6:	d100      	bne.n	8000caa <__aeabi_dadd+0x162>
 8000ca8:	e224      	b.n	80010f4 <__aeabi_dadd+0x5ac>
 8000caa:	2701      	movs	r7, #1
 8000cac:	2c38      	cmp	r4, #56	@ 0x38
 8000cae:	dc11      	bgt.n	8000cd4 <__aeabi_dadd+0x18c>
 8000cb0:	0021      	movs	r1, r4
 8000cb2:	291f      	cmp	r1, #31
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_dadd+0x170>
 8000cb6:	e20b      	b.n	80010d0 <__aeabi_dadd+0x588>
 8000cb8:	2420      	movs	r4, #32
 8000cba:	0037      	movs	r7, r6
 8000cbc:	4648      	mov	r0, r9
 8000cbe:	1a64      	subs	r4, r4, r1
 8000cc0:	40a7      	lsls	r7, r4
 8000cc2:	40c8      	lsrs	r0, r1
 8000cc4:	4307      	orrs	r7, r0
 8000cc6:	4648      	mov	r0, r9
 8000cc8:	40a0      	lsls	r0, r4
 8000cca:	40ce      	lsrs	r6, r1
 8000ccc:	1e44      	subs	r4, r0, #1
 8000cce:	41a0      	sbcs	r0, r4
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	4307      	orrs	r7, r0
 8000cd4:	1bd7      	subs	r7, r2, r7
 8000cd6:	42ba      	cmp	r2, r7
 8000cd8:	4192      	sbcs	r2, r2
 8000cda:	4252      	negs	r2, r2
 8000cdc:	4665      	mov	r5, ip
 8000cde:	4644      	mov	r4, r8
 8000ce0:	1a9e      	subs	r6, r3, r2
 8000ce2:	e783      	b.n	8000bec <__aeabi_dadd+0xa4>
 8000ce4:	2900      	cmp	r1, #0
 8000ce6:	dc00      	bgt.n	8000cea <__aeabi_dadd+0x1a2>
 8000ce8:	e09c      	b.n	8000e24 <__aeabi_dadd+0x2dc>
 8000cea:	4647      	mov	r7, r8
 8000cec:	2f00      	cmp	r7, #0
 8000cee:	d167      	bne.n	8000dc0 <__aeabi_dadd+0x278>
 8000cf0:	001f      	movs	r7, r3
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_dadd+0x1b0>
 8000cf6:	e0e4      	b.n	8000ec2 <__aeabi_dadd+0x37a>
 8000cf8:	1e48      	subs	r0, r1, #1
 8000cfa:	2901      	cmp	r1, #1
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dadd+0x1b8>
 8000cfe:	e19b      	b.n	8001038 <__aeabi_dadd+0x4f0>
 8000d00:	4f74      	ldr	r7, [pc, #464]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d02:	42b9      	cmp	r1, r7
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x1c0>
 8000d06:	e0eb      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000d08:	2701      	movs	r7, #1
 8000d0a:	0001      	movs	r1, r0
 8000d0c:	2838      	cmp	r0, #56	@ 0x38
 8000d0e:	dc11      	bgt.n	8000d34 <__aeabi_dadd+0x1ec>
 8000d10:	291f      	cmp	r1, #31
 8000d12:	dd00      	ble.n	8000d16 <__aeabi_dadd+0x1ce>
 8000d14:	e1c7      	b.n	80010a6 <__aeabi_dadd+0x55e>
 8000d16:	2720      	movs	r7, #32
 8000d18:	1a78      	subs	r0, r7, r1
 8000d1a:	001f      	movs	r7, r3
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	4087      	lsls	r7, r0
 8000d20:	0010      	movs	r0, r2
 8000d22:	40c8      	lsrs	r0, r1
 8000d24:	4307      	orrs	r7, r0
 8000d26:	4660      	mov	r0, ip
 8000d28:	4082      	lsls	r2, r0
 8000d2a:	40cb      	lsrs	r3, r1
 8000d2c:	1e50      	subs	r0, r2, #1
 8000d2e:	4182      	sbcs	r2, r0
 8000d30:	18f6      	adds	r6, r6, r3
 8000d32:	4317      	orrs	r7, r2
 8000d34:	444f      	add	r7, r9
 8000d36:	454f      	cmp	r7, r9
 8000d38:	4180      	sbcs	r0, r0
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	1836      	adds	r6, r6, r0
 8000d3e:	0233      	lsls	r3, r6, #8
 8000d40:	d557      	bpl.n	8000df2 <__aeabi_dadd+0x2aa>
 8000d42:	4b64      	ldr	r3, [pc, #400]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d44:	3401      	adds	r4, #1
 8000d46:	429c      	cmp	r4, r3
 8000d48:	d045      	beq.n	8000dd6 <__aeabi_dadd+0x28e>
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	4b62      	ldr	r3, [pc, #392]	@ (8000ed8 <__aeabi_dadd+0x390>)
 8000d4e:	087a      	lsrs	r2, r7, #1
 8000d50:	401e      	ands	r6, r3
 8000d52:	4039      	ands	r1, r7
 8000d54:	430a      	orrs	r2, r1
 8000d56:	07f7      	lsls	r7, r6, #31
 8000d58:	4317      	orrs	r7, r2
 8000d5a:	0876      	lsrs	r6, r6, #1
 8000d5c:	e771      	b.n	8000c42 <__aeabi_dadd+0xfa>
 8000d5e:	001f      	movs	r7, r3
 8000d60:	4317      	orrs	r7, r2
 8000d62:	d100      	bne.n	8000d66 <__aeabi_dadd+0x21e>
 8000d64:	e0ad      	b.n	8000ec2 <__aeabi_dadd+0x37a>
 8000d66:	1e4f      	subs	r7, r1, #1
 8000d68:	46bc      	mov	ip, r7
 8000d6a:	2901      	cmp	r1, #1
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dadd+0x228>
 8000d6e:	e182      	b.n	8001076 <__aeabi_dadd+0x52e>
 8000d70:	4f58      	ldr	r7, [pc, #352]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d72:	42b9      	cmp	r1, r7
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dadd+0x230>
 8000d76:	e190      	b.n	800109a <__aeabi_dadd+0x552>
 8000d78:	4661      	mov	r1, ip
 8000d7a:	2701      	movs	r7, #1
 8000d7c:	2938      	cmp	r1, #56	@ 0x38
 8000d7e:	dd00      	ble.n	8000d82 <__aeabi_dadd+0x23a>
 8000d80:	e72e      	b.n	8000be0 <__aeabi_dadd+0x98>
 8000d82:	e718      	b.n	8000bb6 <__aeabi_dadd+0x6e>
 8000d84:	4f55      	ldr	r7, [pc, #340]	@ (8000edc <__aeabi_dadd+0x394>)
 8000d86:	1c61      	adds	r1, r4, #1
 8000d88:	4239      	tst	r1, r7
 8000d8a:	d000      	beq.n	8000d8e <__aeabi_dadd+0x246>
 8000d8c:	e0d0      	b.n	8000f30 <__aeabi_dadd+0x3e8>
 8000d8e:	0031      	movs	r1, r6
 8000d90:	4648      	mov	r0, r9
 8000d92:	001f      	movs	r7, r3
 8000d94:	4301      	orrs	r1, r0
 8000d96:	4317      	orrs	r7, r2
 8000d98:	2c00      	cmp	r4, #0
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dadd+0x256>
 8000d9c:	e13d      	b.n	800101a <__aeabi_dadd+0x4d2>
 8000d9e:	2900      	cmp	r1, #0
 8000da0:	d100      	bne.n	8000da4 <__aeabi_dadd+0x25c>
 8000da2:	e1bc      	b.n	800111e <__aeabi_dadd+0x5d6>
 8000da4:	2f00      	cmp	r7, #0
 8000da6:	d000      	beq.n	8000daa <__aeabi_dadd+0x262>
 8000da8:	e1bf      	b.n	800112a <__aeabi_dadd+0x5e2>
 8000daa:	464b      	mov	r3, r9
 8000dac:	2100      	movs	r1, #0
 8000dae:	08d8      	lsrs	r0, r3, #3
 8000db0:	0777      	lsls	r7, r6, #29
 8000db2:	4307      	orrs	r7, r0
 8000db4:	08f0      	lsrs	r0, r6, #3
 8000db6:	0306      	lsls	r6, r0, #12
 8000db8:	054c      	lsls	r4, r1, #21
 8000dba:	0b36      	lsrs	r6, r6, #12
 8000dbc:	0d64      	lsrs	r4, r4, #21
 8000dbe:	e00c      	b.n	8000dda <__aeabi_dadd+0x292>
 8000dc0:	4f44      	ldr	r7, [pc, #272]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000dc2:	42bc      	cmp	r4, r7
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_dadd+0x280>
 8000dc6:	e08b      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000dc8:	2701      	movs	r7, #1
 8000dca:	2938      	cmp	r1, #56	@ 0x38
 8000dcc:	dcb2      	bgt.n	8000d34 <__aeabi_dadd+0x1ec>
 8000dce:	2780      	movs	r7, #128	@ 0x80
 8000dd0:	043f      	lsls	r7, r7, #16
 8000dd2:	433b      	orrs	r3, r7
 8000dd4:	e79c      	b.n	8000d10 <__aeabi_dadd+0x1c8>
 8000dd6:	2600      	movs	r6, #0
 8000dd8:	2700      	movs	r7, #0
 8000dda:	0524      	lsls	r4, r4, #20
 8000ddc:	4334      	orrs	r4, r6
 8000dde:	07ed      	lsls	r5, r5, #31
 8000de0:	432c      	orrs	r4, r5
 8000de2:	0038      	movs	r0, r7
 8000de4:	0021      	movs	r1, r4
 8000de6:	b002      	add	sp, #8
 8000de8:	bce0      	pop	{r5, r6, r7}
 8000dea:	46ba      	mov	sl, r7
 8000dec:	46b1      	mov	r9, r6
 8000dee:	46a8      	mov	r8, r5
 8000df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000df2:	077b      	lsls	r3, r7, #29
 8000df4:	d004      	beq.n	8000e00 <__aeabi_dadd+0x2b8>
 8000df6:	230f      	movs	r3, #15
 8000df8:	403b      	ands	r3, r7
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_dadd+0x2b8>
 8000dfe:	e728      	b.n	8000c52 <__aeabi_dadd+0x10a>
 8000e00:	08f8      	lsrs	r0, r7, #3
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e04:	0777      	lsls	r7, r6, #29
 8000e06:	4307      	orrs	r7, r0
 8000e08:	08f0      	lsrs	r0, r6, #3
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	d000      	beq.n	8000e10 <__aeabi_dadd+0x2c8>
 8000e0e:	e24a      	b.n	80012a6 <__aeabi_dadd+0x75e>
 8000e10:	003b      	movs	r3, r7
 8000e12:	4303      	orrs	r3, r0
 8000e14:	d059      	beq.n	8000eca <__aeabi_dadd+0x382>
 8000e16:	2680      	movs	r6, #128	@ 0x80
 8000e18:	0336      	lsls	r6, r6, #12
 8000e1a:	4306      	orrs	r6, r0
 8000e1c:	0336      	lsls	r6, r6, #12
 8000e1e:	4c2d      	ldr	r4, [pc, #180]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e20:	0b36      	lsrs	r6, r6, #12
 8000e22:	e7da      	b.n	8000dda <__aeabi_dadd+0x292>
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d061      	beq.n	8000eec <__aeabi_dadd+0x3a4>
 8000e28:	4641      	mov	r1, r8
 8000e2a:	1b09      	subs	r1, r1, r4
 8000e2c:	2c00      	cmp	r4, #0
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_dadd+0x2ea>
 8000e30:	e0b9      	b.n	8000fa6 <__aeabi_dadd+0x45e>
 8000e32:	4c28      	ldr	r4, [pc, #160]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x2f2>
 8000e38:	e1a5      	b.n	8001186 <__aeabi_dadd+0x63e>
 8000e3a:	2701      	movs	r7, #1
 8000e3c:	2938      	cmp	r1, #56	@ 0x38
 8000e3e:	dc13      	bgt.n	8000e68 <__aeabi_dadd+0x320>
 8000e40:	2480      	movs	r4, #128	@ 0x80
 8000e42:	0424      	lsls	r4, r4, #16
 8000e44:	4326      	orrs	r6, r4
 8000e46:	291f      	cmp	r1, #31
 8000e48:	dd00      	ble.n	8000e4c <__aeabi_dadd+0x304>
 8000e4a:	e1c8      	b.n	80011de <__aeabi_dadd+0x696>
 8000e4c:	2420      	movs	r4, #32
 8000e4e:	0037      	movs	r7, r6
 8000e50:	4648      	mov	r0, r9
 8000e52:	1a64      	subs	r4, r4, r1
 8000e54:	40a7      	lsls	r7, r4
 8000e56:	40c8      	lsrs	r0, r1
 8000e58:	4307      	orrs	r7, r0
 8000e5a:	4648      	mov	r0, r9
 8000e5c:	40a0      	lsls	r0, r4
 8000e5e:	40ce      	lsrs	r6, r1
 8000e60:	1e44      	subs	r4, r0, #1
 8000e62:	41a0      	sbcs	r0, r4
 8000e64:	199b      	adds	r3, r3, r6
 8000e66:	4307      	orrs	r7, r0
 8000e68:	18bf      	adds	r7, r7, r2
 8000e6a:	4297      	cmp	r7, r2
 8000e6c:	4192      	sbcs	r2, r2
 8000e6e:	4252      	negs	r2, r2
 8000e70:	4644      	mov	r4, r8
 8000e72:	18d6      	adds	r6, r2, r3
 8000e74:	e763      	b.n	8000d3e <__aeabi_dadd+0x1f6>
 8000e76:	0038      	movs	r0, r7
 8000e78:	f001 fed0 	bl	8002c1c <__clzsi2>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	3318      	adds	r3, #24
 8000e80:	2b1f      	cmp	r3, #31
 8000e82:	dc00      	bgt.n	8000e86 <__aeabi_dadd+0x33e>
 8000e84:	e6bf      	b.n	8000c06 <__aeabi_dadd+0xbe>
 8000e86:	003a      	movs	r2, r7
 8000e88:	3808      	subs	r0, #8
 8000e8a:	4082      	lsls	r2, r0
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	dd00      	ble.n	8000e92 <__aeabi_dadd+0x34a>
 8000e90:	e083      	b.n	8000f9a <__aeabi_dadd+0x452>
 8000e92:	1b1b      	subs	r3, r3, r4
 8000e94:	1c58      	adds	r0, r3, #1
 8000e96:	281f      	cmp	r0, #31
 8000e98:	dc00      	bgt.n	8000e9c <__aeabi_dadd+0x354>
 8000e9a:	e1b4      	b.n	8001206 <__aeabi_dadd+0x6be>
 8000e9c:	0017      	movs	r7, r2
 8000e9e:	3b1f      	subs	r3, #31
 8000ea0:	40df      	lsrs	r7, r3
 8000ea2:	2820      	cmp	r0, #32
 8000ea4:	d005      	beq.n	8000eb2 <__aeabi_dadd+0x36a>
 8000ea6:	2340      	movs	r3, #64	@ 0x40
 8000ea8:	1a1b      	subs	r3, r3, r0
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	1e53      	subs	r3, r2, #1
 8000eae:	419a      	sbcs	r2, r3
 8000eb0:	4317      	orrs	r7, r2
 8000eb2:	2400      	movs	r4, #0
 8000eb4:	2f00      	cmp	r7, #0
 8000eb6:	d00a      	beq.n	8000ece <__aeabi_dadd+0x386>
 8000eb8:	077b      	lsls	r3, r7, #29
 8000eba:	d000      	beq.n	8000ebe <__aeabi_dadd+0x376>
 8000ebc:	e6c4      	b.n	8000c48 <__aeabi_dadd+0x100>
 8000ebe:	0026      	movs	r6, r4
 8000ec0:	e79e      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	000c      	movs	r4, r1
 8000ec6:	08d8      	lsrs	r0, r3, #3
 8000ec8:	e79b      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 8000eca:	2700      	movs	r7, #0
 8000ecc:	4c01      	ldr	r4, [pc, #4]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ece:	2600      	movs	r6, #0
 8000ed0:	e783      	b.n	8000dda <__aeabi_dadd+0x292>
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	000007ff 	.word	0x000007ff
 8000ed8:	ff7fffff 	.word	0xff7fffff
 8000edc:	000007fe 	.word	0x000007fe
 8000ee0:	464b      	mov	r3, r9
 8000ee2:	0777      	lsls	r7, r6, #29
 8000ee4:	08d8      	lsrs	r0, r3, #3
 8000ee6:	4307      	orrs	r7, r0
 8000ee8:	08f0      	lsrs	r0, r6, #3
 8000eea:	e791      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8000eec:	4fcd      	ldr	r7, [pc, #820]	@ (8001224 <__aeabi_dadd+0x6dc>)
 8000eee:	1c61      	adds	r1, r4, #1
 8000ef0:	4239      	tst	r1, r7
 8000ef2:	d16b      	bne.n	8000fcc <__aeabi_dadd+0x484>
 8000ef4:	0031      	movs	r1, r6
 8000ef6:	4648      	mov	r0, r9
 8000ef8:	4301      	orrs	r1, r0
 8000efa:	2c00      	cmp	r4, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_dadd+0x3b8>
 8000efe:	e14b      	b.n	8001198 <__aeabi_dadd+0x650>
 8000f00:	001f      	movs	r7, r3
 8000f02:	4317      	orrs	r7, r2
 8000f04:	2900      	cmp	r1, #0
 8000f06:	d100      	bne.n	8000f0a <__aeabi_dadd+0x3c2>
 8000f08:	e181      	b.n	800120e <__aeabi_dadd+0x6c6>
 8000f0a:	2f00      	cmp	r7, #0
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_dadd+0x3c8>
 8000f0e:	e74c      	b.n	8000daa <__aeabi_dadd+0x262>
 8000f10:	444a      	add	r2, r9
 8000f12:	454a      	cmp	r2, r9
 8000f14:	4180      	sbcs	r0, r0
 8000f16:	18f6      	adds	r6, r6, r3
 8000f18:	4240      	negs	r0, r0
 8000f1a:	1836      	adds	r6, r6, r0
 8000f1c:	0233      	lsls	r3, r6, #8
 8000f1e:	d500      	bpl.n	8000f22 <__aeabi_dadd+0x3da>
 8000f20:	e1b0      	b.n	8001284 <__aeabi_dadd+0x73c>
 8000f22:	0017      	movs	r7, r2
 8000f24:	4691      	mov	r9, r2
 8000f26:	4337      	orrs	r7, r6
 8000f28:	d000      	beq.n	8000f2c <__aeabi_dadd+0x3e4>
 8000f2a:	e73e      	b.n	8000daa <__aeabi_dadd+0x262>
 8000f2c:	2600      	movs	r6, #0
 8000f2e:	e754      	b.n	8000dda <__aeabi_dadd+0x292>
 8000f30:	4649      	mov	r1, r9
 8000f32:	1a89      	subs	r1, r1, r2
 8000f34:	4688      	mov	r8, r1
 8000f36:	45c1      	cmp	r9, r8
 8000f38:	41bf      	sbcs	r7, r7
 8000f3a:	1af1      	subs	r1, r6, r3
 8000f3c:	427f      	negs	r7, r7
 8000f3e:	1bc9      	subs	r1, r1, r7
 8000f40:	020f      	lsls	r7, r1, #8
 8000f42:	d461      	bmi.n	8001008 <__aeabi_dadd+0x4c0>
 8000f44:	4647      	mov	r7, r8
 8000f46:	430f      	orrs	r7, r1
 8000f48:	d100      	bne.n	8000f4c <__aeabi_dadd+0x404>
 8000f4a:	e0bd      	b.n	80010c8 <__aeabi_dadd+0x580>
 8000f4c:	000e      	movs	r6, r1
 8000f4e:	4647      	mov	r7, r8
 8000f50:	e651      	b.n	8000bf6 <__aeabi_dadd+0xae>
 8000f52:	4cb5      	ldr	r4, [pc, #724]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000f54:	45a0      	cmp	r8, r4
 8000f56:	d100      	bne.n	8000f5a <__aeabi_dadd+0x412>
 8000f58:	e100      	b.n	800115c <__aeabi_dadd+0x614>
 8000f5a:	2701      	movs	r7, #1
 8000f5c:	2938      	cmp	r1, #56	@ 0x38
 8000f5e:	dd00      	ble.n	8000f62 <__aeabi_dadd+0x41a>
 8000f60:	e6b8      	b.n	8000cd4 <__aeabi_dadd+0x18c>
 8000f62:	2480      	movs	r4, #128	@ 0x80
 8000f64:	0424      	lsls	r4, r4, #16
 8000f66:	4326      	orrs	r6, r4
 8000f68:	e6a3      	b.n	8000cb2 <__aeabi_dadd+0x16a>
 8000f6a:	4eb0      	ldr	r6, [pc, #704]	@ (800122c <__aeabi_dadd+0x6e4>)
 8000f6c:	1ae4      	subs	r4, r4, r3
 8000f6e:	4016      	ands	r6, r2
 8000f70:	077b      	lsls	r3, r7, #29
 8000f72:	d000      	beq.n	8000f76 <__aeabi_dadd+0x42e>
 8000f74:	e73f      	b.n	8000df6 <__aeabi_dadd+0x2ae>
 8000f76:	e743      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8000f78:	000f      	movs	r7, r1
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	3f20      	subs	r7, #32
 8000f7e:	40f8      	lsrs	r0, r7
 8000f80:	4684      	mov	ip, r0
 8000f82:	2920      	cmp	r1, #32
 8000f84:	d003      	beq.n	8000f8e <__aeabi_dadd+0x446>
 8000f86:	2740      	movs	r7, #64	@ 0x40
 8000f88:	1a79      	subs	r1, r7, r1
 8000f8a:	408b      	lsls	r3, r1
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	1e53      	subs	r3, r2, #1
 8000f90:	419a      	sbcs	r2, r3
 8000f92:	4663      	mov	r3, ip
 8000f94:	0017      	movs	r7, r2
 8000f96:	431f      	orrs	r7, r3
 8000f98:	e622      	b.n	8000be0 <__aeabi_dadd+0x98>
 8000f9a:	48a4      	ldr	r0, [pc, #656]	@ (800122c <__aeabi_dadd+0x6e4>)
 8000f9c:	1ae1      	subs	r1, r4, r3
 8000f9e:	4010      	ands	r0, r2
 8000fa0:	0747      	lsls	r7, r0, #29
 8000fa2:	08c0      	lsrs	r0, r0, #3
 8000fa4:	e707      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8000fa6:	0034      	movs	r4, r6
 8000fa8:	4648      	mov	r0, r9
 8000faa:	4304      	orrs	r4, r0
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_dadd+0x468>
 8000fae:	e0fa      	b.n	80011a6 <__aeabi_dadd+0x65e>
 8000fb0:	1e4c      	subs	r4, r1, #1
 8000fb2:	2901      	cmp	r1, #1
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_dadd+0x470>
 8000fb6:	e0d7      	b.n	8001168 <__aeabi_dadd+0x620>
 8000fb8:	4f9b      	ldr	r7, [pc, #620]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000fba:	42b9      	cmp	r1, r7
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_dadd+0x478>
 8000fbe:	e0e2      	b.n	8001186 <__aeabi_dadd+0x63e>
 8000fc0:	2701      	movs	r7, #1
 8000fc2:	2c38      	cmp	r4, #56	@ 0x38
 8000fc4:	dd00      	ble.n	8000fc8 <__aeabi_dadd+0x480>
 8000fc6:	e74f      	b.n	8000e68 <__aeabi_dadd+0x320>
 8000fc8:	0021      	movs	r1, r4
 8000fca:	e73c      	b.n	8000e46 <__aeabi_dadd+0x2fe>
 8000fcc:	4c96      	ldr	r4, [pc, #600]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000fce:	42a1      	cmp	r1, r4
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dadd+0x48c>
 8000fd2:	e0dd      	b.n	8001190 <__aeabi_dadd+0x648>
 8000fd4:	444a      	add	r2, r9
 8000fd6:	454a      	cmp	r2, r9
 8000fd8:	4180      	sbcs	r0, r0
 8000fda:	18f3      	adds	r3, r6, r3
 8000fdc:	4240      	negs	r0, r0
 8000fde:	1818      	adds	r0, r3, r0
 8000fe0:	07c7      	lsls	r7, r0, #31
 8000fe2:	0852      	lsrs	r2, r2, #1
 8000fe4:	4317      	orrs	r7, r2
 8000fe6:	0846      	lsrs	r6, r0, #1
 8000fe8:	0752      	lsls	r2, r2, #29
 8000fea:	d005      	beq.n	8000ff8 <__aeabi_dadd+0x4b0>
 8000fec:	220f      	movs	r2, #15
 8000fee:	000c      	movs	r4, r1
 8000ff0:	403a      	ands	r2, r7
 8000ff2:	2a04      	cmp	r2, #4
 8000ff4:	d000      	beq.n	8000ff8 <__aeabi_dadd+0x4b0>
 8000ff6:	e62c      	b.n	8000c52 <__aeabi_dadd+0x10a>
 8000ff8:	0776      	lsls	r6, r6, #29
 8000ffa:	08ff      	lsrs	r7, r7, #3
 8000ffc:	4337      	orrs	r7, r6
 8000ffe:	0900      	lsrs	r0, r0, #4
 8001000:	e6d9      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001002:	2700      	movs	r7, #0
 8001004:	2600      	movs	r6, #0
 8001006:	e6e8      	b.n	8000dda <__aeabi_dadd+0x292>
 8001008:	4649      	mov	r1, r9
 800100a:	1a57      	subs	r7, r2, r1
 800100c:	42ba      	cmp	r2, r7
 800100e:	4192      	sbcs	r2, r2
 8001010:	1b9e      	subs	r6, r3, r6
 8001012:	4252      	negs	r2, r2
 8001014:	4665      	mov	r5, ip
 8001016:	1ab6      	subs	r6, r6, r2
 8001018:	e5ed      	b.n	8000bf6 <__aeabi_dadd+0xae>
 800101a:	2900      	cmp	r1, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_dadd+0x4d8>
 800101e:	e0c6      	b.n	80011ae <__aeabi_dadd+0x666>
 8001020:	2f00      	cmp	r7, #0
 8001022:	d167      	bne.n	80010f4 <__aeabi_dadd+0x5ac>
 8001024:	2680      	movs	r6, #128	@ 0x80
 8001026:	2500      	movs	r5, #0
 8001028:	4c7f      	ldr	r4, [pc, #508]	@ (8001228 <__aeabi_dadd+0x6e0>)
 800102a:	0336      	lsls	r6, r6, #12
 800102c:	e6d5      	b.n	8000dda <__aeabi_dadd+0x292>
 800102e:	4665      	mov	r5, ip
 8001030:	000c      	movs	r4, r1
 8001032:	001e      	movs	r6, r3
 8001034:	08d0      	lsrs	r0, r2, #3
 8001036:	e6e4      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 8001038:	444a      	add	r2, r9
 800103a:	454a      	cmp	r2, r9
 800103c:	4180      	sbcs	r0, r0
 800103e:	18f3      	adds	r3, r6, r3
 8001040:	4240      	negs	r0, r0
 8001042:	1818      	adds	r0, r3, r0
 8001044:	0011      	movs	r1, r2
 8001046:	0203      	lsls	r3, r0, #8
 8001048:	d400      	bmi.n	800104c <__aeabi_dadd+0x504>
 800104a:	e096      	b.n	800117a <__aeabi_dadd+0x632>
 800104c:	4b77      	ldr	r3, [pc, #476]	@ (800122c <__aeabi_dadd+0x6e4>)
 800104e:	0849      	lsrs	r1, r1, #1
 8001050:	4018      	ands	r0, r3
 8001052:	07c3      	lsls	r3, r0, #31
 8001054:	430b      	orrs	r3, r1
 8001056:	0844      	lsrs	r4, r0, #1
 8001058:	0749      	lsls	r1, r1, #29
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x516>
 800105c:	e129      	b.n	80012b2 <__aeabi_dadd+0x76a>
 800105e:	220f      	movs	r2, #15
 8001060:	401a      	ands	r2, r3
 8001062:	2a04      	cmp	r2, #4
 8001064:	d100      	bne.n	8001068 <__aeabi_dadd+0x520>
 8001066:	e0ea      	b.n	800123e <__aeabi_dadd+0x6f6>
 8001068:	1d1f      	adds	r7, r3, #4
 800106a:	429f      	cmp	r7, r3
 800106c:	41b6      	sbcs	r6, r6
 800106e:	4276      	negs	r6, r6
 8001070:	1936      	adds	r6, r6, r4
 8001072:	2402      	movs	r4, #2
 8001074:	e6c4      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8001076:	4649      	mov	r1, r9
 8001078:	1a8f      	subs	r7, r1, r2
 800107a:	45b9      	cmp	r9, r7
 800107c:	4180      	sbcs	r0, r0
 800107e:	1af6      	subs	r6, r6, r3
 8001080:	4240      	negs	r0, r0
 8001082:	1a36      	subs	r6, r6, r0
 8001084:	0233      	lsls	r3, r6, #8
 8001086:	d406      	bmi.n	8001096 <__aeabi_dadd+0x54e>
 8001088:	0773      	lsls	r3, r6, #29
 800108a:	08ff      	lsrs	r7, r7, #3
 800108c:	2101      	movs	r1, #1
 800108e:	431f      	orrs	r7, r3
 8001090:	08f0      	lsrs	r0, r6, #3
 8001092:	e690      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001094:	4665      	mov	r5, ip
 8001096:	2401      	movs	r4, #1
 8001098:	e5ab      	b.n	8000bf2 <__aeabi_dadd+0xaa>
 800109a:	464b      	mov	r3, r9
 800109c:	0777      	lsls	r7, r6, #29
 800109e:	08d8      	lsrs	r0, r3, #3
 80010a0:	4307      	orrs	r7, r0
 80010a2:	08f0      	lsrs	r0, r6, #3
 80010a4:	e6b4      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80010a6:	000f      	movs	r7, r1
 80010a8:	0018      	movs	r0, r3
 80010aa:	3f20      	subs	r7, #32
 80010ac:	40f8      	lsrs	r0, r7
 80010ae:	4684      	mov	ip, r0
 80010b0:	2920      	cmp	r1, #32
 80010b2:	d003      	beq.n	80010bc <__aeabi_dadd+0x574>
 80010b4:	2740      	movs	r7, #64	@ 0x40
 80010b6:	1a79      	subs	r1, r7, r1
 80010b8:	408b      	lsls	r3, r1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	1e53      	subs	r3, r2, #1
 80010be:	419a      	sbcs	r2, r3
 80010c0:	4663      	mov	r3, ip
 80010c2:	0017      	movs	r7, r2
 80010c4:	431f      	orrs	r7, r3
 80010c6:	e635      	b.n	8000d34 <__aeabi_dadd+0x1ec>
 80010c8:	2500      	movs	r5, #0
 80010ca:	2400      	movs	r4, #0
 80010cc:	2600      	movs	r6, #0
 80010ce:	e684      	b.n	8000dda <__aeabi_dadd+0x292>
 80010d0:	000c      	movs	r4, r1
 80010d2:	0035      	movs	r5, r6
 80010d4:	3c20      	subs	r4, #32
 80010d6:	40e5      	lsrs	r5, r4
 80010d8:	2920      	cmp	r1, #32
 80010da:	d005      	beq.n	80010e8 <__aeabi_dadd+0x5a0>
 80010dc:	2440      	movs	r4, #64	@ 0x40
 80010de:	1a61      	subs	r1, r4, r1
 80010e0:	408e      	lsls	r6, r1
 80010e2:	4649      	mov	r1, r9
 80010e4:	4331      	orrs	r1, r6
 80010e6:	4689      	mov	r9, r1
 80010e8:	4648      	mov	r0, r9
 80010ea:	1e41      	subs	r1, r0, #1
 80010ec:	4188      	sbcs	r0, r1
 80010ee:	0007      	movs	r7, r0
 80010f0:	432f      	orrs	r7, r5
 80010f2:	e5ef      	b.n	8000cd4 <__aeabi_dadd+0x18c>
 80010f4:	08d2      	lsrs	r2, r2, #3
 80010f6:	075f      	lsls	r7, r3, #29
 80010f8:	4665      	mov	r5, ip
 80010fa:	4317      	orrs	r7, r2
 80010fc:	08d8      	lsrs	r0, r3, #3
 80010fe:	e687      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001100:	1a17      	subs	r7, r2, r0
 8001102:	42ba      	cmp	r2, r7
 8001104:	4192      	sbcs	r2, r2
 8001106:	1b9e      	subs	r6, r3, r6
 8001108:	4252      	negs	r2, r2
 800110a:	1ab6      	subs	r6, r6, r2
 800110c:	0233      	lsls	r3, r6, #8
 800110e:	d4c1      	bmi.n	8001094 <__aeabi_dadd+0x54c>
 8001110:	0773      	lsls	r3, r6, #29
 8001112:	08ff      	lsrs	r7, r7, #3
 8001114:	4665      	mov	r5, ip
 8001116:	2101      	movs	r1, #1
 8001118:	431f      	orrs	r7, r3
 800111a:	08f0      	lsrs	r0, r6, #3
 800111c:	e64b      	b.n	8000db6 <__aeabi_dadd+0x26e>
 800111e:	2f00      	cmp	r7, #0
 8001120:	d07b      	beq.n	800121a <__aeabi_dadd+0x6d2>
 8001122:	4665      	mov	r5, ip
 8001124:	001e      	movs	r6, r3
 8001126:	4691      	mov	r9, r2
 8001128:	e63f      	b.n	8000daa <__aeabi_dadd+0x262>
 800112a:	1a81      	subs	r1, r0, r2
 800112c:	4688      	mov	r8, r1
 800112e:	45c1      	cmp	r9, r8
 8001130:	41a4      	sbcs	r4, r4
 8001132:	1af1      	subs	r1, r6, r3
 8001134:	4264      	negs	r4, r4
 8001136:	1b09      	subs	r1, r1, r4
 8001138:	2480      	movs	r4, #128	@ 0x80
 800113a:	0424      	lsls	r4, r4, #16
 800113c:	4221      	tst	r1, r4
 800113e:	d077      	beq.n	8001230 <__aeabi_dadd+0x6e8>
 8001140:	1a10      	subs	r0, r2, r0
 8001142:	4282      	cmp	r2, r0
 8001144:	4192      	sbcs	r2, r2
 8001146:	0007      	movs	r7, r0
 8001148:	1b9e      	subs	r6, r3, r6
 800114a:	4252      	negs	r2, r2
 800114c:	1ab6      	subs	r6, r6, r2
 800114e:	4337      	orrs	r7, r6
 8001150:	d000      	beq.n	8001154 <__aeabi_dadd+0x60c>
 8001152:	e0a0      	b.n	8001296 <__aeabi_dadd+0x74e>
 8001154:	4665      	mov	r5, ip
 8001156:	2400      	movs	r4, #0
 8001158:	2600      	movs	r6, #0
 800115a:	e63e      	b.n	8000dda <__aeabi_dadd+0x292>
 800115c:	075f      	lsls	r7, r3, #29
 800115e:	08d2      	lsrs	r2, r2, #3
 8001160:	4665      	mov	r5, ip
 8001162:	4317      	orrs	r7, r2
 8001164:	08d8      	lsrs	r0, r3, #3
 8001166:	e653      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001168:	1881      	adds	r1, r0, r2
 800116a:	4291      	cmp	r1, r2
 800116c:	4192      	sbcs	r2, r2
 800116e:	18f0      	adds	r0, r6, r3
 8001170:	4252      	negs	r2, r2
 8001172:	1880      	adds	r0, r0, r2
 8001174:	0203      	lsls	r3, r0, #8
 8001176:	d500      	bpl.n	800117a <__aeabi_dadd+0x632>
 8001178:	e768      	b.n	800104c <__aeabi_dadd+0x504>
 800117a:	0747      	lsls	r7, r0, #29
 800117c:	08c9      	lsrs	r1, r1, #3
 800117e:	430f      	orrs	r7, r1
 8001180:	08c0      	lsrs	r0, r0, #3
 8001182:	2101      	movs	r1, #1
 8001184:	e617      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001186:	08d2      	lsrs	r2, r2, #3
 8001188:	075f      	lsls	r7, r3, #29
 800118a:	4317      	orrs	r7, r2
 800118c:	08d8      	lsrs	r0, r3, #3
 800118e:	e63f      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001190:	000c      	movs	r4, r1
 8001192:	2600      	movs	r6, #0
 8001194:	2700      	movs	r7, #0
 8001196:	e620      	b.n	8000dda <__aeabi_dadd+0x292>
 8001198:	2900      	cmp	r1, #0
 800119a:	d156      	bne.n	800124a <__aeabi_dadd+0x702>
 800119c:	075f      	lsls	r7, r3, #29
 800119e:	08d2      	lsrs	r2, r2, #3
 80011a0:	4317      	orrs	r7, r2
 80011a2:	08d8      	lsrs	r0, r3, #3
 80011a4:	e634      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80011a6:	000c      	movs	r4, r1
 80011a8:	001e      	movs	r6, r3
 80011aa:	08d0      	lsrs	r0, r2, #3
 80011ac:	e629      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 80011ae:	08c1      	lsrs	r1, r0, #3
 80011b0:	0770      	lsls	r0, r6, #29
 80011b2:	4301      	orrs	r1, r0
 80011b4:	08f0      	lsrs	r0, r6, #3
 80011b6:	2f00      	cmp	r7, #0
 80011b8:	d062      	beq.n	8001280 <__aeabi_dadd+0x738>
 80011ba:	2480      	movs	r4, #128	@ 0x80
 80011bc:	0324      	lsls	r4, r4, #12
 80011be:	4220      	tst	r0, r4
 80011c0:	d007      	beq.n	80011d2 <__aeabi_dadd+0x68a>
 80011c2:	08de      	lsrs	r6, r3, #3
 80011c4:	4226      	tst	r6, r4
 80011c6:	d104      	bne.n	80011d2 <__aeabi_dadd+0x68a>
 80011c8:	4665      	mov	r5, ip
 80011ca:	0030      	movs	r0, r6
 80011cc:	08d1      	lsrs	r1, r2, #3
 80011ce:	075b      	lsls	r3, r3, #29
 80011d0:	4319      	orrs	r1, r3
 80011d2:	0f4f      	lsrs	r7, r1, #29
 80011d4:	00c9      	lsls	r1, r1, #3
 80011d6:	08c9      	lsrs	r1, r1, #3
 80011d8:	077f      	lsls	r7, r7, #29
 80011da:	430f      	orrs	r7, r1
 80011dc:	e618      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80011de:	000c      	movs	r4, r1
 80011e0:	0030      	movs	r0, r6
 80011e2:	3c20      	subs	r4, #32
 80011e4:	40e0      	lsrs	r0, r4
 80011e6:	4684      	mov	ip, r0
 80011e8:	2920      	cmp	r1, #32
 80011ea:	d005      	beq.n	80011f8 <__aeabi_dadd+0x6b0>
 80011ec:	2440      	movs	r4, #64	@ 0x40
 80011ee:	1a61      	subs	r1, r4, r1
 80011f0:	408e      	lsls	r6, r1
 80011f2:	4649      	mov	r1, r9
 80011f4:	4331      	orrs	r1, r6
 80011f6:	4689      	mov	r9, r1
 80011f8:	4648      	mov	r0, r9
 80011fa:	1e41      	subs	r1, r0, #1
 80011fc:	4188      	sbcs	r0, r1
 80011fe:	4661      	mov	r1, ip
 8001200:	0007      	movs	r7, r0
 8001202:	430f      	orrs	r7, r1
 8001204:	e630      	b.n	8000e68 <__aeabi_dadd+0x320>
 8001206:	2120      	movs	r1, #32
 8001208:	2700      	movs	r7, #0
 800120a:	1a09      	subs	r1, r1, r0
 800120c:	e50e      	b.n	8000c2c <__aeabi_dadd+0xe4>
 800120e:	001e      	movs	r6, r3
 8001210:	2f00      	cmp	r7, #0
 8001212:	d000      	beq.n	8001216 <__aeabi_dadd+0x6ce>
 8001214:	e522      	b.n	8000c5c <__aeabi_dadd+0x114>
 8001216:	2400      	movs	r4, #0
 8001218:	e758      	b.n	80010cc <__aeabi_dadd+0x584>
 800121a:	2500      	movs	r5, #0
 800121c:	2400      	movs	r4, #0
 800121e:	2600      	movs	r6, #0
 8001220:	e5db      	b.n	8000dda <__aeabi_dadd+0x292>
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	000007fe 	.word	0x000007fe
 8001228:	000007ff 	.word	0x000007ff
 800122c:	ff7fffff 	.word	0xff7fffff
 8001230:	4647      	mov	r7, r8
 8001232:	430f      	orrs	r7, r1
 8001234:	d100      	bne.n	8001238 <__aeabi_dadd+0x6f0>
 8001236:	e747      	b.n	80010c8 <__aeabi_dadd+0x580>
 8001238:	000e      	movs	r6, r1
 800123a:	46c1      	mov	r9, r8
 800123c:	e5b5      	b.n	8000daa <__aeabi_dadd+0x262>
 800123e:	08df      	lsrs	r7, r3, #3
 8001240:	0764      	lsls	r4, r4, #29
 8001242:	2102      	movs	r1, #2
 8001244:	4327      	orrs	r7, r4
 8001246:	0900      	lsrs	r0, r0, #4
 8001248:	e5b5      	b.n	8000db6 <__aeabi_dadd+0x26e>
 800124a:	0019      	movs	r1, r3
 800124c:	08c0      	lsrs	r0, r0, #3
 800124e:	0777      	lsls	r7, r6, #29
 8001250:	4307      	orrs	r7, r0
 8001252:	4311      	orrs	r1, r2
 8001254:	08f0      	lsrs	r0, r6, #3
 8001256:	2900      	cmp	r1, #0
 8001258:	d100      	bne.n	800125c <__aeabi_dadd+0x714>
 800125a:	e5d9      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 800125c:	2180      	movs	r1, #128	@ 0x80
 800125e:	0309      	lsls	r1, r1, #12
 8001260:	4208      	tst	r0, r1
 8001262:	d007      	beq.n	8001274 <__aeabi_dadd+0x72c>
 8001264:	08dc      	lsrs	r4, r3, #3
 8001266:	420c      	tst	r4, r1
 8001268:	d104      	bne.n	8001274 <__aeabi_dadd+0x72c>
 800126a:	08d2      	lsrs	r2, r2, #3
 800126c:	075b      	lsls	r3, r3, #29
 800126e:	431a      	orrs	r2, r3
 8001270:	0017      	movs	r7, r2
 8001272:	0020      	movs	r0, r4
 8001274:	0f7b      	lsrs	r3, r7, #29
 8001276:	00ff      	lsls	r7, r7, #3
 8001278:	08ff      	lsrs	r7, r7, #3
 800127a:	075b      	lsls	r3, r3, #29
 800127c:	431f      	orrs	r7, r3
 800127e:	e5c7      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001280:	000f      	movs	r7, r1
 8001282:	e5c5      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <__aeabi_dadd+0x788>)
 8001286:	08d2      	lsrs	r2, r2, #3
 8001288:	4033      	ands	r3, r6
 800128a:	075f      	lsls	r7, r3, #29
 800128c:	025b      	lsls	r3, r3, #9
 800128e:	2401      	movs	r4, #1
 8001290:	4317      	orrs	r7, r2
 8001292:	0b1e      	lsrs	r6, r3, #12
 8001294:	e5a1      	b.n	8000dda <__aeabi_dadd+0x292>
 8001296:	4226      	tst	r6, r4
 8001298:	d012      	beq.n	80012c0 <__aeabi_dadd+0x778>
 800129a:	4b0d      	ldr	r3, [pc, #52]	@ (80012d0 <__aeabi_dadd+0x788>)
 800129c:	4665      	mov	r5, ip
 800129e:	0002      	movs	r2, r0
 80012a0:	2401      	movs	r4, #1
 80012a2:	401e      	ands	r6, r3
 80012a4:	e4e6      	b.n	8000c74 <__aeabi_dadd+0x12c>
 80012a6:	0021      	movs	r1, r4
 80012a8:	e585      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012aa:	0017      	movs	r7, r2
 80012ac:	e5a8      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 80012ae:	003a      	movs	r2, r7
 80012b0:	e4d4      	b.n	8000c5c <__aeabi_dadd+0x114>
 80012b2:	08db      	lsrs	r3, r3, #3
 80012b4:	0764      	lsls	r4, r4, #29
 80012b6:	431c      	orrs	r4, r3
 80012b8:	0027      	movs	r7, r4
 80012ba:	2102      	movs	r1, #2
 80012bc:	0900      	lsrs	r0, r0, #4
 80012be:	e57a      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012c0:	08c0      	lsrs	r0, r0, #3
 80012c2:	0777      	lsls	r7, r6, #29
 80012c4:	4307      	orrs	r7, r0
 80012c6:	4665      	mov	r5, ip
 80012c8:	2100      	movs	r1, #0
 80012ca:	08f0      	lsrs	r0, r6, #3
 80012cc:	e573      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	ff7fffff 	.word	0xff7fffff

080012d4 <__aeabi_ddiv>:
 80012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d6:	46de      	mov	lr, fp
 80012d8:	4645      	mov	r5, r8
 80012da:	4657      	mov	r7, sl
 80012dc:	464e      	mov	r6, r9
 80012de:	b5e0      	push	{r5, r6, r7, lr}
 80012e0:	b087      	sub	sp, #28
 80012e2:	9200      	str	r2, [sp, #0]
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	030b      	lsls	r3, r1, #12
 80012e8:	0b1b      	lsrs	r3, r3, #12
 80012ea:	469b      	mov	fp, r3
 80012ec:	0fca      	lsrs	r2, r1, #31
 80012ee:	004b      	lsls	r3, r1, #1
 80012f0:	0004      	movs	r4, r0
 80012f2:	4680      	mov	r8, r0
 80012f4:	0d5b      	lsrs	r3, r3, #21
 80012f6:	9202      	str	r2, [sp, #8]
 80012f8:	d100      	bne.n	80012fc <__aeabi_ddiv+0x28>
 80012fa:	e098      	b.n	800142e <__aeabi_ddiv+0x15a>
 80012fc:	4a7c      	ldr	r2, [pc, #496]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d037      	beq.n	8001372 <__aeabi_ddiv+0x9e>
 8001302:	4659      	mov	r1, fp
 8001304:	0f42      	lsrs	r2, r0, #29
 8001306:	00c9      	lsls	r1, r1, #3
 8001308:	430a      	orrs	r2, r1
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0409      	lsls	r1, r1, #16
 800130e:	4311      	orrs	r1, r2
 8001310:	00c2      	lsls	r2, r0, #3
 8001312:	4690      	mov	r8, r2
 8001314:	4a77      	ldr	r2, [pc, #476]	@ (80014f4 <__aeabi_ddiv+0x220>)
 8001316:	4689      	mov	r9, r1
 8001318:	4692      	mov	sl, r2
 800131a:	449a      	add	sl, r3
 800131c:	2300      	movs	r3, #0
 800131e:	2400      	movs	r4, #0
 8001320:	9303      	str	r3, [sp, #12]
 8001322:	9e00      	ldr	r6, [sp, #0]
 8001324:	9f01      	ldr	r7, [sp, #4]
 8001326:	033b      	lsls	r3, r7, #12
 8001328:	0b1b      	lsrs	r3, r3, #12
 800132a:	469b      	mov	fp, r3
 800132c:	007b      	lsls	r3, r7, #1
 800132e:	0030      	movs	r0, r6
 8001330:	0d5b      	lsrs	r3, r3, #21
 8001332:	0ffd      	lsrs	r5, r7, #31
 8001334:	2b00      	cmp	r3, #0
 8001336:	d059      	beq.n	80013ec <__aeabi_ddiv+0x118>
 8001338:	4a6d      	ldr	r2, [pc, #436]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d048      	beq.n	80013d0 <__aeabi_ddiv+0xfc>
 800133e:	4659      	mov	r1, fp
 8001340:	0f72      	lsrs	r2, r6, #29
 8001342:	00c9      	lsls	r1, r1, #3
 8001344:	430a      	orrs	r2, r1
 8001346:	2180      	movs	r1, #128	@ 0x80
 8001348:	0409      	lsls	r1, r1, #16
 800134a:	4311      	orrs	r1, r2
 800134c:	468b      	mov	fp, r1
 800134e:	4969      	ldr	r1, [pc, #420]	@ (80014f4 <__aeabi_ddiv+0x220>)
 8001350:	00f2      	lsls	r2, r6, #3
 8001352:	468c      	mov	ip, r1
 8001354:	4651      	mov	r1, sl
 8001356:	4463      	add	r3, ip
 8001358:	1acb      	subs	r3, r1, r3
 800135a:	469a      	mov	sl, r3
 800135c:	2100      	movs	r1, #0
 800135e:	9e02      	ldr	r6, [sp, #8]
 8001360:	406e      	eors	r6, r5
 8001362:	b2f6      	uxtb	r6, r6
 8001364:	2c0f      	cmp	r4, #15
 8001366:	d900      	bls.n	800136a <__aeabi_ddiv+0x96>
 8001368:	e0ce      	b.n	8001508 <__aeabi_ddiv+0x234>
 800136a:	4b63      	ldr	r3, [pc, #396]	@ (80014f8 <__aeabi_ddiv+0x224>)
 800136c:	00a4      	lsls	r4, r4, #2
 800136e:	591b      	ldr	r3, [r3, r4]
 8001370:	469f      	mov	pc, r3
 8001372:	465a      	mov	r2, fp
 8001374:	4302      	orrs	r2, r0
 8001376:	4691      	mov	r9, r2
 8001378:	d000      	beq.n	800137c <__aeabi_ddiv+0xa8>
 800137a:	e090      	b.n	800149e <__aeabi_ddiv+0x1ca>
 800137c:	469a      	mov	sl, r3
 800137e:	2302      	movs	r3, #2
 8001380:	4690      	mov	r8, r2
 8001382:	2408      	movs	r4, #8
 8001384:	9303      	str	r3, [sp, #12]
 8001386:	e7cc      	b.n	8001322 <__aeabi_ddiv+0x4e>
 8001388:	46cb      	mov	fp, r9
 800138a:	4642      	mov	r2, r8
 800138c:	9d02      	ldr	r5, [sp, #8]
 800138e:	9903      	ldr	r1, [sp, #12]
 8001390:	2902      	cmp	r1, #2
 8001392:	d100      	bne.n	8001396 <__aeabi_ddiv+0xc2>
 8001394:	e1de      	b.n	8001754 <__aeabi_ddiv+0x480>
 8001396:	2903      	cmp	r1, #3
 8001398:	d100      	bne.n	800139c <__aeabi_ddiv+0xc8>
 800139a:	e08d      	b.n	80014b8 <__aeabi_ddiv+0x1e4>
 800139c:	2901      	cmp	r1, #1
 800139e:	d000      	beq.n	80013a2 <__aeabi_ddiv+0xce>
 80013a0:	e179      	b.n	8001696 <__aeabi_ddiv+0x3c2>
 80013a2:	002e      	movs	r6, r5
 80013a4:	2200      	movs	r2, #0
 80013a6:	2300      	movs	r3, #0
 80013a8:	2400      	movs	r4, #0
 80013aa:	4690      	mov	r8, r2
 80013ac:	051b      	lsls	r3, r3, #20
 80013ae:	4323      	orrs	r3, r4
 80013b0:	07f6      	lsls	r6, r6, #31
 80013b2:	4333      	orrs	r3, r6
 80013b4:	4640      	mov	r0, r8
 80013b6:	0019      	movs	r1, r3
 80013b8:	b007      	add	sp, #28
 80013ba:	bcf0      	pop	{r4, r5, r6, r7}
 80013bc:	46bb      	mov	fp, r7
 80013be:	46b2      	mov	sl, r6
 80013c0:	46a9      	mov	r9, r5
 80013c2:	46a0      	mov	r8, r4
 80013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c6:	2200      	movs	r2, #0
 80013c8:	2400      	movs	r4, #0
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b48      	ldr	r3, [pc, #288]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80013ce:	e7ed      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80013d0:	465a      	mov	r2, fp
 80013d2:	9b00      	ldr	r3, [sp, #0]
 80013d4:	431a      	orrs	r2, r3
 80013d6:	4b49      	ldr	r3, [pc, #292]	@ (80014fc <__aeabi_ddiv+0x228>)
 80013d8:	469c      	mov	ip, r3
 80013da:	44e2      	add	sl, ip
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d159      	bne.n	8001494 <__aeabi_ddiv+0x1c0>
 80013e0:	2302      	movs	r3, #2
 80013e2:	431c      	orrs	r4, r3
 80013e4:	2300      	movs	r3, #0
 80013e6:	2102      	movs	r1, #2
 80013e8:	469b      	mov	fp, r3
 80013ea:	e7b8      	b.n	800135e <__aeabi_ddiv+0x8a>
 80013ec:	465a      	mov	r2, fp
 80013ee:	9b00      	ldr	r3, [sp, #0]
 80013f0:	431a      	orrs	r2, r3
 80013f2:	d049      	beq.n	8001488 <__aeabi_ddiv+0x1b4>
 80013f4:	465b      	mov	r3, fp
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d100      	bne.n	80013fc <__aeabi_ddiv+0x128>
 80013fa:	e19c      	b.n	8001736 <__aeabi_ddiv+0x462>
 80013fc:	4658      	mov	r0, fp
 80013fe:	f001 fc0d 	bl	8002c1c <__clzsi2>
 8001402:	0002      	movs	r2, r0
 8001404:	0003      	movs	r3, r0
 8001406:	3a0b      	subs	r2, #11
 8001408:	271d      	movs	r7, #29
 800140a:	9e00      	ldr	r6, [sp, #0]
 800140c:	1aba      	subs	r2, r7, r2
 800140e:	0019      	movs	r1, r3
 8001410:	4658      	mov	r0, fp
 8001412:	40d6      	lsrs	r6, r2
 8001414:	3908      	subs	r1, #8
 8001416:	4088      	lsls	r0, r1
 8001418:	0032      	movs	r2, r6
 800141a:	4302      	orrs	r2, r0
 800141c:	4693      	mov	fp, r2
 800141e:	9a00      	ldr	r2, [sp, #0]
 8001420:	408a      	lsls	r2, r1
 8001422:	4937      	ldr	r1, [pc, #220]	@ (8001500 <__aeabi_ddiv+0x22c>)
 8001424:	4453      	add	r3, sl
 8001426:	468a      	mov	sl, r1
 8001428:	2100      	movs	r1, #0
 800142a:	449a      	add	sl, r3
 800142c:	e797      	b.n	800135e <__aeabi_ddiv+0x8a>
 800142e:	465b      	mov	r3, fp
 8001430:	4303      	orrs	r3, r0
 8001432:	4699      	mov	r9, r3
 8001434:	d021      	beq.n	800147a <__aeabi_ddiv+0x1a6>
 8001436:	465b      	mov	r3, fp
 8001438:	2b00      	cmp	r3, #0
 800143a:	d100      	bne.n	800143e <__aeabi_ddiv+0x16a>
 800143c:	e169      	b.n	8001712 <__aeabi_ddiv+0x43e>
 800143e:	4658      	mov	r0, fp
 8001440:	f001 fbec 	bl	8002c1c <__clzsi2>
 8001444:	230b      	movs	r3, #11
 8001446:	425b      	negs	r3, r3
 8001448:	469c      	mov	ip, r3
 800144a:	0002      	movs	r2, r0
 800144c:	4484      	add	ip, r0
 800144e:	4666      	mov	r6, ip
 8001450:	231d      	movs	r3, #29
 8001452:	1b9b      	subs	r3, r3, r6
 8001454:	0026      	movs	r6, r4
 8001456:	0011      	movs	r1, r2
 8001458:	4658      	mov	r0, fp
 800145a:	40de      	lsrs	r6, r3
 800145c:	3908      	subs	r1, #8
 800145e:	4088      	lsls	r0, r1
 8001460:	0033      	movs	r3, r6
 8001462:	4303      	orrs	r3, r0
 8001464:	4699      	mov	r9, r3
 8001466:	0023      	movs	r3, r4
 8001468:	408b      	lsls	r3, r1
 800146a:	4698      	mov	r8, r3
 800146c:	4b25      	ldr	r3, [pc, #148]	@ (8001504 <__aeabi_ddiv+0x230>)
 800146e:	2400      	movs	r4, #0
 8001470:	1a9b      	subs	r3, r3, r2
 8001472:	469a      	mov	sl, r3
 8001474:	2300      	movs	r3, #0
 8001476:	9303      	str	r3, [sp, #12]
 8001478:	e753      	b.n	8001322 <__aeabi_ddiv+0x4e>
 800147a:	2300      	movs	r3, #0
 800147c:	4698      	mov	r8, r3
 800147e:	469a      	mov	sl, r3
 8001480:	3301      	adds	r3, #1
 8001482:	2404      	movs	r4, #4
 8001484:	9303      	str	r3, [sp, #12]
 8001486:	e74c      	b.n	8001322 <__aeabi_ddiv+0x4e>
 8001488:	2301      	movs	r3, #1
 800148a:	431c      	orrs	r4, r3
 800148c:	2300      	movs	r3, #0
 800148e:	2101      	movs	r1, #1
 8001490:	469b      	mov	fp, r3
 8001492:	e764      	b.n	800135e <__aeabi_ddiv+0x8a>
 8001494:	2303      	movs	r3, #3
 8001496:	0032      	movs	r2, r6
 8001498:	2103      	movs	r1, #3
 800149a:	431c      	orrs	r4, r3
 800149c:	e75f      	b.n	800135e <__aeabi_ddiv+0x8a>
 800149e:	469a      	mov	sl, r3
 80014a0:	2303      	movs	r3, #3
 80014a2:	46d9      	mov	r9, fp
 80014a4:	240c      	movs	r4, #12
 80014a6:	9303      	str	r3, [sp, #12]
 80014a8:	e73b      	b.n	8001322 <__aeabi_ddiv+0x4e>
 80014aa:	2300      	movs	r3, #0
 80014ac:	2480      	movs	r4, #128	@ 0x80
 80014ae:	4698      	mov	r8, r3
 80014b0:	2600      	movs	r6, #0
 80014b2:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014b4:	0324      	lsls	r4, r4, #12
 80014b6:	e779      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014b8:	2480      	movs	r4, #128	@ 0x80
 80014ba:	465b      	mov	r3, fp
 80014bc:	0324      	lsls	r4, r4, #12
 80014be:	431c      	orrs	r4, r3
 80014c0:	0324      	lsls	r4, r4, #12
 80014c2:	002e      	movs	r6, r5
 80014c4:	4690      	mov	r8, r2
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014c8:	0b24      	lsrs	r4, r4, #12
 80014ca:	e76f      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014cc:	2480      	movs	r4, #128	@ 0x80
 80014ce:	464b      	mov	r3, r9
 80014d0:	0324      	lsls	r4, r4, #12
 80014d2:	4223      	tst	r3, r4
 80014d4:	d002      	beq.n	80014dc <__aeabi_ddiv+0x208>
 80014d6:	465b      	mov	r3, fp
 80014d8:	4223      	tst	r3, r4
 80014da:	d0f0      	beq.n	80014be <__aeabi_ddiv+0x1ea>
 80014dc:	2480      	movs	r4, #128	@ 0x80
 80014de:	464b      	mov	r3, r9
 80014e0:	0324      	lsls	r4, r4, #12
 80014e2:	431c      	orrs	r4, r3
 80014e4:	0324      	lsls	r4, r4, #12
 80014e6:	9e02      	ldr	r6, [sp, #8]
 80014e8:	4b01      	ldr	r3, [pc, #4]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014ea:	0b24      	lsrs	r4, r4, #12
 80014ec:	e75e      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	000007ff 	.word	0x000007ff
 80014f4:	fffffc01 	.word	0xfffffc01
 80014f8:	0800abb8 	.word	0x0800abb8
 80014fc:	fffff801 	.word	0xfffff801
 8001500:	000003f3 	.word	0x000003f3
 8001504:	fffffc0d 	.word	0xfffffc0d
 8001508:	45cb      	cmp	fp, r9
 800150a:	d200      	bcs.n	800150e <__aeabi_ddiv+0x23a>
 800150c:	e0f8      	b.n	8001700 <__aeabi_ddiv+0x42c>
 800150e:	d100      	bne.n	8001512 <__aeabi_ddiv+0x23e>
 8001510:	e0f3      	b.n	80016fa <__aeabi_ddiv+0x426>
 8001512:	2301      	movs	r3, #1
 8001514:	425b      	negs	r3, r3
 8001516:	469c      	mov	ip, r3
 8001518:	4644      	mov	r4, r8
 800151a:	4648      	mov	r0, r9
 800151c:	2500      	movs	r5, #0
 800151e:	44e2      	add	sl, ip
 8001520:	465b      	mov	r3, fp
 8001522:	0e17      	lsrs	r7, r2, #24
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	431f      	orrs	r7, r3
 8001528:	0c19      	lsrs	r1, r3, #16
 800152a:	043b      	lsls	r3, r7, #16
 800152c:	0212      	lsls	r2, r2, #8
 800152e:	9700      	str	r7, [sp, #0]
 8001530:	0c1f      	lsrs	r7, r3, #16
 8001532:	4691      	mov	r9, r2
 8001534:	9102      	str	r1, [sp, #8]
 8001536:	9703      	str	r7, [sp, #12]
 8001538:	f7fe fe88 	bl	800024c <__aeabi_uidivmod>
 800153c:	0002      	movs	r2, r0
 800153e:	437a      	muls	r2, r7
 8001540:	040b      	lsls	r3, r1, #16
 8001542:	0c21      	lsrs	r1, r4, #16
 8001544:	4680      	mov	r8, r0
 8001546:	4319      	orrs	r1, r3
 8001548:	428a      	cmp	r2, r1
 800154a:	d909      	bls.n	8001560 <__aeabi_ddiv+0x28c>
 800154c:	9f00      	ldr	r7, [sp, #0]
 800154e:	2301      	movs	r3, #1
 8001550:	46bc      	mov	ip, r7
 8001552:	425b      	negs	r3, r3
 8001554:	4461      	add	r1, ip
 8001556:	469c      	mov	ip, r3
 8001558:	44e0      	add	r8, ip
 800155a:	428f      	cmp	r7, r1
 800155c:	d800      	bhi.n	8001560 <__aeabi_ddiv+0x28c>
 800155e:	e15c      	b.n	800181a <__aeabi_ddiv+0x546>
 8001560:	1a88      	subs	r0, r1, r2
 8001562:	9902      	ldr	r1, [sp, #8]
 8001564:	f7fe fe72 	bl	800024c <__aeabi_uidivmod>
 8001568:	9a03      	ldr	r2, [sp, #12]
 800156a:	0424      	lsls	r4, r4, #16
 800156c:	4342      	muls	r2, r0
 800156e:	0409      	lsls	r1, r1, #16
 8001570:	0c24      	lsrs	r4, r4, #16
 8001572:	0003      	movs	r3, r0
 8001574:	430c      	orrs	r4, r1
 8001576:	42a2      	cmp	r2, r4
 8001578:	d906      	bls.n	8001588 <__aeabi_ddiv+0x2b4>
 800157a:	9900      	ldr	r1, [sp, #0]
 800157c:	3b01      	subs	r3, #1
 800157e:	468c      	mov	ip, r1
 8001580:	4464      	add	r4, ip
 8001582:	42a1      	cmp	r1, r4
 8001584:	d800      	bhi.n	8001588 <__aeabi_ddiv+0x2b4>
 8001586:	e142      	b.n	800180e <__aeabi_ddiv+0x53a>
 8001588:	1aa0      	subs	r0, r4, r2
 800158a:	4642      	mov	r2, r8
 800158c:	0412      	lsls	r2, r2, #16
 800158e:	431a      	orrs	r2, r3
 8001590:	4693      	mov	fp, r2
 8001592:	464b      	mov	r3, r9
 8001594:	4659      	mov	r1, fp
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	001f      	movs	r7, r3
 800159a:	9304      	str	r3, [sp, #16]
 800159c:	040b      	lsls	r3, r1, #16
 800159e:	4649      	mov	r1, r9
 80015a0:	0409      	lsls	r1, r1, #16
 80015a2:	0c09      	lsrs	r1, r1, #16
 80015a4:	000c      	movs	r4, r1
 80015a6:	0c1b      	lsrs	r3, r3, #16
 80015a8:	435c      	muls	r4, r3
 80015aa:	0c12      	lsrs	r2, r2, #16
 80015ac:	437b      	muls	r3, r7
 80015ae:	4688      	mov	r8, r1
 80015b0:	4351      	muls	r1, r2
 80015b2:	437a      	muls	r2, r7
 80015b4:	0c27      	lsrs	r7, r4, #16
 80015b6:	46bc      	mov	ip, r7
 80015b8:	185b      	adds	r3, r3, r1
 80015ba:	4463      	add	r3, ip
 80015bc:	4299      	cmp	r1, r3
 80015be:	d903      	bls.n	80015c8 <__aeabi_ddiv+0x2f4>
 80015c0:	2180      	movs	r1, #128	@ 0x80
 80015c2:	0249      	lsls	r1, r1, #9
 80015c4:	468c      	mov	ip, r1
 80015c6:	4462      	add	r2, ip
 80015c8:	0c19      	lsrs	r1, r3, #16
 80015ca:	0424      	lsls	r4, r4, #16
 80015cc:	041b      	lsls	r3, r3, #16
 80015ce:	0c24      	lsrs	r4, r4, #16
 80015d0:	188a      	adds	r2, r1, r2
 80015d2:	191c      	adds	r4, r3, r4
 80015d4:	4290      	cmp	r0, r2
 80015d6:	d302      	bcc.n	80015de <__aeabi_ddiv+0x30a>
 80015d8:	d116      	bne.n	8001608 <__aeabi_ddiv+0x334>
 80015da:	42a5      	cmp	r5, r4
 80015dc:	d214      	bcs.n	8001608 <__aeabi_ddiv+0x334>
 80015de:	465b      	mov	r3, fp
 80015e0:	9f00      	ldr	r7, [sp, #0]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	444d      	add	r5, r9
 80015e6:	9305      	str	r3, [sp, #20]
 80015e8:	454d      	cmp	r5, r9
 80015ea:	419b      	sbcs	r3, r3
 80015ec:	46bc      	mov	ip, r7
 80015ee:	425b      	negs	r3, r3
 80015f0:	4463      	add	r3, ip
 80015f2:	18c0      	adds	r0, r0, r3
 80015f4:	4287      	cmp	r7, r0
 80015f6:	d300      	bcc.n	80015fa <__aeabi_ddiv+0x326>
 80015f8:	e102      	b.n	8001800 <__aeabi_ddiv+0x52c>
 80015fa:	4282      	cmp	r2, r0
 80015fc:	d900      	bls.n	8001600 <__aeabi_ddiv+0x32c>
 80015fe:	e129      	b.n	8001854 <__aeabi_ddiv+0x580>
 8001600:	d100      	bne.n	8001604 <__aeabi_ddiv+0x330>
 8001602:	e124      	b.n	800184e <__aeabi_ddiv+0x57a>
 8001604:	9b05      	ldr	r3, [sp, #20]
 8001606:	469b      	mov	fp, r3
 8001608:	1b2c      	subs	r4, r5, r4
 800160a:	42a5      	cmp	r5, r4
 800160c:	41ad      	sbcs	r5, r5
 800160e:	9b00      	ldr	r3, [sp, #0]
 8001610:	1a80      	subs	r0, r0, r2
 8001612:	426d      	negs	r5, r5
 8001614:	1b40      	subs	r0, r0, r5
 8001616:	4283      	cmp	r3, r0
 8001618:	d100      	bne.n	800161c <__aeabi_ddiv+0x348>
 800161a:	e10f      	b.n	800183c <__aeabi_ddiv+0x568>
 800161c:	9902      	ldr	r1, [sp, #8]
 800161e:	f7fe fe15 	bl	800024c <__aeabi_uidivmod>
 8001622:	9a03      	ldr	r2, [sp, #12]
 8001624:	040b      	lsls	r3, r1, #16
 8001626:	4342      	muls	r2, r0
 8001628:	0c21      	lsrs	r1, r4, #16
 800162a:	0005      	movs	r5, r0
 800162c:	4319      	orrs	r1, r3
 800162e:	428a      	cmp	r2, r1
 8001630:	d900      	bls.n	8001634 <__aeabi_ddiv+0x360>
 8001632:	e0cb      	b.n	80017cc <__aeabi_ddiv+0x4f8>
 8001634:	1a88      	subs	r0, r1, r2
 8001636:	9902      	ldr	r1, [sp, #8]
 8001638:	f7fe fe08 	bl	800024c <__aeabi_uidivmod>
 800163c:	9a03      	ldr	r2, [sp, #12]
 800163e:	0424      	lsls	r4, r4, #16
 8001640:	4342      	muls	r2, r0
 8001642:	0409      	lsls	r1, r1, #16
 8001644:	0c24      	lsrs	r4, r4, #16
 8001646:	0003      	movs	r3, r0
 8001648:	430c      	orrs	r4, r1
 800164a:	42a2      	cmp	r2, r4
 800164c:	d900      	bls.n	8001650 <__aeabi_ddiv+0x37c>
 800164e:	e0ca      	b.n	80017e6 <__aeabi_ddiv+0x512>
 8001650:	4641      	mov	r1, r8
 8001652:	1aa4      	subs	r4, r4, r2
 8001654:	042a      	lsls	r2, r5, #16
 8001656:	431a      	orrs	r2, r3
 8001658:	9f04      	ldr	r7, [sp, #16]
 800165a:	0413      	lsls	r3, r2, #16
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	4359      	muls	r1, r3
 8001660:	4640      	mov	r0, r8
 8001662:	437b      	muls	r3, r7
 8001664:	469c      	mov	ip, r3
 8001666:	0c15      	lsrs	r5, r2, #16
 8001668:	4368      	muls	r0, r5
 800166a:	0c0b      	lsrs	r3, r1, #16
 800166c:	4484      	add	ip, r0
 800166e:	4463      	add	r3, ip
 8001670:	437d      	muls	r5, r7
 8001672:	4298      	cmp	r0, r3
 8001674:	d903      	bls.n	800167e <__aeabi_ddiv+0x3aa>
 8001676:	2080      	movs	r0, #128	@ 0x80
 8001678:	0240      	lsls	r0, r0, #9
 800167a:	4684      	mov	ip, r0
 800167c:	4465      	add	r5, ip
 800167e:	0c18      	lsrs	r0, r3, #16
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	041b      	lsls	r3, r3, #16
 8001684:	0c09      	lsrs	r1, r1, #16
 8001686:	1940      	adds	r0, r0, r5
 8001688:	185b      	adds	r3, r3, r1
 800168a:	4284      	cmp	r4, r0
 800168c:	d327      	bcc.n	80016de <__aeabi_ddiv+0x40a>
 800168e:	d023      	beq.n	80016d8 <__aeabi_ddiv+0x404>
 8001690:	2301      	movs	r3, #1
 8001692:	0035      	movs	r5, r6
 8001694:	431a      	orrs	r2, r3
 8001696:	4b94      	ldr	r3, [pc, #592]	@ (80018e8 <__aeabi_ddiv+0x614>)
 8001698:	4453      	add	r3, sl
 800169a:	2b00      	cmp	r3, #0
 800169c:	dd60      	ble.n	8001760 <__aeabi_ddiv+0x48c>
 800169e:	0751      	lsls	r1, r2, #29
 80016a0:	d000      	beq.n	80016a4 <__aeabi_ddiv+0x3d0>
 80016a2:	e086      	b.n	80017b2 <__aeabi_ddiv+0x4de>
 80016a4:	002e      	movs	r6, r5
 80016a6:	08d1      	lsrs	r1, r2, #3
 80016a8:	465a      	mov	r2, fp
 80016aa:	01d2      	lsls	r2, r2, #7
 80016ac:	d506      	bpl.n	80016bc <__aeabi_ddiv+0x3e8>
 80016ae:	465a      	mov	r2, fp
 80016b0:	4b8e      	ldr	r3, [pc, #568]	@ (80018ec <__aeabi_ddiv+0x618>)
 80016b2:	401a      	ands	r2, r3
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	4693      	mov	fp, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4453      	add	r3, sl
 80016bc:	4a8c      	ldr	r2, [pc, #560]	@ (80018f0 <__aeabi_ddiv+0x61c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	dd00      	ble.n	80016c4 <__aeabi_ddiv+0x3f0>
 80016c2:	e680      	b.n	80013c6 <__aeabi_ddiv+0xf2>
 80016c4:	465a      	mov	r2, fp
 80016c6:	0752      	lsls	r2, r2, #29
 80016c8:	430a      	orrs	r2, r1
 80016ca:	4690      	mov	r8, r2
 80016cc:	465a      	mov	r2, fp
 80016ce:	055b      	lsls	r3, r3, #21
 80016d0:	0254      	lsls	r4, r2, #9
 80016d2:	0b24      	lsrs	r4, r4, #12
 80016d4:	0d5b      	lsrs	r3, r3, #21
 80016d6:	e669      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80016d8:	0035      	movs	r5, r6
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0db      	beq.n	8001696 <__aeabi_ddiv+0x3c2>
 80016de:	9d00      	ldr	r5, [sp, #0]
 80016e0:	1e51      	subs	r1, r2, #1
 80016e2:	46ac      	mov	ip, r5
 80016e4:	4464      	add	r4, ip
 80016e6:	42ac      	cmp	r4, r5
 80016e8:	d200      	bcs.n	80016ec <__aeabi_ddiv+0x418>
 80016ea:	e09e      	b.n	800182a <__aeabi_ddiv+0x556>
 80016ec:	4284      	cmp	r4, r0
 80016ee:	d200      	bcs.n	80016f2 <__aeabi_ddiv+0x41e>
 80016f0:	e0e1      	b.n	80018b6 <__aeabi_ddiv+0x5e2>
 80016f2:	d100      	bne.n	80016f6 <__aeabi_ddiv+0x422>
 80016f4:	e0ee      	b.n	80018d4 <__aeabi_ddiv+0x600>
 80016f6:	000a      	movs	r2, r1
 80016f8:	e7ca      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 80016fa:	4542      	cmp	r2, r8
 80016fc:	d900      	bls.n	8001700 <__aeabi_ddiv+0x42c>
 80016fe:	e708      	b.n	8001512 <__aeabi_ddiv+0x23e>
 8001700:	464b      	mov	r3, r9
 8001702:	07dc      	lsls	r4, r3, #31
 8001704:	0858      	lsrs	r0, r3, #1
 8001706:	4643      	mov	r3, r8
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	431c      	orrs	r4, r3
 800170c:	4643      	mov	r3, r8
 800170e:	07dd      	lsls	r5, r3, #31
 8001710:	e706      	b.n	8001520 <__aeabi_ddiv+0x24c>
 8001712:	f001 fa83 	bl	8002c1c <__clzsi2>
 8001716:	2315      	movs	r3, #21
 8001718:	469c      	mov	ip, r3
 800171a:	4484      	add	ip, r0
 800171c:	0002      	movs	r2, r0
 800171e:	4663      	mov	r3, ip
 8001720:	3220      	adds	r2, #32
 8001722:	2b1c      	cmp	r3, #28
 8001724:	dc00      	bgt.n	8001728 <__aeabi_ddiv+0x454>
 8001726:	e692      	b.n	800144e <__aeabi_ddiv+0x17a>
 8001728:	0023      	movs	r3, r4
 800172a:	3808      	subs	r0, #8
 800172c:	4083      	lsls	r3, r0
 800172e:	4699      	mov	r9, r3
 8001730:	2300      	movs	r3, #0
 8001732:	4698      	mov	r8, r3
 8001734:	e69a      	b.n	800146c <__aeabi_ddiv+0x198>
 8001736:	f001 fa71 	bl	8002c1c <__clzsi2>
 800173a:	0002      	movs	r2, r0
 800173c:	0003      	movs	r3, r0
 800173e:	3215      	adds	r2, #21
 8001740:	3320      	adds	r3, #32
 8001742:	2a1c      	cmp	r2, #28
 8001744:	dc00      	bgt.n	8001748 <__aeabi_ddiv+0x474>
 8001746:	e65f      	b.n	8001408 <__aeabi_ddiv+0x134>
 8001748:	9900      	ldr	r1, [sp, #0]
 800174a:	3808      	subs	r0, #8
 800174c:	4081      	lsls	r1, r0
 800174e:	2200      	movs	r2, #0
 8001750:	468b      	mov	fp, r1
 8001752:	e666      	b.n	8001422 <__aeabi_ddiv+0x14e>
 8001754:	2200      	movs	r2, #0
 8001756:	002e      	movs	r6, r5
 8001758:	2400      	movs	r4, #0
 800175a:	4690      	mov	r8, r2
 800175c:	4b65      	ldr	r3, [pc, #404]	@ (80018f4 <__aeabi_ddiv+0x620>)
 800175e:	e625      	b.n	80013ac <__aeabi_ddiv+0xd8>
 8001760:	002e      	movs	r6, r5
 8001762:	2101      	movs	r1, #1
 8001764:	1ac9      	subs	r1, r1, r3
 8001766:	2938      	cmp	r1, #56	@ 0x38
 8001768:	dd00      	ble.n	800176c <__aeabi_ddiv+0x498>
 800176a:	e61b      	b.n	80013a4 <__aeabi_ddiv+0xd0>
 800176c:	291f      	cmp	r1, #31
 800176e:	dc7e      	bgt.n	800186e <__aeabi_ddiv+0x59a>
 8001770:	4861      	ldr	r0, [pc, #388]	@ (80018f8 <__aeabi_ddiv+0x624>)
 8001772:	0014      	movs	r4, r2
 8001774:	4450      	add	r0, sl
 8001776:	465b      	mov	r3, fp
 8001778:	4082      	lsls	r2, r0
 800177a:	4083      	lsls	r3, r0
 800177c:	40cc      	lsrs	r4, r1
 800177e:	1e50      	subs	r0, r2, #1
 8001780:	4182      	sbcs	r2, r0
 8001782:	4323      	orrs	r3, r4
 8001784:	431a      	orrs	r2, r3
 8001786:	465b      	mov	r3, fp
 8001788:	40cb      	lsrs	r3, r1
 800178a:	0751      	lsls	r1, r2, #29
 800178c:	d009      	beq.n	80017a2 <__aeabi_ddiv+0x4ce>
 800178e:	210f      	movs	r1, #15
 8001790:	4011      	ands	r1, r2
 8001792:	2904      	cmp	r1, #4
 8001794:	d005      	beq.n	80017a2 <__aeabi_ddiv+0x4ce>
 8001796:	1d11      	adds	r1, r2, #4
 8001798:	4291      	cmp	r1, r2
 800179a:	4192      	sbcs	r2, r2
 800179c:	4252      	negs	r2, r2
 800179e:	189b      	adds	r3, r3, r2
 80017a0:	000a      	movs	r2, r1
 80017a2:	0219      	lsls	r1, r3, #8
 80017a4:	d400      	bmi.n	80017a8 <__aeabi_ddiv+0x4d4>
 80017a6:	e09b      	b.n	80018e0 <__aeabi_ddiv+0x60c>
 80017a8:	2200      	movs	r2, #0
 80017aa:	2301      	movs	r3, #1
 80017ac:	2400      	movs	r4, #0
 80017ae:	4690      	mov	r8, r2
 80017b0:	e5fc      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80017b2:	210f      	movs	r1, #15
 80017b4:	4011      	ands	r1, r2
 80017b6:	2904      	cmp	r1, #4
 80017b8:	d100      	bne.n	80017bc <__aeabi_ddiv+0x4e8>
 80017ba:	e773      	b.n	80016a4 <__aeabi_ddiv+0x3d0>
 80017bc:	1d11      	adds	r1, r2, #4
 80017be:	4291      	cmp	r1, r2
 80017c0:	4192      	sbcs	r2, r2
 80017c2:	4252      	negs	r2, r2
 80017c4:	002e      	movs	r6, r5
 80017c6:	08c9      	lsrs	r1, r1, #3
 80017c8:	4493      	add	fp, r2
 80017ca:	e76d      	b.n	80016a8 <__aeabi_ddiv+0x3d4>
 80017cc:	9b00      	ldr	r3, [sp, #0]
 80017ce:	3d01      	subs	r5, #1
 80017d0:	469c      	mov	ip, r3
 80017d2:	4461      	add	r1, ip
 80017d4:	428b      	cmp	r3, r1
 80017d6:	d900      	bls.n	80017da <__aeabi_ddiv+0x506>
 80017d8:	e72c      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017da:	428a      	cmp	r2, r1
 80017dc:	d800      	bhi.n	80017e0 <__aeabi_ddiv+0x50c>
 80017de:	e729      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017e0:	1e85      	subs	r5, r0, #2
 80017e2:	4461      	add	r1, ip
 80017e4:	e726      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017e6:	9900      	ldr	r1, [sp, #0]
 80017e8:	3b01      	subs	r3, #1
 80017ea:	468c      	mov	ip, r1
 80017ec:	4464      	add	r4, ip
 80017ee:	42a1      	cmp	r1, r4
 80017f0:	d900      	bls.n	80017f4 <__aeabi_ddiv+0x520>
 80017f2:	e72d      	b.n	8001650 <__aeabi_ddiv+0x37c>
 80017f4:	42a2      	cmp	r2, r4
 80017f6:	d800      	bhi.n	80017fa <__aeabi_ddiv+0x526>
 80017f8:	e72a      	b.n	8001650 <__aeabi_ddiv+0x37c>
 80017fa:	1e83      	subs	r3, r0, #2
 80017fc:	4464      	add	r4, ip
 80017fe:	e727      	b.n	8001650 <__aeabi_ddiv+0x37c>
 8001800:	4287      	cmp	r7, r0
 8001802:	d000      	beq.n	8001806 <__aeabi_ddiv+0x532>
 8001804:	e6fe      	b.n	8001604 <__aeabi_ddiv+0x330>
 8001806:	45a9      	cmp	r9, r5
 8001808:	d900      	bls.n	800180c <__aeabi_ddiv+0x538>
 800180a:	e6fb      	b.n	8001604 <__aeabi_ddiv+0x330>
 800180c:	e6f5      	b.n	80015fa <__aeabi_ddiv+0x326>
 800180e:	42a2      	cmp	r2, r4
 8001810:	d800      	bhi.n	8001814 <__aeabi_ddiv+0x540>
 8001812:	e6b9      	b.n	8001588 <__aeabi_ddiv+0x2b4>
 8001814:	1e83      	subs	r3, r0, #2
 8001816:	4464      	add	r4, ip
 8001818:	e6b6      	b.n	8001588 <__aeabi_ddiv+0x2b4>
 800181a:	428a      	cmp	r2, r1
 800181c:	d800      	bhi.n	8001820 <__aeabi_ddiv+0x54c>
 800181e:	e69f      	b.n	8001560 <__aeabi_ddiv+0x28c>
 8001820:	46bc      	mov	ip, r7
 8001822:	1e83      	subs	r3, r0, #2
 8001824:	4698      	mov	r8, r3
 8001826:	4461      	add	r1, ip
 8001828:	e69a      	b.n	8001560 <__aeabi_ddiv+0x28c>
 800182a:	000a      	movs	r2, r1
 800182c:	4284      	cmp	r4, r0
 800182e:	d000      	beq.n	8001832 <__aeabi_ddiv+0x55e>
 8001830:	e72e      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 8001832:	454b      	cmp	r3, r9
 8001834:	d000      	beq.n	8001838 <__aeabi_ddiv+0x564>
 8001836:	e72b      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 8001838:	0035      	movs	r5, r6
 800183a:	e72c      	b.n	8001696 <__aeabi_ddiv+0x3c2>
 800183c:	4b2a      	ldr	r3, [pc, #168]	@ (80018e8 <__aeabi_ddiv+0x614>)
 800183e:	4a2f      	ldr	r2, [pc, #188]	@ (80018fc <__aeabi_ddiv+0x628>)
 8001840:	4453      	add	r3, sl
 8001842:	4592      	cmp	sl, r2
 8001844:	db43      	blt.n	80018ce <__aeabi_ddiv+0x5fa>
 8001846:	2201      	movs	r2, #1
 8001848:	2100      	movs	r1, #0
 800184a:	4493      	add	fp, r2
 800184c:	e72c      	b.n	80016a8 <__aeabi_ddiv+0x3d4>
 800184e:	42ac      	cmp	r4, r5
 8001850:	d800      	bhi.n	8001854 <__aeabi_ddiv+0x580>
 8001852:	e6d7      	b.n	8001604 <__aeabi_ddiv+0x330>
 8001854:	2302      	movs	r3, #2
 8001856:	425b      	negs	r3, r3
 8001858:	469c      	mov	ip, r3
 800185a:	9900      	ldr	r1, [sp, #0]
 800185c:	444d      	add	r5, r9
 800185e:	454d      	cmp	r5, r9
 8001860:	419b      	sbcs	r3, r3
 8001862:	44e3      	add	fp, ip
 8001864:	468c      	mov	ip, r1
 8001866:	425b      	negs	r3, r3
 8001868:	4463      	add	r3, ip
 800186a:	18c0      	adds	r0, r0, r3
 800186c:	e6cc      	b.n	8001608 <__aeabi_ddiv+0x334>
 800186e:	201f      	movs	r0, #31
 8001870:	4240      	negs	r0, r0
 8001872:	1ac3      	subs	r3, r0, r3
 8001874:	4658      	mov	r0, fp
 8001876:	40d8      	lsrs	r0, r3
 8001878:	2920      	cmp	r1, #32
 800187a:	d004      	beq.n	8001886 <__aeabi_ddiv+0x5b2>
 800187c:	4659      	mov	r1, fp
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <__aeabi_ddiv+0x62c>)
 8001880:	4453      	add	r3, sl
 8001882:	4099      	lsls	r1, r3
 8001884:	430a      	orrs	r2, r1
 8001886:	1e53      	subs	r3, r2, #1
 8001888:	419a      	sbcs	r2, r3
 800188a:	2307      	movs	r3, #7
 800188c:	0019      	movs	r1, r3
 800188e:	4302      	orrs	r2, r0
 8001890:	2400      	movs	r4, #0
 8001892:	4011      	ands	r1, r2
 8001894:	4213      	tst	r3, r2
 8001896:	d009      	beq.n	80018ac <__aeabi_ddiv+0x5d8>
 8001898:	3308      	adds	r3, #8
 800189a:	4013      	ands	r3, r2
 800189c:	2b04      	cmp	r3, #4
 800189e:	d01d      	beq.n	80018dc <__aeabi_ddiv+0x608>
 80018a0:	1d13      	adds	r3, r2, #4
 80018a2:	4293      	cmp	r3, r2
 80018a4:	4189      	sbcs	r1, r1
 80018a6:	001a      	movs	r2, r3
 80018a8:	4249      	negs	r1, r1
 80018aa:	0749      	lsls	r1, r1, #29
 80018ac:	08d2      	lsrs	r2, r2, #3
 80018ae:	430a      	orrs	r2, r1
 80018b0:	4690      	mov	r8, r2
 80018b2:	2300      	movs	r3, #0
 80018b4:	e57a      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80018b6:	4649      	mov	r1, r9
 80018b8:	9f00      	ldr	r7, [sp, #0]
 80018ba:	004d      	lsls	r5, r1, #1
 80018bc:	454d      	cmp	r5, r9
 80018be:	4189      	sbcs	r1, r1
 80018c0:	46bc      	mov	ip, r7
 80018c2:	4249      	negs	r1, r1
 80018c4:	4461      	add	r1, ip
 80018c6:	46a9      	mov	r9, r5
 80018c8:	3a02      	subs	r2, #2
 80018ca:	1864      	adds	r4, r4, r1
 80018cc:	e7ae      	b.n	800182c <__aeabi_ddiv+0x558>
 80018ce:	2201      	movs	r2, #1
 80018d0:	4252      	negs	r2, r2
 80018d2:	e746      	b.n	8001762 <__aeabi_ddiv+0x48e>
 80018d4:	4599      	cmp	r9, r3
 80018d6:	d3ee      	bcc.n	80018b6 <__aeabi_ddiv+0x5e2>
 80018d8:	000a      	movs	r2, r1
 80018da:	e7aa      	b.n	8001832 <__aeabi_ddiv+0x55e>
 80018dc:	2100      	movs	r1, #0
 80018de:	e7e5      	b.n	80018ac <__aeabi_ddiv+0x5d8>
 80018e0:	0759      	lsls	r1, r3, #29
 80018e2:	025b      	lsls	r3, r3, #9
 80018e4:	0b1c      	lsrs	r4, r3, #12
 80018e6:	e7e1      	b.n	80018ac <__aeabi_ddiv+0x5d8>
 80018e8:	000003ff 	.word	0x000003ff
 80018ec:	feffffff 	.word	0xfeffffff
 80018f0:	000007fe 	.word	0x000007fe
 80018f4:	000007ff 	.word	0x000007ff
 80018f8:	0000041e 	.word	0x0000041e
 80018fc:	fffffc02 	.word	0xfffffc02
 8001900:	0000043e 	.word	0x0000043e

08001904 <__eqdf2>:
 8001904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001906:	4657      	mov	r7, sl
 8001908:	46de      	mov	lr, fp
 800190a:	464e      	mov	r6, r9
 800190c:	4645      	mov	r5, r8
 800190e:	b5e0      	push	{r5, r6, r7, lr}
 8001910:	000d      	movs	r5, r1
 8001912:	0004      	movs	r4, r0
 8001914:	0fe8      	lsrs	r0, r5, #31
 8001916:	4683      	mov	fp, r0
 8001918:	0309      	lsls	r1, r1, #12
 800191a:	0fd8      	lsrs	r0, r3, #31
 800191c:	0b09      	lsrs	r1, r1, #12
 800191e:	4682      	mov	sl, r0
 8001920:	4819      	ldr	r0, [pc, #100]	@ (8001988 <__eqdf2+0x84>)
 8001922:	468c      	mov	ip, r1
 8001924:	031f      	lsls	r7, r3, #12
 8001926:	0069      	lsls	r1, r5, #1
 8001928:	005e      	lsls	r6, r3, #1
 800192a:	0d49      	lsrs	r1, r1, #21
 800192c:	0b3f      	lsrs	r7, r7, #12
 800192e:	0d76      	lsrs	r6, r6, #21
 8001930:	4281      	cmp	r1, r0
 8001932:	d018      	beq.n	8001966 <__eqdf2+0x62>
 8001934:	4286      	cmp	r6, r0
 8001936:	d00f      	beq.n	8001958 <__eqdf2+0x54>
 8001938:	2001      	movs	r0, #1
 800193a:	42b1      	cmp	r1, r6
 800193c:	d10d      	bne.n	800195a <__eqdf2+0x56>
 800193e:	45bc      	cmp	ip, r7
 8001940:	d10b      	bne.n	800195a <__eqdf2+0x56>
 8001942:	4294      	cmp	r4, r2
 8001944:	d109      	bne.n	800195a <__eqdf2+0x56>
 8001946:	45d3      	cmp	fp, sl
 8001948:	d01c      	beq.n	8001984 <__eqdf2+0x80>
 800194a:	2900      	cmp	r1, #0
 800194c:	d105      	bne.n	800195a <__eqdf2+0x56>
 800194e:	4660      	mov	r0, ip
 8001950:	4320      	orrs	r0, r4
 8001952:	1e43      	subs	r3, r0, #1
 8001954:	4198      	sbcs	r0, r3
 8001956:	e000      	b.n	800195a <__eqdf2+0x56>
 8001958:	2001      	movs	r0, #1
 800195a:	bcf0      	pop	{r4, r5, r6, r7}
 800195c:	46bb      	mov	fp, r7
 800195e:	46b2      	mov	sl, r6
 8001960:	46a9      	mov	r9, r5
 8001962:	46a0      	mov	r8, r4
 8001964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001966:	2001      	movs	r0, #1
 8001968:	428e      	cmp	r6, r1
 800196a:	d1f6      	bne.n	800195a <__eqdf2+0x56>
 800196c:	4661      	mov	r1, ip
 800196e:	4339      	orrs	r1, r7
 8001970:	000f      	movs	r7, r1
 8001972:	4317      	orrs	r7, r2
 8001974:	4327      	orrs	r7, r4
 8001976:	d1f0      	bne.n	800195a <__eqdf2+0x56>
 8001978:	465b      	mov	r3, fp
 800197a:	4652      	mov	r2, sl
 800197c:	1a98      	subs	r0, r3, r2
 800197e:	1e43      	subs	r3, r0, #1
 8001980:	4198      	sbcs	r0, r3
 8001982:	e7ea      	b.n	800195a <__eqdf2+0x56>
 8001984:	2000      	movs	r0, #0
 8001986:	e7e8      	b.n	800195a <__eqdf2+0x56>
 8001988:	000007ff 	.word	0x000007ff

0800198c <__gedf2>:
 800198c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198e:	4657      	mov	r7, sl
 8001990:	464e      	mov	r6, r9
 8001992:	4645      	mov	r5, r8
 8001994:	46de      	mov	lr, fp
 8001996:	b5e0      	push	{r5, r6, r7, lr}
 8001998:	000d      	movs	r5, r1
 800199a:	030e      	lsls	r6, r1, #12
 800199c:	0049      	lsls	r1, r1, #1
 800199e:	0d49      	lsrs	r1, r1, #21
 80019a0:	468a      	mov	sl, r1
 80019a2:	0fdf      	lsrs	r7, r3, #31
 80019a4:	0fe9      	lsrs	r1, r5, #31
 80019a6:	46bc      	mov	ip, r7
 80019a8:	b083      	sub	sp, #12
 80019aa:	4f2f      	ldr	r7, [pc, #188]	@ (8001a68 <__gedf2+0xdc>)
 80019ac:	0004      	movs	r4, r0
 80019ae:	4680      	mov	r8, r0
 80019b0:	9101      	str	r1, [sp, #4]
 80019b2:	0058      	lsls	r0, r3, #1
 80019b4:	0319      	lsls	r1, r3, #12
 80019b6:	4691      	mov	r9, r2
 80019b8:	0b36      	lsrs	r6, r6, #12
 80019ba:	0b09      	lsrs	r1, r1, #12
 80019bc:	0d40      	lsrs	r0, r0, #21
 80019be:	45ba      	cmp	sl, r7
 80019c0:	d01d      	beq.n	80019fe <__gedf2+0x72>
 80019c2:	42b8      	cmp	r0, r7
 80019c4:	d00d      	beq.n	80019e2 <__gedf2+0x56>
 80019c6:	4657      	mov	r7, sl
 80019c8:	2f00      	cmp	r7, #0
 80019ca:	d12a      	bne.n	8001a22 <__gedf2+0x96>
 80019cc:	4334      	orrs	r4, r6
 80019ce:	2800      	cmp	r0, #0
 80019d0:	d124      	bne.n	8001a1c <__gedf2+0x90>
 80019d2:	430a      	orrs	r2, r1
 80019d4:	d036      	beq.n	8001a44 <__gedf2+0xb8>
 80019d6:	2c00      	cmp	r4, #0
 80019d8:	d141      	bne.n	8001a5e <__gedf2+0xd2>
 80019da:	4663      	mov	r3, ip
 80019dc:	0058      	lsls	r0, r3, #1
 80019de:	3801      	subs	r0, #1
 80019e0:	e015      	b.n	8001a0e <__gedf2+0x82>
 80019e2:	4311      	orrs	r1, r2
 80019e4:	d138      	bne.n	8001a58 <__gedf2+0xcc>
 80019e6:	4653      	mov	r3, sl
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <__gedf2+0x64>
 80019ec:	4326      	orrs	r6, r4
 80019ee:	d0f4      	beq.n	80019da <__gedf2+0x4e>
 80019f0:	9b01      	ldr	r3, [sp, #4]
 80019f2:	4563      	cmp	r3, ip
 80019f4:	d107      	bne.n	8001a06 <__gedf2+0x7a>
 80019f6:	9b01      	ldr	r3, [sp, #4]
 80019f8:	0058      	lsls	r0, r3, #1
 80019fa:	3801      	subs	r0, #1
 80019fc:	e007      	b.n	8001a0e <__gedf2+0x82>
 80019fe:	4326      	orrs	r6, r4
 8001a00:	d12a      	bne.n	8001a58 <__gedf2+0xcc>
 8001a02:	4550      	cmp	r0, sl
 8001a04:	d021      	beq.n	8001a4a <__gedf2+0xbe>
 8001a06:	2001      	movs	r0, #1
 8001a08:	9b01      	ldr	r3, [sp, #4]
 8001a0a:	425f      	negs	r7, r3
 8001a0c:	4338      	orrs	r0, r7
 8001a0e:	b003      	add	sp, #12
 8001a10:	bcf0      	pop	{r4, r5, r6, r7}
 8001a12:	46bb      	mov	fp, r7
 8001a14:	46b2      	mov	sl, r6
 8001a16:	46a9      	mov	r9, r5
 8001a18:	46a0      	mov	r8, r4
 8001a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a1c:	2c00      	cmp	r4, #0
 8001a1e:	d0dc      	beq.n	80019da <__gedf2+0x4e>
 8001a20:	e7e6      	b.n	80019f0 <__gedf2+0x64>
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d0ef      	beq.n	8001a06 <__gedf2+0x7a>
 8001a26:	9b01      	ldr	r3, [sp, #4]
 8001a28:	4563      	cmp	r3, ip
 8001a2a:	d1ec      	bne.n	8001a06 <__gedf2+0x7a>
 8001a2c:	4582      	cmp	sl, r0
 8001a2e:	dcea      	bgt.n	8001a06 <__gedf2+0x7a>
 8001a30:	dbe1      	blt.n	80019f6 <__gedf2+0x6a>
 8001a32:	428e      	cmp	r6, r1
 8001a34:	d8e7      	bhi.n	8001a06 <__gedf2+0x7a>
 8001a36:	d1de      	bne.n	80019f6 <__gedf2+0x6a>
 8001a38:	45c8      	cmp	r8, r9
 8001a3a:	d8e4      	bhi.n	8001a06 <__gedf2+0x7a>
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	45c8      	cmp	r8, r9
 8001a40:	d2e5      	bcs.n	8001a0e <__gedf2+0x82>
 8001a42:	e7d8      	b.n	80019f6 <__gedf2+0x6a>
 8001a44:	2c00      	cmp	r4, #0
 8001a46:	d0e2      	beq.n	8001a0e <__gedf2+0x82>
 8001a48:	e7dd      	b.n	8001a06 <__gedf2+0x7a>
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	d104      	bne.n	8001a58 <__gedf2+0xcc>
 8001a4e:	9b01      	ldr	r3, [sp, #4]
 8001a50:	4563      	cmp	r3, ip
 8001a52:	d1d8      	bne.n	8001a06 <__gedf2+0x7a>
 8001a54:	2000      	movs	r0, #0
 8001a56:	e7da      	b.n	8001a0e <__gedf2+0x82>
 8001a58:	2002      	movs	r0, #2
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	e7d7      	b.n	8001a0e <__gedf2+0x82>
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	4563      	cmp	r3, ip
 8001a62:	d0e6      	beq.n	8001a32 <__gedf2+0xa6>
 8001a64:	e7cf      	b.n	8001a06 <__gedf2+0x7a>
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	000007ff 	.word	0x000007ff

08001a6c <__ledf2>:
 8001a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6e:	4657      	mov	r7, sl
 8001a70:	464e      	mov	r6, r9
 8001a72:	4645      	mov	r5, r8
 8001a74:	46de      	mov	lr, fp
 8001a76:	b5e0      	push	{r5, r6, r7, lr}
 8001a78:	000d      	movs	r5, r1
 8001a7a:	030e      	lsls	r6, r1, #12
 8001a7c:	0049      	lsls	r1, r1, #1
 8001a7e:	0d49      	lsrs	r1, r1, #21
 8001a80:	468a      	mov	sl, r1
 8001a82:	0fdf      	lsrs	r7, r3, #31
 8001a84:	0fe9      	lsrs	r1, r5, #31
 8001a86:	46bc      	mov	ip, r7
 8001a88:	b083      	sub	sp, #12
 8001a8a:	4f2e      	ldr	r7, [pc, #184]	@ (8001b44 <__ledf2+0xd8>)
 8001a8c:	0004      	movs	r4, r0
 8001a8e:	4680      	mov	r8, r0
 8001a90:	9101      	str	r1, [sp, #4]
 8001a92:	0058      	lsls	r0, r3, #1
 8001a94:	0319      	lsls	r1, r3, #12
 8001a96:	4691      	mov	r9, r2
 8001a98:	0b36      	lsrs	r6, r6, #12
 8001a9a:	0b09      	lsrs	r1, r1, #12
 8001a9c:	0d40      	lsrs	r0, r0, #21
 8001a9e:	45ba      	cmp	sl, r7
 8001aa0:	d01e      	beq.n	8001ae0 <__ledf2+0x74>
 8001aa2:	42b8      	cmp	r0, r7
 8001aa4:	d00d      	beq.n	8001ac2 <__ledf2+0x56>
 8001aa6:	4657      	mov	r7, sl
 8001aa8:	2f00      	cmp	r7, #0
 8001aaa:	d127      	bne.n	8001afc <__ledf2+0x90>
 8001aac:	4334      	orrs	r4, r6
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d133      	bne.n	8001b1a <__ledf2+0xae>
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	d034      	beq.n	8001b20 <__ledf2+0xb4>
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	d140      	bne.n	8001b3c <__ledf2+0xd0>
 8001aba:	4663      	mov	r3, ip
 8001abc:	0058      	lsls	r0, r3, #1
 8001abe:	3801      	subs	r0, #1
 8001ac0:	e015      	b.n	8001aee <__ledf2+0x82>
 8001ac2:	4311      	orrs	r1, r2
 8001ac4:	d112      	bne.n	8001aec <__ledf2+0x80>
 8001ac6:	4653      	mov	r3, sl
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <__ledf2+0x64>
 8001acc:	4326      	orrs	r6, r4
 8001ace:	d0f4      	beq.n	8001aba <__ledf2+0x4e>
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	4563      	cmp	r3, ip
 8001ad4:	d01d      	beq.n	8001b12 <__ledf2+0xa6>
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	9b01      	ldr	r3, [sp, #4]
 8001ada:	425f      	negs	r7, r3
 8001adc:	4338      	orrs	r0, r7
 8001ade:	e006      	b.n	8001aee <__ledf2+0x82>
 8001ae0:	4326      	orrs	r6, r4
 8001ae2:	d103      	bne.n	8001aec <__ledf2+0x80>
 8001ae4:	4550      	cmp	r0, sl
 8001ae6:	d1f6      	bne.n	8001ad6 <__ledf2+0x6a>
 8001ae8:	4311      	orrs	r1, r2
 8001aea:	d01c      	beq.n	8001b26 <__ledf2+0xba>
 8001aec:	2002      	movs	r0, #2
 8001aee:	b003      	add	sp, #12
 8001af0:	bcf0      	pop	{r4, r5, r6, r7}
 8001af2:	46bb      	mov	fp, r7
 8001af4:	46b2      	mov	sl, r6
 8001af6:	46a9      	mov	r9, r5
 8001af8:	46a0      	mov	r8, r4
 8001afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afc:	2800      	cmp	r0, #0
 8001afe:	d0ea      	beq.n	8001ad6 <__ledf2+0x6a>
 8001b00:	9b01      	ldr	r3, [sp, #4]
 8001b02:	4563      	cmp	r3, ip
 8001b04:	d1e7      	bne.n	8001ad6 <__ledf2+0x6a>
 8001b06:	4582      	cmp	sl, r0
 8001b08:	dce5      	bgt.n	8001ad6 <__ledf2+0x6a>
 8001b0a:	db02      	blt.n	8001b12 <__ledf2+0xa6>
 8001b0c:	428e      	cmp	r6, r1
 8001b0e:	d8e2      	bhi.n	8001ad6 <__ledf2+0x6a>
 8001b10:	d00e      	beq.n	8001b30 <__ledf2+0xc4>
 8001b12:	9b01      	ldr	r3, [sp, #4]
 8001b14:	0058      	lsls	r0, r3, #1
 8001b16:	3801      	subs	r0, #1
 8001b18:	e7e9      	b.n	8001aee <__ledf2+0x82>
 8001b1a:	2c00      	cmp	r4, #0
 8001b1c:	d0cd      	beq.n	8001aba <__ledf2+0x4e>
 8001b1e:	e7d7      	b.n	8001ad0 <__ledf2+0x64>
 8001b20:	2c00      	cmp	r4, #0
 8001b22:	d0e4      	beq.n	8001aee <__ledf2+0x82>
 8001b24:	e7d7      	b.n	8001ad6 <__ledf2+0x6a>
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	2000      	movs	r0, #0
 8001b2a:	4563      	cmp	r3, ip
 8001b2c:	d0df      	beq.n	8001aee <__ledf2+0x82>
 8001b2e:	e7d2      	b.n	8001ad6 <__ledf2+0x6a>
 8001b30:	45c8      	cmp	r8, r9
 8001b32:	d8d0      	bhi.n	8001ad6 <__ledf2+0x6a>
 8001b34:	2000      	movs	r0, #0
 8001b36:	45c8      	cmp	r8, r9
 8001b38:	d2d9      	bcs.n	8001aee <__ledf2+0x82>
 8001b3a:	e7ea      	b.n	8001b12 <__ledf2+0xa6>
 8001b3c:	9b01      	ldr	r3, [sp, #4]
 8001b3e:	4563      	cmp	r3, ip
 8001b40:	d0e4      	beq.n	8001b0c <__ledf2+0xa0>
 8001b42:	e7c8      	b.n	8001ad6 <__ledf2+0x6a>
 8001b44:	000007ff 	.word	0x000007ff

08001b48 <__aeabi_dmul>:
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4a:	4657      	mov	r7, sl
 8001b4c:	464e      	mov	r6, r9
 8001b4e:	46de      	mov	lr, fp
 8001b50:	4645      	mov	r5, r8
 8001b52:	b5e0      	push	{r5, r6, r7, lr}
 8001b54:	001f      	movs	r7, r3
 8001b56:	030b      	lsls	r3, r1, #12
 8001b58:	0b1b      	lsrs	r3, r3, #12
 8001b5a:	0016      	movs	r6, r2
 8001b5c:	469a      	mov	sl, r3
 8001b5e:	0fca      	lsrs	r2, r1, #31
 8001b60:	004b      	lsls	r3, r1, #1
 8001b62:	0004      	movs	r4, r0
 8001b64:	4691      	mov	r9, r2
 8001b66:	b085      	sub	sp, #20
 8001b68:	0d5b      	lsrs	r3, r3, #21
 8001b6a:	d100      	bne.n	8001b6e <__aeabi_dmul+0x26>
 8001b6c:	e1cf      	b.n	8001f0e <__aeabi_dmul+0x3c6>
 8001b6e:	4acd      	ldr	r2, [pc, #820]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d055      	beq.n	8001c20 <__aeabi_dmul+0xd8>
 8001b74:	4651      	mov	r1, sl
 8001b76:	0f42      	lsrs	r2, r0, #29
 8001b78:	00c9      	lsls	r1, r1, #3
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0409      	lsls	r1, r1, #16
 8001b80:	4311      	orrs	r1, r2
 8001b82:	00c2      	lsls	r2, r0, #3
 8001b84:	4690      	mov	r8, r2
 8001b86:	4ac8      	ldr	r2, [pc, #800]	@ (8001ea8 <__aeabi_dmul+0x360>)
 8001b88:	468a      	mov	sl, r1
 8001b8a:	4693      	mov	fp, r2
 8001b8c:	449b      	add	fp, r3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	2500      	movs	r5, #0
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	033c      	lsls	r4, r7, #12
 8001b96:	007b      	lsls	r3, r7, #1
 8001b98:	0ffa      	lsrs	r2, r7, #31
 8001b9a:	9601      	str	r6, [sp, #4]
 8001b9c:	0b24      	lsrs	r4, r4, #12
 8001b9e:	0d5b      	lsrs	r3, r3, #21
 8001ba0:	9200      	str	r2, [sp, #0]
 8001ba2:	d100      	bne.n	8001ba6 <__aeabi_dmul+0x5e>
 8001ba4:	e188      	b.n	8001eb8 <__aeabi_dmul+0x370>
 8001ba6:	4abf      	ldr	r2, [pc, #764]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d100      	bne.n	8001bae <__aeabi_dmul+0x66>
 8001bac:	e092      	b.n	8001cd4 <__aeabi_dmul+0x18c>
 8001bae:	4abe      	ldr	r2, [pc, #760]	@ (8001ea8 <__aeabi_dmul+0x360>)
 8001bb0:	4694      	mov	ip, r2
 8001bb2:	4463      	add	r3, ip
 8001bb4:	449b      	add	fp, r3
 8001bb6:	2d0a      	cmp	r5, #10
 8001bb8:	dc42      	bgt.n	8001c40 <__aeabi_dmul+0xf8>
 8001bba:	00e4      	lsls	r4, r4, #3
 8001bbc:	0f73      	lsrs	r3, r6, #29
 8001bbe:	4323      	orrs	r3, r4
 8001bc0:	2480      	movs	r4, #128	@ 0x80
 8001bc2:	4649      	mov	r1, r9
 8001bc4:	0424      	lsls	r4, r4, #16
 8001bc6:	431c      	orrs	r4, r3
 8001bc8:	00f3      	lsls	r3, r6, #3
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	9b00      	ldr	r3, [sp, #0]
 8001bce:	2000      	movs	r0, #0
 8001bd0:	4059      	eors	r1, r3
 8001bd2:	b2cb      	uxtb	r3, r1
 8001bd4:	9303      	str	r3, [sp, #12]
 8001bd6:	2d02      	cmp	r5, #2
 8001bd8:	dc00      	bgt.n	8001bdc <__aeabi_dmul+0x94>
 8001bda:	e094      	b.n	8001d06 <__aeabi_dmul+0x1be>
 8001bdc:	2301      	movs	r3, #1
 8001bde:	40ab      	lsls	r3, r5
 8001be0:	001d      	movs	r5, r3
 8001be2:	23a6      	movs	r3, #166	@ 0xa6
 8001be4:	002a      	movs	r2, r5
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	401a      	ands	r2, r3
 8001bea:	421d      	tst	r5, r3
 8001bec:	d000      	beq.n	8001bf0 <__aeabi_dmul+0xa8>
 8001bee:	e229      	b.n	8002044 <__aeabi_dmul+0x4fc>
 8001bf0:	2390      	movs	r3, #144	@ 0x90
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	421d      	tst	r5, r3
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dmul+0xb2>
 8001bf8:	e24d      	b.n	8002096 <__aeabi_dmul+0x54e>
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2480      	movs	r4, #128	@ 0x80
 8001bfe:	4699      	mov	r9, r3
 8001c00:	0324      	lsls	r4, r4, #12
 8001c02:	4ba8      	ldr	r3, [pc, #672]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001c04:	0010      	movs	r0, r2
 8001c06:	464a      	mov	r2, r9
 8001c08:	051b      	lsls	r3, r3, #20
 8001c0a:	4323      	orrs	r3, r4
 8001c0c:	07d2      	lsls	r2, r2, #31
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	0019      	movs	r1, r3
 8001c12:	b005      	add	sp, #20
 8001c14:	bcf0      	pop	{r4, r5, r6, r7}
 8001c16:	46bb      	mov	fp, r7
 8001c18:	46b2      	mov	sl, r6
 8001c1a:	46a9      	mov	r9, r5
 8001c1c:	46a0      	mov	r8, r4
 8001c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c20:	4652      	mov	r2, sl
 8001c22:	4302      	orrs	r2, r0
 8001c24:	4690      	mov	r8, r2
 8001c26:	d000      	beq.n	8001c2a <__aeabi_dmul+0xe2>
 8001c28:	e1ac      	b.n	8001f84 <__aeabi_dmul+0x43c>
 8001c2a:	469b      	mov	fp, r3
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	4692      	mov	sl, r2
 8001c30:	2508      	movs	r5, #8
 8001c32:	9302      	str	r3, [sp, #8]
 8001c34:	e7ae      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001c36:	9b00      	ldr	r3, [sp, #0]
 8001c38:	46a2      	mov	sl, r4
 8001c3a:	4699      	mov	r9, r3
 8001c3c:	9b01      	ldr	r3, [sp, #4]
 8001c3e:	4698      	mov	r8, r3
 8001c40:	9b02      	ldr	r3, [sp, #8]
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d100      	bne.n	8001c48 <__aeabi_dmul+0x100>
 8001c46:	e1ca      	b.n	8001fde <__aeabi_dmul+0x496>
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dmul+0x106>
 8001c4c:	e192      	b.n	8001f74 <__aeabi_dmul+0x42c>
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d110      	bne.n	8001c74 <__aeabi_dmul+0x12c>
 8001c52:	2300      	movs	r3, #0
 8001c54:	2400      	movs	r4, #0
 8001c56:	2200      	movs	r2, #0
 8001c58:	e7d4      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	087b      	lsrs	r3, r7, #1
 8001c5e:	403a      	ands	r2, r7
 8001c60:	4313      	orrs	r3, r2
 8001c62:	4652      	mov	r2, sl
 8001c64:	07d2      	lsls	r2, r2, #31
 8001c66:	4313      	orrs	r3, r2
 8001c68:	4698      	mov	r8, r3
 8001c6a:	4653      	mov	r3, sl
 8001c6c:	085b      	lsrs	r3, r3, #1
 8001c6e:	469a      	mov	sl, r3
 8001c70:	9b03      	ldr	r3, [sp, #12]
 8001c72:	4699      	mov	r9, r3
 8001c74:	465b      	mov	r3, fp
 8001c76:	1c58      	adds	r0, r3, #1
 8001c78:	2380      	movs	r3, #128	@ 0x80
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	445b      	add	r3, fp
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	dc00      	bgt.n	8001c84 <__aeabi_dmul+0x13c>
 8001c82:	e1b1      	b.n	8001fe8 <__aeabi_dmul+0x4a0>
 8001c84:	4642      	mov	r2, r8
 8001c86:	0752      	lsls	r2, r2, #29
 8001c88:	d00b      	beq.n	8001ca2 <__aeabi_dmul+0x15a>
 8001c8a:	220f      	movs	r2, #15
 8001c8c:	4641      	mov	r1, r8
 8001c8e:	400a      	ands	r2, r1
 8001c90:	2a04      	cmp	r2, #4
 8001c92:	d006      	beq.n	8001ca2 <__aeabi_dmul+0x15a>
 8001c94:	4642      	mov	r2, r8
 8001c96:	1d11      	adds	r1, r2, #4
 8001c98:	4541      	cmp	r1, r8
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	4688      	mov	r8, r1
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	4492      	add	sl, r2
 8001ca2:	4652      	mov	r2, sl
 8001ca4:	01d2      	lsls	r2, r2, #7
 8001ca6:	d506      	bpl.n	8001cb6 <__aeabi_dmul+0x16e>
 8001ca8:	4652      	mov	r2, sl
 8001caa:	4b80      	ldr	r3, [pc, #512]	@ (8001eac <__aeabi_dmul+0x364>)
 8001cac:	401a      	ands	r2, r3
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	4692      	mov	sl, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	18c3      	adds	r3, r0, r3
 8001cb6:	4a7e      	ldr	r2, [pc, #504]	@ (8001eb0 <__aeabi_dmul+0x368>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	dd00      	ble.n	8001cbe <__aeabi_dmul+0x176>
 8001cbc:	e18f      	b.n	8001fde <__aeabi_dmul+0x496>
 8001cbe:	4642      	mov	r2, r8
 8001cc0:	08d1      	lsrs	r1, r2, #3
 8001cc2:	4652      	mov	r2, sl
 8001cc4:	0752      	lsls	r2, r2, #29
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	4651      	mov	r1, sl
 8001cca:	055b      	lsls	r3, r3, #21
 8001ccc:	024c      	lsls	r4, r1, #9
 8001cce:	0b24      	lsrs	r4, r4, #12
 8001cd0:	0d5b      	lsrs	r3, r3, #21
 8001cd2:	e797      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001cd4:	4b73      	ldr	r3, [pc, #460]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001cd6:	4326      	orrs	r6, r4
 8001cd8:	469c      	mov	ip, r3
 8001cda:	44e3      	add	fp, ip
 8001cdc:	2e00      	cmp	r6, #0
 8001cde:	d100      	bne.n	8001ce2 <__aeabi_dmul+0x19a>
 8001ce0:	e16f      	b.n	8001fc2 <__aeabi_dmul+0x47a>
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	4649      	mov	r1, r9
 8001ce6:	431d      	orrs	r5, r3
 8001ce8:	9b00      	ldr	r3, [sp, #0]
 8001cea:	4059      	eors	r1, r3
 8001cec:	b2cb      	uxtb	r3, r1
 8001cee:	9303      	str	r3, [sp, #12]
 8001cf0:	2d0a      	cmp	r5, #10
 8001cf2:	dd00      	ble.n	8001cf6 <__aeabi_dmul+0x1ae>
 8001cf4:	e133      	b.n	8001f5e <__aeabi_dmul+0x416>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	40ab      	lsls	r3, r5
 8001cfa:	001d      	movs	r5, r3
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2288      	movs	r2, #136	@ 0x88
 8001d02:	422a      	tst	r2, r5
 8001d04:	d197      	bne.n	8001c36 <__aeabi_dmul+0xee>
 8001d06:	4642      	mov	r2, r8
 8001d08:	4643      	mov	r3, r8
 8001d0a:	0412      	lsls	r2, r2, #16
 8001d0c:	0c12      	lsrs	r2, r2, #16
 8001d0e:	0016      	movs	r6, r2
 8001d10:	9801      	ldr	r0, [sp, #4]
 8001d12:	0c1d      	lsrs	r5, r3, #16
 8001d14:	0c03      	lsrs	r3, r0, #16
 8001d16:	0400      	lsls	r0, r0, #16
 8001d18:	0c00      	lsrs	r0, r0, #16
 8001d1a:	4346      	muls	r6, r0
 8001d1c:	46b4      	mov	ip, r6
 8001d1e:	001e      	movs	r6, r3
 8001d20:	436e      	muls	r6, r5
 8001d22:	9600      	str	r6, [sp, #0]
 8001d24:	0016      	movs	r6, r2
 8001d26:	0007      	movs	r7, r0
 8001d28:	435e      	muls	r6, r3
 8001d2a:	4661      	mov	r1, ip
 8001d2c:	46b0      	mov	r8, r6
 8001d2e:	436f      	muls	r7, r5
 8001d30:	0c0e      	lsrs	r6, r1, #16
 8001d32:	44b8      	add	r8, r7
 8001d34:	4446      	add	r6, r8
 8001d36:	42b7      	cmp	r7, r6
 8001d38:	d905      	bls.n	8001d46 <__aeabi_dmul+0x1fe>
 8001d3a:	2180      	movs	r1, #128	@ 0x80
 8001d3c:	0249      	lsls	r1, r1, #9
 8001d3e:	4688      	mov	r8, r1
 8001d40:	9f00      	ldr	r7, [sp, #0]
 8001d42:	4447      	add	r7, r8
 8001d44:	9700      	str	r7, [sp, #0]
 8001d46:	4661      	mov	r1, ip
 8001d48:	0409      	lsls	r1, r1, #16
 8001d4a:	0c09      	lsrs	r1, r1, #16
 8001d4c:	0c37      	lsrs	r7, r6, #16
 8001d4e:	0436      	lsls	r6, r6, #16
 8001d50:	468c      	mov	ip, r1
 8001d52:	0031      	movs	r1, r6
 8001d54:	4461      	add	r1, ip
 8001d56:	9101      	str	r1, [sp, #4]
 8001d58:	0011      	movs	r1, r2
 8001d5a:	0c26      	lsrs	r6, r4, #16
 8001d5c:	0424      	lsls	r4, r4, #16
 8001d5e:	0c24      	lsrs	r4, r4, #16
 8001d60:	4361      	muls	r1, r4
 8001d62:	468c      	mov	ip, r1
 8001d64:	0021      	movs	r1, r4
 8001d66:	4369      	muls	r1, r5
 8001d68:	4689      	mov	r9, r1
 8001d6a:	4661      	mov	r1, ip
 8001d6c:	0c09      	lsrs	r1, r1, #16
 8001d6e:	4688      	mov	r8, r1
 8001d70:	4372      	muls	r2, r6
 8001d72:	444a      	add	r2, r9
 8001d74:	4442      	add	r2, r8
 8001d76:	4375      	muls	r5, r6
 8001d78:	4591      	cmp	r9, r2
 8001d7a:	d903      	bls.n	8001d84 <__aeabi_dmul+0x23c>
 8001d7c:	2180      	movs	r1, #128	@ 0x80
 8001d7e:	0249      	lsls	r1, r1, #9
 8001d80:	4688      	mov	r8, r1
 8001d82:	4445      	add	r5, r8
 8001d84:	0c11      	lsrs	r1, r2, #16
 8001d86:	4688      	mov	r8, r1
 8001d88:	4661      	mov	r1, ip
 8001d8a:	0409      	lsls	r1, r1, #16
 8001d8c:	0c09      	lsrs	r1, r1, #16
 8001d8e:	468c      	mov	ip, r1
 8001d90:	0412      	lsls	r2, r2, #16
 8001d92:	4462      	add	r2, ip
 8001d94:	18b9      	adds	r1, r7, r2
 8001d96:	9102      	str	r1, [sp, #8]
 8001d98:	4651      	mov	r1, sl
 8001d9a:	0c09      	lsrs	r1, r1, #16
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4651      	mov	r1, sl
 8001da0:	040f      	lsls	r7, r1, #16
 8001da2:	0c3f      	lsrs	r7, r7, #16
 8001da4:	0039      	movs	r1, r7
 8001da6:	4341      	muls	r1, r0
 8001da8:	4445      	add	r5, r8
 8001daa:	4688      	mov	r8, r1
 8001dac:	4661      	mov	r1, ip
 8001dae:	4341      	muls	r1, r0
 8001db0:	468a      	mov	sl, r1
 8001db2:	4641      	mov	r1, r8
 8001db4:	4660      	mov	r0, ip
 8001db6:	0c09      	lsrs	r1, r1, #16
 8001db8:	4689      	mov	r9, r1
 8001dba:	4358      	muls	r0, r3
 8001dbc:	437b      	muls	r3, r7
 8001dbe:	4453      	add	r3, sl
 8001dc0:	444b      	add	r3, r9
 8001dc2:	459a      	cmp	sl, r3
 8001dc4:	d903      	bls.n	8001dce <__aeabi_dmul+0x286>
 8001dc6:	2180      	movs	r1, #128	@ 0x80
 8001dc8:	0249      	lsls	r1, r1, #9
 8001dca:	4689      	mov	r9, r1
 8001dcc:	4448      	add	r0, r9
 8001dce:	0c19      	lsrs	r1, r3, #16
 8001dd0:	4689      	mov	r9, r1
 8001dd2:	4641      	mov	r1, r8
 8001dd4:	0409      	lsls	r1, r1, #16
 8001dd6:	0c09      	lsrs	r1, r1, #16
 8001dd8:	4688      	mov	r8, r1
 8001dda:	0039      	movs	r1, r7
 8001ddc:	4361      	muls	r1, r4
 8001dde:	041b      	lsls	r3, r3, #16
 8001de0:	4443      	add	r3, r8
 8001de2:	4688      	mov	r8, r1
 8001de4:	4661      	mov	r1, ip
 8001de6:	434c      	muls	r4, r1
 8001de8:	4371      	muls	r1, r6
 8001dea:	468c      	mov	ip, r1
 8001dec:	4641      	mov	r1, r8
 8001dee:	4377      	muls	r7, r6
 8001df0:	0c0e      	lsrs	r6, r1, #16
 8001df2:	193f      	adds	r7, r7, r4
 8001df4:	19f6      	adds	r6, r6, r7
 8001df6:	4448      	add	r0, r9
 8001df8:	42b4      	cmp	r4, r6
 8001dfa:	d903      	bls.n	8001e04 <__aeabi_dmul+0x2bc>
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	0249      	lsls	r1, r1, #9
 8001e00:	4689      	mov	r9, r1
 8001e02:	44cc      	add	ip, r9
 8001e04:	9902      	ldr	r1, [sp, #8]
 8001e06:	9f00      	ldr	r7, [sp, #0]
 8001e08:	4689      	mov	r9, r1
 8001e0a:	0431      	lsls	r1, r6, #16
 8001e0c:	444f      	add	r7, r9
 8001e0e:	4689      	mov	r9, r1
 8001e10:	4641      	mov	r1, r8
 8001e12:	4297      	cmp	r7, r2
 8001e14:	4192      	sbcs	r2, r2
 8001e16:	040c      	lsls	r4, r1, #16
 8001e18:	0c24      	lsrs	r4, r4, #16
 8001e1a:	444c      	add	r4, r9
 8001e1c:	18ff      	adds	r7, r7, r3
 8001e1e:	4252      	negs	r2, r2
 8001e20:	1964      	adds	r4, r4, r5
 8001e22:	18a1      	adds	r1, r4, r2
 8001e24:	429f      	cmp	r7, r3
 8001e26:	419b      	sbcs	r3, r3
 8001e28:	4688      	mov	r8, r1
 8001e2a:	4682      	mov	sl, r0
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	4699      	mov	r9, r3
 8001e30:	4590      	cmp	r8, r2
 8001e32:	4192      	sbcs	r2, r2
 8001e34:	42ac      	cmp	r4, r5
 8001e36:	41a4      	sbcs	r4, r4
 8001e38:	44c2      	add	sl, r8
 8001e3a:	44d1      	add	r9, sl
 8001e3c:	4252      	negs	r2, r2
 8001e3e:	4264      	negs	r4, r4
 8001e40:	4314      	orrs	r4, r2
 8001e42:	4599      	cmp	r9, r3
 8001e44:	419b      	sbcs	r3, r3
 8001e46:	4582      	cmp	sl, r0
 8001e48:	4192      	sbcs	r2, r2
 8001e4a:	425b      	negs	r3, r3
 8001e4c:	4252      	negs	r2, r2
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	464a      	mov	r2, r9
 8001e52:	0c36      	lsrs	r6, r6, #16
 8001e54:	19a4      	adds	r4, r4, r6
 8001e56:	18e3      	adds	r3, r4, r3
 8001e58:	4463      	add	r3, ip
 8001e5a:	025b      	lsls	r3, r3, #9
 8001e5c:	0dd2      	lsrs	r2, r2, #23
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	9901      	ldr	r1, [sp, #4]
 8001e62:	4692      	mov	sl, r2
 8001e64:	027a      	lsls	r2, r7, #9
 8001e66:	430a      	orrs	r2, r1
 8001e68:	1e50      	subs	r0, r2, #1
 8001e6a:	4182      	sbcs	r2, r0
 8001e6c:	0dff      	lsrs	r7, r7, #23
 8001e6e:	4317      	orrs	r7, r2
 8001e70:	464a      	mov	r2, r9
 8001e72:	0252      	lsls	r2, r2, #9
 8001e74:	4317      	orrs	r7, r2
 8001e76:	46b8      	mov	r8, r7
 8001e78:	01db      	lsls	r3, r3, #7
 8001e7a:	d500      	bpl.n	8001e7e <__aeabi_dmul+0x336>
 8001e7c:	e6ed      	b.n	8001c5a <__aeabi_dmul+0x112>
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <__aeabi_dmul+0x36c>)
 8001e80:	9a03      	ldr	r2, [sp, #12]
 8001e82:	445b      	add	r3, fp
 8001e84:	4691      	mov	r9, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	dc00      	bgt.n	8001e8c <__aeabi_dmul+0x344>
 8001e8a:	e0ac      	b.n	8001fe6 <__aeabi_dmul+0x49e>
 8001e8c:	003a      	movs	r2, r7
 8001e8e:	0752      	lsls	r2, r2, #29
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dmul+0x34c>
 8001e92:	e710      	b.n	8001cb6 <__aeabi_dmul+0x16e>
 8001e94:	220f      	movs	r2, #15
 8001e96:	4658      	mov	r0, fp
 8001e98:	403a      	ands	r2, r7
 8001e9a:	2a04      	cmp	r2, #4
 8001e9c:	d000      	beq.n	8001ea0 <__aeabi_dmul+0x358>
 8001e9e:	e6f9      	b.n	8001c94 <__aeabi_dmul+0x14c>
 8001ea0:	e709      	b.n	8001cb6 <__aeabi_dmul+0x16e>
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	000007ff 	.word	0x000007ff
 8001ea8:	fffffc01 	.word	0xfffffc01
 8001eac:	feffffff 	.word	0xfeffffff
 8001eb0:	000007fe 	.word	0x000007fe
 8001eb4:	000003ff 	.word	0x000003ff
 8001eb8:	0022      	movs	r2, r4
 8001eba:	4332      	orrs	r2, r6
 8001ebc:	d06f      	beq.n	8001f9e <__aeabi_dmul+0x456>
 8001ebe:	2c00      	cmp	r4, #0
 8001ec0:	d100      	bne.n	8001ec4 <__aeabi_dmul+0x37c>
 8001ec2:	e0c2      	b.n	800204a <__aeabi_dmul+0x502>
 8001ec4:	0020      	movs	r0, r4
 8001ec6:	f000 fea9 	bl	8002c1c <__clzsi2>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	0003      	movs	r3, r0
 8001ece:	3a0b      	subs	r2, #11
 8001ed0:	201d      	movs	r0, #29
 8001ed2:	1a82      	subs	r2, r0, r2
 8001ed4:	0030      	movs	r0, r6
 8001ed6:	0019      	movs	r1, r3
 8001ed8:	40d0      	lsrs	r0, r2
 8001eda:	3908      	subs	r1, #8
 8001edc:	408c      	lsls	r4, r1
 8001ede:	0002      	movs	r2, r0
 8001ee0:	4322      	orrs	r2, r4
 8001ee2:	0034      	movs	r4, r6
 8001ee4:	408c      	lsls	r4, r1
 8001ee6:	4659      	mov	r1, fp
 8001ee8:	1acb      	subs	r3, r1, r3
 8001eea:	4986      	ldr	r1, [pc, #536]	@ (8002104 <__aeabi_dmul+0x5bc>)
 8001eec:	468b      	mov	fp, r1
 8001eee:	449b      	add	fp, r3
 8001ef0:	2d0a      	cmp	r5, #10
 8001ef2:	dd00      	ble.n	8001ef6 <__aeabi_dmul+0x3ae>
 8001ef4:	e6a4      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001ef6:	4649      	mov	r1, r9
 8001ef8:	9b00      	ldr	r3, [sp, #0]
 8001efa:	9401      	str	r4, [sp, #4]
 8001efc:	4059      	eors	r1, r3
 8001efe:	b2cb      	uxtb	r3, r1
 8001f00:	0014      	movs	r4, r2
 8001f02:	2000      	movs	r0, #0
 8001f04:	9303      	str	r3, [sp, #12]
 8001f06:	2d02      	cmp	r5, #2
 8001f08:	dd00      	ble.n	8001f0c <__aeabi_dmul+0x3c4>
 8001f0a:	e667      	b.n	8001bdc <__aeabi_dmul+0x94>
 8001f0c:	e6fb      	b.n	8001d06 <__aeabi_dmul+0x1be>
 8001f0e:	4653      	mov	r3, sl
 8001f10:	4303      	orrs	r3, r0
 8001f12:	4698      	mov	r8, r3
 8001f14:	d03c      	beq.n	8001f90 <__aeabi_dmul+0x448>
 8001f16:	4653      	mov	r3, sl
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d100      	bne.n	8001f1e <__aeabi_dmul+0x3d6>
 8001f1c:	e0a3      	b.n	8002066 <__aeabi_dmul+0x51e>
 8001f1e:	4650      	mov	r0, sl
 8001f20:	f000 fe7c 	bl	8002c1c <__clzsi2>
 8001f24:	230b      	movs	r3, #11
 8001f26:	425b      	negs	r3, r3
 8001f28:	469c      	mov	ip, r3
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	4484      	add	ip, r0
 8001f2e:	0011      	movs	r1, r2
 8001f30:	4650      	mov	r0, sl
 8001f32:	3908      	subs	r1, #8
 8001f34:	4088      	lsls	r0, r1
 8001f36:	231d      	movs	r3, #29
 8001f38:	4680      	mov	r8, r0
 8001f3a:	4660      	mov	r0, ip
 8001f3c:	1a1b      	subs	r3, r3, r0
 8001f3e:	0020      	movs	r0, r4
 8001f40:	40d8      	lsrs	r0, r3
 8001f42:	0003      	movs	r3, r0
 8001f44:	4640      	mov	r0, r8
 8001f46:	4303      	orrs	r3, r0
 8001f48:	469a      	mov	sl, r3
 8001f4a:	0023      	movs	r3, r4
 8001f4c:	408b      	lsls	r3, r1
 8001f4e:	4698      	mov	r8, r3
 8001f50:	4b6c      	ldr	r3, [pc, #432]	@ (8002104 <__aeabi_dmul+0x5bc>)
 8001f52:	2500      	movs	r5, #0
 8001f54:	1a9b      	subs	r3, r3, r2
 8001f56:	469b      	mov	fp, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	e61a      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f5e:	2d0f      	cmp	r5, #15
 8001f60:	d000      	beq.n	8001f64 <__aeabi_dmul+0x41c>
 8001f62:	e0c9      	b.n	80020f8 <__aeabi_dmul+0x5b0>
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	4652      	mov	r2, sl
 8001f68:	031b      	lsls	r3, r3, #12
 8001f6a:	421a      	tst	r2, r3
 8001f6c:	d002      	beq.n	8001f74 <__aeabi_dmul+0x42c>
 8001f6e:	421c      	tst	r4, r3
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dmul+0x42c>
 8001f72:	e092      	b.n	800209a <__aeabi_dmul+0x552>
 8001f74:	2480      	movs	r4, #128	@ 0x80
 8001f76:	4653      	mov	r3, sl
 8001f78:	0324      	lsls	r4, r4, #12
 8001f7a:	431c      	orrs	r4, r3
 8001f7c:	0324      	lsls	r4, r4, #12
 8001f7e:	4642      	mov	r2, r8
 8001f80:	0b24      	lsrs	r4, r4, #12
 8001f82:	e63e      	b.n	8001c02 <__aeabi_dmul+0xba>
 8001f84:	469b      	mov	fp, r3
 8001f86:	2303      	movs	r3, #3
 8001f88:	4680      	mov	r8, r0
 8001f8a:	250c      	movs	r5, #12
 8001f8c:	9302      	str	r3, [sp, #8]
 8001f8e:	e601      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f90:	2300      	movs	r3, #0
 8001f92:	469a      	mov	sl, r3
 8001f94:	469b      	mov	fp, r3
 8001f96:	3301      	adds	r3, #1
 8001f98:	2504      	movs	r5, #4
 8001f9a:	9302      	str	r3, [sp, #8]
 8001f9c:	e5fa      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	430d      	orrs	r5, r1
 8001fa2:	2d0a      	cmp	r5, #10
 8001fa4:	dd00      	ble.n	8001fa8 <__aeabi_dmul+0x460>
 8001fa6:	e64b      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001fa8:	4649      	mov	r1, r9
 8001faa:	9800      	ldr	r0, [sp, #0]
 8001fac:	4041      	eors	r1, r0
 8001fae:	b2c9      	uxtb	r1, r1
 8001fb0:	9103      	str	r1, [sp, #12]
 8001fb2:	2d02      	cmp	r5, #2
 8001fb4:	dc00      	bgt.n	8001fb8 <__aeabi_dmul+0x470>
 8001fb6:	e096      	b.n	80020e6 <__aeabi_dmul+0x59e>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2400      	movs	r4, #0
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	e60c      	b.n	8001bdc <__aeabi_dmul+0x94>
 8001fc2:	4649      	mov	r1, r9
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9a00      	ldr	r2, [sp, #0]
 8001fc8:	432b      	orrs	r3, r5
 8001fca:	4051      	eors	r1, r2
 8001fcc:	b2ca      	uxtb	r2, r1
 8001fce:	9203      	str	r2, [sp, #12]
 8001fd0:	2b0a      	cmp	r3, #10
 8001fd2:	dd00      	ble.n	8001fd6 <__aeabi_dmul+0x48e>
 8001fd4:	e634      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	d157      	bne.n	800208a <__aeabi_dmul+0x542>
 8001fda:	9b03      	ldr	r3, [sp, #12]
 8001fdc:	4699      	mov	r9, r3
 8001fde:	2400      	movs	r4, #0
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	4b49      	ldr	r3, [pc, #292]	@ (8002108 <__aeabi_dmul+0x5c0>)
 8001fe4:	e60e      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001fe6:	4658      	mov	r0, fp
 8001fe8:	2101      	movs	r1, #1
 8001fea:	1ac9      	subs	r1, r1, r3
 8001fec:	2938      	cmp	r1, #56	@ 0x38
 8001fee:	dd00      	ble.n	8001ff2 <__aeabi_dmul+0x4aa>
 8001ff0:	e62f      	b.n	8001c52 <__aeabi_dmul+0x10a>
 8001ff2:	291f      	cmp	r1, #31
 8001ff4:	dd56      	ble.n	80020a4 <__aeabi_dmul+0x55c>
 8001ff6:	221f      	movs	r2, #31
 8001ff8:	4654      	mov	r4, sl
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	40dc      	lsrs	r4, r3
 8002000:	2920      	cmp	r1, #32
 8002002:	d007      	beq.n	8002014 <__aeabi_dmul+0x4cc>
 8002004:	4b41      	ldr	r3, [pc, #260]	@ (800210c <__aeabi_dmul+0x5c4>)
 8002006:	4642      	mov	r2, r8
 8002008:	469c      	mov	ip, r3
 800200a:	4653      	mov	r3, sl
 800200c:	4460      	add	r0, ip
 800200e:	4083      	lsls	r3, r0
 8002010:	431a      	orrs	r2, r3
 8002012:	4690      	mov	r8, r2
 8002014:	4642      	mov	r2, r8
 8002016:	2107      	movs	r1, #7
 8002018:	1e53      	subs	r3, r2, #1
 800201a:	419a      	sbcs	r2, r3
 800201c:	000b      	movs	r3, r1
 800201e:	4322      	orrs	r2, r4
 8002020:	4013      	ands	r3, r2
 8002022:	2400      	movs	r4, #0
 8002024:	4211      	tst	r1, r2
 8002026:	d009      	beq.n	800203c <__aeabi_dmul+0x4f4>
 8002028:	230f      	movs	r3, #15
 800202a:	4013      	ands	r3, r2
 800202c:	2b04      	cmp	r3, #4
 800202e:	d05d      	beq.n	80020ec <__aeabi_dmul+0x5a4>
 8002030:	1d11      	adds	r1, r2, #4
 8002032:	4291      	cmp	r1, r2
 8002034:	419b      	sbcs	r3, r3
 8002036:	000a      	movs	r2, r1
 8002038:	425b      	negs	r3, r3
 800203a:	075b      	lsls	r3, r3, #29
 800203c:	08d2      	lsrs	r2, r2, #3
 800203e:	431a      	orrs	r2, r3
 8002040:	2300      	movs	r3, #0
 8002042:	e5df      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8002044:	9b03      	ldr	r3, [sp, #12]
 8002046:	4699      	mov	r9, r3
 8002048:	e5fa      	b.n	8001c40 <__aeabi_dmul+0xf8>
 800204a:	9801      	ldr	r0, [sp, #4]
 800204c:	f000 fde6 	bl	8002c1c <__clzsi2>
 8002050:	0002      	movs	r2, r0
 8002052:	0003      	movs	r3, r0
 8002054:	3215      	adds	r2, #21
 8002056:	3320      	adds	r3, #32
 8002058:	2a1c      	cmp	r2, #28
 800205a:	dc00      	bgt.n	800205e <__aeabi_dmul+0x516>
 800205c:	e738      	b.n	8001ed0 <__aeabi_dmul+0x388>
 800205e:	9a01      	ldr	r2, [sp, #4]
 8002060:	3808      	subs	r0, #8
 8002062:	4082      	lsls	r2, r0
 8002064:	e73f      	b.n	8001ee6 <__aeabi_dmul+0x39e>
 8002066:	f000 fdd9 	bl	8002c1c <__clzsi2>
 800206a:	2315      	movs	r3, #21
 800206c:	469c      	mov	ip, r3
 800206e:	4484      	add	ip, r0
 8002070:	0002      	movs	r2, r0
 8002072:	4663      	mov	r3, ip
 8002074:	3220      	adds	r2, #32
 8002076:	2b1c      	cmp	r3, #28
 8002078:	dc00      	bgt.n	800207c <__aeabi_dmul+0x534>
 800207a:	e758      	b.n	8001f2e <__aeabi_dmul+0x3e6>
 800207c:	2300      	movs	r3, #0
 800207e:	4698      	mov	r8, r3
 8002080:	0023      	movs	r3, r4
 8002082:	3808      	subs	r0, #8
 8002084:	4083      	lsls	r3, r0
 8002086:	469a      	mov	sl, r3
 8002088:	e762      	b.n	8001f50 <__aeabi_dmul+0x408>
 800208a:	001d      	movs	r5, r3
 800208c:	2300      	movs	r3, #0
 800208e:	2400      	movs	r4, #0
 8002090:	2002      	movs	r0, #2
 8002092:	9301      	str	r3, [sp, #4]
 8002094:	e5a2      	b.n	8001bdc <__aeabi_dmul+0x94>
 8002096:	9002      	str	r0, [sp, #8]
 8002098:	e632      	b.n	8001d00 <__aeabi_dmul+0x1b8>
 800209a:	431c      	orrs	r4, r3
 800209c:	9b00      	ldr	r3, [sp, #0]
 800209e:	9a01      	ldr	r2, [sp, #4]
 80020a0:	4699      	mov	r9, r3
 80020a2:	e5ae      	b.n	8001c02 <__aeabi_dmul+0xba>
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <__aeabi_dmul+0x5c8>)
 80020a6:	4652      	mov	r2, sl
 80020a8:	18c3      	adds	r3, r0, r3
 80020aa:	4640      	mov	r0, r8
 80020ac:	409a      	lsls	r2, r3
 80020ae:	40c8      	lsrs	r0, r1
 80020b0:	4302      	orrs	r2, r0
 80020b2:	4640      	mov	r0, r8
 80020b4:	4098      	lsls	r0, r3
 80020b6:	0003      	movs	r3, r0
 80020b8:	1e58      	subs	r0, r3, #1
 80020ba:	4183      	sbcs	r3, r0
 80020bc:	4654      	mov	r4, sl
 80020be:	431a      	orrs	r2, r3
 80020c0:	40cc      	lsrs	r4, r1
 80020c2:	0753      	lsls	r3, r2, #29
 80020c4:	d009      	beq.n	80020da <__aeabi_dmul+0x592>
 80020c6:	230f      	movs	r3, #15
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d005      	beq.n	80020da <__aeabi_dmul+0x592>
 80020ce:	1d13      	adds	r3, r2, #4
 80020d0:	4293      	cmp	r3, r2
 80020d2:	4192      	sbcs	r2, r2
 80020d4:	4252      	negs	r2, r2
 80020d6:	18a4      	adds	r4, r4, r2
 80020d8:	001a      	movs	r2, r3
 80020da:	0223      	lsls	r3, r4, #8
 80020dc:	d508      	bpl.n	80020f0 <__aeabi_dmul+0x5a8>
 80020de:	2301      	movs	r3, #1
 80020e0:	2400      	movs	r4, #0
 80020e2:	2200      	movs	r2, #0
 80020e4:	e58e      	b.n	8001c04 <__aeabi_dmul+0xbc>
 80020e6:	4689      	mov	r9, r1
 80020e8:	2400      	movs	r4, #0
 80020ea:	e58b      	b.n	8001c04 <__aeabi_dmul+0xbc>
 80020ec:	2300      	movs	r3, #0
 80020ee:	e7a5      	b.n	800203c <__aeabi_dmul+0x4f4>
 80020f0:	0763      	lsls	r3, r4, #29
 80020f2:	0264      	lsls	r4, r4, #9
 80020f4:	0b24      	lsrs	r4, r4, #12
 80020f6:	e7a1      	b.n	800203c <__aeabi_dmul+0x4f4>
 80020f8:	9b00      	ldr	r3, [sp, #0]
 80020fa:	46a2      	mov	sl, r4
 80020fc:	4699      	mov	r9, r3
 80020fe:	9b01      	ldr	r3, [sp, #4]
 8002100:	4698      	mov	r8, r3
 8002102:	e737      	b.n	8001f74 <__aeabi_dmul+0x42c>
 8002104:	fffffc0d 	.word	0xfffffc0d
 8002108:	000007ff 	.word	0x000007ff
 800210c:	0000043e 	.word	0x0000043e
 8002110:	0000041e 	.word	0x0000041e

08002114 <__aeabi_dsub>:
 8002114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002116:	4657      	mov	r7, sl
 8002118:	464e      	mov	r6, r9
 800211a:	4645      	mov	r5, r8
 800211c:	46de      	mov	lr, fp
 800211e:	b5e0      	push	{r5, r6, r7, lr}
 8002120:	b083      	sub	sp, #12
 8002122:	9000      	str	r0, [sp, #0]
 8002124:	9101      	str	r1, [sp, #4]
 8002126:	030c      	lsls	r4, r1, #12
 8002128:	004d      	lsls	r5, r1, #1
 800212a:	0fce      	lsrs	r6, r1, #31
 800212c:	0a61      	lsrs	r1, r4, #9
 800212e:	9c00      	ldr	r4, [sp, #0]
 8002130:	005f      	lsls	r7, r3, #1
 8002132:	0f64      	lsrs	r4, r4, #29
 8002134:	430c      	orrs	r4, r1
 8002136:	9900      	ldr	r1, [sp, #0]
 8002138:	9200      	str	r2, [sp, #0]
 800213a:	9301      	str	r3, [sp, #4]
 800213c:	00c8      	lsls	r0, r1, #3
 800213e:	0319      	lsls	r1, r3, #12
 8002140:	0d7b      	lsrs	r3, r7, #21
 8002142:	4699      	mov	r9, r3
 8002144:	9b01      	ldr	r3, [sp, #4]
 8002146:	4fcc      	ldr	r7, [pc, #816]	@ (8002478 <__aeabi_dsub+0x364>)
 8002148:	0fdb      	lsrs	r3, r3, #31
 800214a:	469c      	mov	ip, r3
 800214c:	0a4b      	lsrs	r3, r1, #9
 800214e:	9900      	ldr	r1, [sp, #0]
 8002150:	4680      	mov	r8, r0
 8002152:	0f49      	lsrs	r1, r1, #29
 8002154:	4319      	orrs	r1, r3
 8002156:	9b00      	ldr	r3, [sp, #0]
 8002158:	468b      	mov	fp, r1
 800215a:	00da      	lsls	r2, r3, #3
 800215c:	4692      	mov	sl, r2
 800215e:	0d6d      	lsrs	r5, r5, #21
 8002160:	45b9      	cmp	r9, r7
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0x52>
 8002164:	e0bf      	b.n	80022e6 <__aeabi_dsub+0x1d2>
 8002166:	2301      	movs	r3, #1
 8002168:	4661      	mov	r1, ip
 800216a:	4059      	eors	r1, r3
 800216c:	464b      	mov	r3, r9
 800216e:	468c      	mov	ip, r1
 8002170:	1aeb      	subs	r3, r5, r3
 8002172:	428e      	cmp	r6, r1
 8002174:	d075      	beq.n	8002262 <__aeabi_dsub+0x14e>
 8002176:	2b00      	cmp	r3, #0
 8002178:	dc00      	bgt.n	800217c <__aeabi_dsub+0x68>
 800217a:	e2a3      	b.n	80026c4 <__aeabi_dsub+0x5b0>
 800217c:	4649      	mov	r1, r9
 800217e:	2900      	cmp	r1, #0
 8002180:	d100      	bne.n	8002184 <__aeabi_dsub+0x70>
 8002182:	e0ce      	b.n	8002322 <__aeabi_dsub+0x20e>
 8002184:	42bd      	cmp	r5, r7
 8002186:	d100      	bne.n	800218a <__aeabi_dsub+0x76>
 8002188:	e200      	b.n	800258c <__aeabi_dsub+0x478>
 800218a:	2701      	movs	r7, #1
 800218c:	2b38      	cmp	r3, #56	@ 0x38
 800218e:	dc19      	bgt.n	80021c4 <__aeabi_dsub+0xb0>
 8002190:	2780      	movs	r7, #128	@ 0x80
 8002192:	4659      	mov	r1, fp
 8002194:	043f      	lsls	r7, r7, #16
 8002196:	4339      	orrs	r1, r7
 8002198:	468b      	mov	fp, r1
 800219a:	2b1f      	cmp	r3, #31
 800219c:	dd00      	ble.n	80021a0 <__aeabi_dsub+0x8c>
 800219e:	e1fa      	b.n	8002596 <__aeabi_dsub+0x482>
 80021a0:	2720      	movs	r7, #32
 80021a2:	1af9      	subs	r1, r7, r3
 80021a4:	468c      	mov	ip, r1
 80021a6:	4659      	mov	r1, fp
 80021a8:	4667      	mov	r7, ip
 80021aa:	40b9      	lsls	r1, r7
 80021ac:	000f      	movs	r7, r1
 80021ae:	0011      	movs	r1, r2
 80021b0:	40d9      	lsrs	r1, r3
 80021b2:	430f      	orrs	r7, r1
 80021b4:	4661      	mov	r1, ip
 80021b6:	408a      	lsls	r2, r1
 80021b8:	1e51      	subs	r1, r2, #1
 80021ba:	418a      	sbcs	r2, r1
 80021bc:	4659      	mov	r1, fp
 80021be:	40d9      	lsrs	r1, r3
 80021c0:	4317      	orrs	r7, r2
 80021c2:	1a64      	subs	r4, r4, r1
 80021c4:	1bc7      	subs	r7, r0, r7
 80021c6:	42b8      	cmp	r0, r7
 80021c8:	4180      	sbcs	r0, r0
 80021ca:	4240      	negs	r0, r0
 80021cc:	1a24      	subs	r4, r4, r0
 80021ce:	0223      	lsls	r3, r4, #8
 80021d0:	d400      	bmi.n	80021d4 <__aeabi_dsub+0xc0>
 80021d2:	e140      	b.n	8002456 <__aeabi_dsub+0x342>
 80021d4:	0264      	lsls	r4, r4, #9
 80021d6:	0a64      	lsrs	r4, r4, #9
 80021d8:	2c00      	cmp	r4, #0
 80021da:	d100      	bne.n	80021de <__aeabi_dsub+0xca>
 80021dc:	e154      	b.n	8002488 <__aeabi_dsub+0x374>
 80021de:	0020      	movs	r0, r4
 80021e0:	f000 fd1c 	bl	8002c1c <__clzsi2>
 80021e4:	0003      	movs	r3, r0
 80021e6:	3b08      	subs	r3, #8
 80021e8:	2120      	movs	r1, #32
 80021ea:	0038      	movs	r0, r7
 80021ec:	1aca      	subs	r2, r1, r3
 80021ee:	40d0      	lsrs	r0, r2
 80021f0:	409c      	lsls	r4, r3
 80021f2:	0002      	movs	r2, r0
 80021f4:	409f      	lsls	r7, r3
 80021f6:	4322      	orrs	r2, r4
 80021f8:	429d      	cmp	r5, r3
 80021fa:	dd00      	ble.n	80021fe <__aeabi_dsub+0xea>
 80021fc:	e1a6      	b.n	800254c <__aeabi_dsub+0x438>
 80021fe:	1b58      	subs	r0, r3, r5
 8002200:	3001      	adds	r0, #1
 8002202:	1a09      	subs	r1, r1, r0
 8002204:	003c      	movs	r4, r7
 8002206:	408f      	lsls	r7, r1
 8002208:	40c4      	lsrs	r4, r0
 800220a:	1e7b      	subs	r3, r7, #1
 800220c:	419f      	sbcs	r7, r3
 800220e:	0013      	movs	r3, r2
 8002210:	408b      	lsls	r3, r1
 8002212:	4327      	orrs	r7, r4
 8002214:	431f      	orrs	r7, r3
 8002216:	40c2      	lsrs	r2, r0
 8002218:	003b      	movs	r3, r7
 800221a:	0014      	movs	r4, r2
 800221c:	2500      	movs	r5, #0
 800221e:	4313      	orrs	r3, r2
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x110>
 8002222:	e1f7      	b.n	8002614 <__aeabi_dsub+0x500>
 8002224:	077b      	lsls	r3, r7, #29
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x116>
 8002228:	e377      	b.n	800291a <__aeabi_dsub+0x806>
 800222a:	230f      	movs	r3, #15
 800222c:	0038      	movs	r0, r7
 800222e:	403b      	ands	r3, r7
 8002230:	2b04      	cmp	r3, #4
 8002232:	d004      	beq.n	800223e <__aeabi_dsub+0x12a>
 8002234:	1d38      	adds	r0, r7, #4
 8002236:	42b8      	cmp	r0, r7
 8002238:	41bf      	sbcs	r7, r7
 800223a:	427f      	negs	r7, r7
 800223c:	19e4      	adds	r4, r4, r7
 800223e:	0223      	lsls	r3, r4, #8
 8002240:	d400      	bmi.n	8002244 <__aeabi_dsub+0x130>
 8002242:	e368      	b.n	8002916 <__aeabi_dsub+0x802>
 8002244:	4b8c      	ldr	r3, [pc, #560]	@ (8002478 <__aeabi_dsub+0x364>)
 8002246:	3501      	adds	r5, #1
 8002248:	429d      	cmp	r5, r3
 800224a:	d100      	bne.n	800224e <__aeabi_dsub+0x13a>
 800224c:	e0f4      	b.n	8002438 <__aeabi_dsub+0x324>
 800224e:	4b8b      	ldr	r3, [pc, #556]	@ (800247c <__aeabi_dsub+0x368>)
 8002250:	056d      	lsls	r5, r5, #21
 8002252:	401c      	ands	r4, r3
 8002254:	0d6d      	lsrs	r5, r5, #21
 8002256:	0767      	lsls	r7, r4, #29
 8002258:	08c0      	lsrs	r0, r0, #3
 800225a:	0264      	lsls	r4, r4, #9
 800225c:	4307      	orrs	r7, r0
 800225e:	0b24      	lsrs	r4, r4, #12
 8002260:	e0ec      	b.n	800243c <__aeabi_dsub+0x328>
 8002262:	2b00      	cmp	r3, #0
 8002264:	dc00      	bgt.n	8002268 <__aeabi_dsub+0x154>
 8002266:	e329      	b.n	80028bc <__aeabi_dsub+0x7a8>
 8002268:	4649      	mov	r1, r9
 800226a:	2900      	cmp	r1, #0
 800226c:	d000      	beq.n	8002270 <__aeabi_dsub+0x15c>
 800226e:	e0d6      	b.n	800241e <__aeabi_dsub+0x30a>
 8002270:	4659      	mov	r1, fp
 8002272:	4311      	orrs	r1, r2
 8002274:	d100      	bne.n	8002278 <__aeabi_dsub+0x164>
 8002276:	e12e      	b.n	80024d6 <__aeabi_dsub+0x3c2>
 8002278:	1e59      	subs	r1, r3, #1
 800227a:	2b01      	cmp	r3, #1
 800227c:	d100      	bne.n	8002280 <__aeabi_dsub+0x16c>
 800227e:	e1e6      	b.n	800264e <__aeabi_dsub+0x53a>
 8002280:	42bb      	cmp	r3, r7
 8002282:	d100      	bne.n	8002286 <__aeabi_dsub+0x172>
 8002284:	e182      	b.n	800258c <__aeabi_dsub+0x478>
 8002286:	2701      	movs	r7, #1
 8002288:	000b      	movs	r3, r1
 800228a:	2938      	cmp	r1, #56	@ 0x38
 800228c:	dc14      	bgt.n	80022b8 <__aeabi_dsub+0x1a4>
 800228e:	2b1f      	cmp	r3, #31
 8002290:	dd00      	ble.n	8002294 <__aeabi_dsub+0x180>
 8002292:	e23c      	b.n	800270e <__aeabi_dsub+0x5fa>
 8002294:	2720      	movs	r7, #32
 8002296:	1af9      	subs	r1, r7, r3
 8002298:	468c      	mov	ip, r1
 800229a:	4659      	mov	r1, fp
 800229c:	4667      	mov	r7, ip
 800229e:	40b9      	lsls	r1, r7
 80022a0:	000f      	movs	r7, r1
 80022a2:	0011      	movs	r1, r2
 80022a4:	40d9      	lsrs	r1, r3
 80022a6:	430f      	orrs	r7, r1
 80022a8:	4661      	mov	r1, ip
 80022aa:	408a      	lsls	r2, r1
 80022ac:	1e51      	subs	r1, r2, #1
 80022ae:	418a      	sbcs	r2, r1
 80022b0:	4659      	mov	r1, fp
 80022b2:	40d9      	lsrs	r1, r3
 80022b4:	4317      	orrs	r7, r2
 80022b6:	1864      	adds	r4, r4, r1
 80022b8:	183f      	adds	r7, r7, r0
 80022ba:	4287      	cmp	r7, r0
 80022bc:	4180      	sbcs	r0, r0
 80022be:	4240      	negs	r0, r0
 80022c0:	1824      	adds	r4, r4, r0
 80022c2:	0223      	lsls	r3, r4, #8
 80022c4:	d400      	bmi.n	80022c8 <__aeabi_dsub+0x1b4>
 80022c6:	e0c6      	b.n	8002456 <__aeabi_dsub+0x342>
 80022c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002478 <__aeabi_dsub+0x364>)
 80022ca:	3501      	adds	r5, #1
 80022cc:	429d      	cmp	r5, r3
 80022ce:	d100      	bne.n	80022d2 <__aeabi_dsub+0x1be>
 80022d0:	e0b2      	b.n	8002438 <__aeabi_dsub+0x324>
 80022d2:	2101      	movs	r1, #1
 80022d4:	4b69      	ldr	r3, [pc, #420]	@ (800247c <__aeabi_dsub+0x368>)
 80022d6:	087a      	lsrs	r2, r7, #1
 80022d8:	401c      	ands	r4, r3
 80022da:	4039      	ands	r1, r7
 80022dc:	430a      	orrs	r2, r1
 80022de:	07e7      	lsls	r7, r4, #31
 80022e0:	4317      	orrs	r7, r2
 80022e2:	0864      	lsrs	r4, r4, #1
 80022e4:	e79e      	b.n	8002224 <__aeabi_dsub+0x110>
 80022e6:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <__aeabi_dsub+0x36c>)
 80022e8:	4311      	orrs	r1, r2
 80022ea:	468a      	mov	sl, r1
 80022ec:	18eb      	adds	r3, r5, r3
 80022ee:	2900      	cmp	r1, #0
 80022f0:	d028      	beq.n	8002344 <__aeabi_dsub+0x230>
 80022f2:	4566      	cmp	r6, ip
 80022f4:	d02c      	beq.n	8002350 <__aeabi_dsub+0x23c>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d05b      	beq.n	80023b2 <__aeabi_dsub+0x29e>
 80022fa:	2d00      	cmp	r5, #0
 80022fc:	d100      	bne.n	8002300 <__aeabi_dsub+0x1ec>
 80022fe:	e12c      	b.n	800255a <__aeabi_dsub+0x446>
 8002300:	465b      	mov	r3, fp
 8002302:	4666      	mov	r6, ip
 8002304:	075f      	lsls	r7, r3, #29
 8002306:	08d2      	lsrs	r2, r2, #3
 8002308:	4317      	orrs	r7, r2
 800230a:	08dd      	lsrs	r5, r3, #3
 800230c:	003b      	movs	r3, r7
 800230e:	432b      	orrs	r3, r5
 8002310:	d100      	bne.n	8002314 <__aeabi_dsub+0x200>
 8002312:	e0e2      	b.n	80024da <__aeabi_dsub+0x3c6>
 8002314:	2480      	movs	r4, #128	@ 0x80
 8002316:	0324      	lsls	r4, r4, #12
 8002318:	432c      	orrs	r4, r5
 800231a:	0324      	lsls	r4, r4, #12
 800231c:	4d56      	ldr	r5, [pc, #344]	@ (8002478 <__aeabi_dsub+0x364>)
 800231e:	0b24      	lsrs	r4, r4, #12
 8002320:	e08c      	b.n	800243c <__aeabi_dsub+0x328>
 8002322:	4659      	mov	r1, fp
 8002324:	4311      	orrs	r1, r2
 8002326:	d100      	bne.n	800232a <__aeabi_dsub+0x216>
 8002328:	e0d5      	b.n	80024d6 <__aeabi_dsub+0x3c2>
 800232a:	1e59      	subs	r1, r3, #1
 800232c:	2b01      	cmp	r3, #1
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x21e>
 8002330:	e1b9      	b.n	80026a6 <__aeabi_dsub+0x592>
 8002332:	42bb      	cmp	r3, r7
 8002334:	d100      	bne.n	8002338 <__aeabi_dsub+0x224>
 8002336:	e1b1      	b.n	800269c <__aeabi_dsub+0x588>
 8002338:	2701      	movs	r7, #1
 800233a:	000b      	movs	r3, r1
 800233c:	2938      	cmp	r1, #56	@ 0x38
 800233e:	dd00      	ble.n	8002342 <__aeabi_dsub+0x22e>
 8002340:	e740      	b.n	80021c4 <__aeabi_dsub+0xb0>
 8002342:	e72a      	b.n	800219a <__aeabi_dsub+0x86>
 8002344:	4661      	mov	r1, ip
 8002346:	2701      	movs	r7, #1
 8002348:	4079      	eors	r1, r7
 800234a:	468c      	mov	ip, r1
 800234c:	4566      	cmp	r6, ip
 800234e:	d1d2      	bne.n	80022f6 <__aeabi_dsub+0x1e2>
 8002350:	2b00      	cmp	r3, #0
 8002352:	d100      	bne.n	8002356 <__aeabi_dsub+0x242>
 8002354:	e0c5      	b.n	80024e2 <__aeabi_dsub+0x3ce>
 8002356:	2d00      	cmp	r5, #0
 8002358:	d000      	beq.n	800235c <__aeabi_dsub+0x248>
 800235a:	e155      	b.n	8002608 <__aeabi_dsub+0x4f4>
 800235c:	464b      	mov	r3, r9
 800235e:	0025      	movs	r5, r4
 8002360:	4305      	orrs	r5, r0
 8002362:	d100      	bne.n	8002366 <__aeabi_dsub+0x252>
 8002364:	e212      	b.n	800278c <__aeabi_dsub+0x678>
 8002366:	1e59      	subs	r1, r3, #1
 8002368:	468c      	mov	ip, r1
 800236a:	2b01      	cmp	r3, #1
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x25c>
 800236e:	e249      	b.n	8002804 <__aeabi_dsub+0x6f0>
 8002370:	4d41      	ldr	r5, [pc, #260]	@ (8002478 <__aeabi_dsub+0x364>)
 8002372:	42ab      	cmp	r3, r5
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x264>
 8002376:	e28f      	b.n	8002898 <__aeabi_dsub+0x784>
 8002378:	2701      	movs	r7, #1
 800237a:	2938      	cmp	r1, #56	@ 0x38
 800237c:	dc11      	bgt.n	80023a2 <__aeabi_dsub+0x28e>
 800237e:	4663      	mov	r3, ip
 8002380:	2b1f      	cmp	r3, #31
 8002382:	dd00      	ble.n	8002386 <__aeabi_dsub+0x272>
 8002384:	e25b      	b.n	800283e <__aeabi_dsub+0x72a>
 8002386:	4661      	mov	r1, ip
 8002388:	2320      	movs	r3, #32
 800238a:	0027      	movs	r7, r4
 800238c:	1a5b      	subs	r3, r3, r1
 800238e:	0005      	movs	r5, r0
 8002390:	4098      	lsls	r0, r3
 8002392:	409f      	lsls	r7, r3
 8002394:	40cd      	lsrs	r5, r1
 8002396:	1e43      	subs	r3, r0, #1
 8002398:	4198      	sbcs	r0, r3
 800239a:	40cc      	lsrs	r4, r1
 800239c:	432f      	orrs	r7, r5
 800239e:	4307      	orrs	r7, r0
 80023a0:	44a3      	add	fp, r4
 80023a2:	18bf      	adds	r7, r7, r2
 80023a4:	4297      	cmp	r7, r2
 80023a6:	4192      	sbcs	r2, r2
 80023a8:	4252      	negs	r2, r2
 80023aa:	445a      	add	r2, fp
 80023ac:	0014      	movs	r4, r2
 80023ae:	464d      	mov	r5, r9
 80023b0:	e787      	b.n	80022c2 <__aeabi_dsub+0x1ae>
 80023b2:	4f34      	ldr	r7, [pc, #208]	@ (8002484 <__aeabi_dsub+0x370>)
 80023b4:	1c6b      	adds	r3, r5, #1
 80023b6:	423b      	tst	r3, r7
 80023b8:	d000      	beq.n	80023bc <__aeabi_dsub+0x2a8>
 80023ba:	e0b6      	b.n	800252a <__aeabi_dsub+0x416>
 80023bc:	4659      	mov	r1, fp
 80023be:	0023      	movs	r3, r4
 80023c0:	4311      	orrs	r1, r2
 80023c2:	000f      	movs	r7, r1
 80023c4:	4303      	orrs	r3, r0
 80023c6:	2d00      	cmp	r5, #0
 80023c8:	d000      	beq.n	80023cc <__aeabi_dsub+0x2b8>
 80023ca:	e126      	b.n	800261a <__aeabi_dsub+0x506>
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x2be>
 80023d0:	e1c0      	b.n	8002754 <__aeabi_dsub+0x640>
 80023d2:	2900      	cmp	r1, #0
 80023d4:	d100      	bne.n	80023d8 <__aeabi_dsub+0x2c4>
 80023d6:	e0a1      	b.n	800251c <__aeabi_dsub+0x408>
 80023d8:	1a83      	subs	r3, r0, r2
 80023da:	4698      	mov	r8, r3
 80023dc:	465b      	mov	r3, fp
 80023de:	4540      	cmp	r0, r8
 80023e0:	41ad      	sbcs	r5, r5
 80023e2:	1ae3      	subs	r3, r4, r3
 80023e4:	426d      	negs	r5, r5
 80023e6:	1b5b      	subs	r3, r3, r5
 80023e8:	2580      	movs	r5, #128	@ 0x80
 80023ea:	042d      	lsls	r5, r5, #16
 80023ec:	422b      	tst	r3, r5
 80023ee:	d100      	bne.n	80023f2 <__aeabi_dsub+0x2de>
 80023f0:	e14b      	b.n	800268a <__aeabi_dsub+0x576>
 80023f2:	465b      	mov	r3, fp
 80023f4:	1a10      	subs	r0, r2, r0
 80023f6:	4282      	cmp	r2, r0
 80023f8:	4192      	sbcs	r2, r2
 80023fa:	1b1c      	subs	r4, r3, r4
 80023fc:	0007      	movs	r7, r0
 80023fe:	2601      	movs	r6, #1
 8002400:	4663      	mov	r3, ip
 8002402:	4252      	negs	r2, r2
 8002404:	1aa4      	subs	r4, r4, r2
 8002406:	4327      	orrs	r7, r4
 8002408:	401e      	ands	r6, r3
 800240a:	2f00      	cmp	r7, #0
 800240c:	d100      	bne.n	8002410 <__aeabi_dsub+0x2fc>
 800240e:	e142      	b.n	8002696 <__aeabi_dsub+0x582>
 8002410:	422c      	tst	r4, r5
 8002412:	d100      	bne.n	8002416 <__aeabi_dsub+0x302>
 8002414:	e26d      	b.n	80028f2 <__aeabi_dsub+0x7de>
 8002416:	4b19      	ldr	r3, [pc, #100]	@ (800247c <__aeabi_dsub+0x368>)
 8002418:	2501      	movs	r5, #1
 800241a:	401c      	ands	r4, r3
 800241c:	e71b      	b.n	8002256 <__aeabi_dsub+0x142>
 800241e:	42bd      	cmp	r5, r7
 8002420:	d100      	bne.n	8002424 <__aeabi_dsub+0x310>
 8002422:	e13b      	b.n	800269c <__aeabi_dsub+0x588>
 8002424:	2701      	movs	r7, #1
 8002426:	2b38      	cmp	r3, #56	@ 0x38
 8002428:	dd00      	ble.n	800242c <__aeabi_dsub+0x318>
 800242a:	e745      	b.n	80022b8 <__aeabi_dsub+0x1a4>
 800242c:	2780      	movs	r7, #128	@ 0x80
 800242e:	4659      	mov	r1, fp
 8002430:	043f      	lsls	r7, r7, #16
 8002432:	4339      	orrs	r1, r7
 8002434:	468b      	mov	fp, r1
 8002436:	e72a      	b.n	800228e <__aeabi_dsub+0x17a>
 8002438:	2400      	movs	r4, #0
 800243a:	2700      	movs	r7, #0
 800243c:	052d      	lsls	r5, r5, #20
 800243e:	4325      	orrs	r5, r4
 8002440:	07f6      	lsls	r6, r6, #31
 8002442:	4335      	orrs	r5, r6
 8002444:	0038      	movs	r0, r7
 8002446:	0029      	movs	r1, r5
 8002448:	b003      	add	sp, #12
 800244a:	bcf0      	pop	{r4, r5, r6, r7}
 800244c:	46bb      	mov	fp, r7
 800244e:	46b2      	mov	sl, r6
 8002450:	46a9      	mov	r9, r5
 8002452:	46a0      	mov	r8, r4
 8002454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002456:	077b      	lsls	r3, r7, #29
 8002458:	d004      	beq.n	8002464 <__aeabi_dsub+0x350>
 800245a:	230f      	movs	r3, #15
 800245c:	403b      	ands	r3, r7
 800245e:	2b04      	cmp	r3, #4
 8002460:	d000      	beq.n	8002464 <__aeabi_dsub+0x350>
 8002462:	e6e7      	b.n	8002234 <__aeabi_dsub+0x120>
 8002464:	002b      	movs	r3, r5
 8002466:	08f8      	lsrs	r0, r7, #3
 8002468:	4a03      	ldr	r2, [pc, #12]	@ (8002478 <__aeabi_dsub+0x364>)
 800246a:	0767      	lsls	r7, r4, #29
 800246c:	4307      	orrs	r7, r0
 800246e:	08e5      	lsrs	r5, r4, #3
 8002470:	4293      	cmp	r3, r2
 8002472:	d100      	bne.n	8002476 <__aeabi_dsub+0x362>
 8002474:	e74a      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002476:	e0a5      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002478:	000007ff 	.word	0x000007ff
 800247c:	ff7fffff 	.word	0xff7fffff
 8002480:	fffff801 	.word	0xfffff801
 8002484:	000007fe 	.word	0x000007fe
 8002488:	0038      	movs	r0, r7
 800248a:	f000 fbc7 	bl	8002c1c <__clzsi2>
 800248e:	0003      	movs	r3, r0
 8002490:	3318      	adds	r3, #24
 8002492:	2b1f      	cmp	r3, #31
 8002494:	dc00      	bgt.n	8002498 <__aeabi_dsub+0x384>
 8002496:	e6a7      	b.n	80021e8 <__aeabi_dsub+0xd4>
 8002498:	003a      	movs	r2, r7
 800249a:	3808      	subs	r0, #8
 800249c:	4082      	lsls	r2, r0
 800249e:	429d      	cmp	r5, r3
 80024a0:	dd00      	ble.n	80024a4 <__aeabi_dsub+0x390>
 80024a2:	e08a      	b.n	80025ba <__aeabi_dsub+0x4a6>
 80024a4:	1b5b      	subs	r3, r3, r5
 80024a6:	1c58      	adds	r0, r3, #1
 80024a8:	281f      	cmp	r0, #31
 80024aa:	dc00      	bgt.n	80024ae <__aeabi_dsub+0x39a>
 80024ac:	e1d8      	b.n	8002860 <__aeabi_dsub+0x74c>
 80024ae:	0017      	movs	r7, r2
 80024b0:	3b1f      	subs	r3, #31
 80024b2:	40df      	lsrs	r7, r3
 80024b4:	2820      	cmp	r0, #32
 80024b6:	d005      	beq.n	80024c4 <__aeabi_dsub+0x3b0>
 80024b8:	2340      	movs	r3, #64	@ 0x40
 80024ba:	1a1b      	subs	r3, r3, r0
 80024bc:	409a      	lsls	r2, r3
 80024be:	1e53      	subs	r3, r2, #1
 80024c0:	419a      	sbcs	r2, r3
 80024c2:	4317      	orrs	r7, r2
 80024c4:	2500      	movs	r5, #0
 80024c6:	2f00      	cmp	r7, #0
 80024c8:	d100      	bne.n	80024cc <__aeabi_dsub+0x3b8>
 80024ca:	e0e5      	b.n	8002698 <__aeabi_dsub+0x584>
 80024cc:	077b      	lsls	r3, r7, #29
 80024ce:	d000      	beq.n	80024d2 <__aeabi_dsub+0x3be>
 80024d0:	e6ab      	b.n	800222a <__aeabi_dsub+0x116>
 80024d2:	002c      	movs	r4, r5
 80024d4:	e7c6      	b.n	8002464 <__aeabi_dsub+0x350>
 80024d6:	08c0      	lsrs	r0, r0, #3
 80024d8:	e7c6      	b.n	8002468 <__aeabi_dsub+0x354>
 80024da:	2700      	movs	r7, #0
 80024dc:	2400      	movs	r4, #0
 80024de:	4dd1      	ldr	r5, [pc, #836]	@ (8002824 <__aeabi_dsub+0x710>)
 80024e0:	e7ac      	b.n	800243c <__aeabi_dsub+0x328>
 80024e2:	4fd1      	ldr	r7, [pc, #836]	@ (8002828 <__aeabi_dsub+0x714>)
 80024e4:	1c6b      	adds	r3, r5, #1
 80024e6:	423b      	tst	r3, r7
 80024e8:	d171      	bne.n	80025ce <__aeabi_dsub+0x4ba>
 80024ea:	0023      	movs	r3, r4
 80024ec:	4303      	orrs	r3, r0
 80024ee:	2d00      	cmp	r5, #0
 80024f0:	d000      	beq.n	80024f4 <__aeabi_dsub+0x3e0>
 80024f2:	e14e      	b.n	8002792 <__aeabi_dsub+0x67e>
 80024f4:	4657      	mov	r7, sl
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d100      	bne.n	80024fc <__aeabi_dsub+0x3e8>
 80024fa:	e1b5      	b.n	8002868 <__aeabi_dsub+0x754>
 80024fc:	2f00      	cmp	r7, #0
 80024fe:	d00d      	beq.n	800251c <__aeabi_dsub+0x408>
 8002500:	1883      	adds	r3, r0, r2
 8002502:	4283      	cmp	r3, r0
 8002504:	4180      	sbcs	r0, r0
 8002506:	445c      	add	r4, fp
 8002508:	4240      	negs	r0, r0
 800250a:	1824      	adds	r4, r4, r0
 800250c:	0222      	lsls	r2, r4, #8
 800250e:	d500      	bpl.n	8002512 <__aeabi_dsub+0x3fe>
 8002510:	e1c8      	b.n	80028a4 <__aeabi_dsub+0x790>
 8002512:	001f      	movs	r7, r3
 8002514:	4698      	mov	r8, r3
 8002516:	4327      	orrs	r7, r4
 8002518:	d100      	bne.n	800251c <__aeabi_dsub+0x408>
 800251a:	e0bc      	b.n	8002696 <__aeabi_dsub+0x582>
 800251c:	4643      	mov	r3, r8
 800251e:	0767      	lsls	r7, r4, #29
 8002520:	08db      	lsrs	r3, r3, #3
 8002522:	431f      	orrs	r7, r3
 8002524:	08e5      	lsrs	r5, r4, #3
 8002526:	2300      	movs	r3, #0
 8002528:	e04c      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 800252a:	1a83      	subs	r3, r0, r2
 800252c:	4698      	mov	r8, r3
 800252e:	465b      	mov	r3, fp
 8002530:	4540      	cmp	r0, r8
 8002532:	41bf      	sbcs	r7, r7
 8002534:	1ae3      	subs	r3, r4, r3
 8002536:	427f      	negs	r7, r7
 8002538:	1bdb      	subs	r3, r3, r7
 800253a:	021f      	lsls	r7, r3, #8
 800253c:	d47c      	bmi.n	8002638 <__aeabi_dsub+0x524>
 800253e:	4647      	mov	r7, r8
 8002540:	431f      	orrs	r7, r3
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x432>
 8002544:	e0a6      	b.n	8002694 <__aeabi_dsub+0x580>
 8002546:	001c      	movs	r4, r3
 8002548:	4647      	mov	r7, r8
 800254a:	e645      	b.n	80021d8 <__aeabi_dsub+0xc4>
 800254c:	4cb7      	ldr	r4, [pc, #732]	@ (800282c <__aeabi_dsub+0x718>)
 800254e:	1aed      	subs	r5, r5, r3
 8002550:	4014      	ands	r4, r2
 8002552:	077b      	lsls	r3, r7, #29
 8002554:	d000      	beq.n	8002558 <__aeabi_dsub+0x444>
 8002556:	e780      	b.n	800245a <__aeabi_dsub+0x346>
 8002558:	e784      	b.n	8002464 <__aeabi_dsub+0x350>
 800255a:	464b      	mov	r3, r9
 800255c:	0025      	movs	r5, r4
 800255e:	4305      	orrs	r5, r0
 8002560:	d066      	beq.n	8002630 <__aeabi_dsub+0x51c>
 8002562:	1e5f      	subs	r7, r3, #1
 8002564:	2b01      	cmp	r3, #1
 8002566:	d100      	bne.n	800256a <__aeabi_dsub+0x456>
 8002568:	e0fc      	b.n	8002764 <__aeabi_dsub+0x650>
 800256a:	4dae      	ldr	r5, [pc, #696]	@ (8002824 <__aeabi_dsub+0x710>)
 800256c:	42ab      	cmp	r3, r5
 800256e:	d100      	bne.n	8002572 <__aeabi_dsub+0x45e>
 8002570:	e15e      	b.n	8002830 <__aeabi_dsub+0x71c>
 8002572:	4666      	mov	r6, ip
 8002574:	2f38      	cmp	r7, #56	@ 0x38
 8002576:	dc00      	bgt.n	800257a <__aeabi_dsub+0x466>
 8002578:	e0b4      	b.n	80026e4 <__aeabi_dsub+0x5d0>
 800257a:	2001      	movs	r0, #1
 800257c:	1a17      	subs	r7, r2, r0
 800257e:	42ba      	cmp	r2, r7
 8002580:	4192      	sbcs	r2, r2
 8002582:	465b      	mov	r3, fp
 8002584:	4252      	negs	r2, r2
 8002586:	464d      	mov	r5, r9
 8002588:	1a9c      	subs	r4, r3, r2
 800258a:	e620      	b.n	80021ce <__aeabi_dsub+0xba>
 800258c:	0767      	lsls	r7, r4, #29
 800258e:	08c0      	lsrs	r0, r0, #3
 8002590:	4307      	orrs	r7, r0
 8002592:	08e5      	lsrs	r5, r4, #3
 8002594:	e6ba      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002596:	001f      	movs	r7, r3
 8002598:	4659      	mov	r1, fp
 800259a:	3f20      	subs	r7, #32
 800259c:	40f9      	lsrs	r1, r7
 800259e:	000f      	movs	r7, r1
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d005      	beq.n	80025b0 <__aeabi_dsub+0x49c>
 80025a4:	2140      	movs	r1, #64	@ 0x40
 80025a6:	1acb      	subs	r3, r1, r3
 80025a8:	4659      	mov	r1, fp
 80025aa:	4099      	lsls	r1, r3
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4692      	mov	sl, r2
 80025b0:	4653      	mov	r3, sl
 80025b2:	1e5a      	subs	r2, r3, #1
 80025b4:	4193      	sbcs	r3, r2
 80025b6:	431f      	orrs	r7, r3
 80025b8:	e604      	b.n	80021c4 <__aeabi_dsub+0xb0>
 80025ba:	1aeb      	subs	r3, r5, r3
 80025bc:	4d9b      	ldr	r5, [pc, #620]	@ (800282c <__aeabi_dsub+0x718>)
 80025be:	4015      	ands	r5, r2
 80025c0:	076f      	lsls	r7, r5, #29
 80025c2:	08ed      	lsrs	r5, r5, #3
 80025c4:	032c      	lsls	r4, r5, #12
 80025c6:	055d      	lsls	r5, r3, #21
 80025c8:	0b24      	lsrs	r4, r4, #12
 80025ca:	0d6d      	lsrs	r5, r5, #21
 80025cc:	e736      	b.n	800243c <__aeabi_dsub+0x328>
 80025ce:	4d95      	ldr	r5, [pc, #596]	@ (8002824 <__aeabi_dsub+0x710>)
 80025d0:	42ab      	cmp	r3, r5
 80025d2:	d100      	bne.n	80025d6 <__aeabi_dsub+0x4c2>
 80025d4:	e0d6      	b.n	8002784 <__aeabi_dsub+0x670>
 80025d6:	1882      	adds	r2, r0, r2
 80025d8:	0021      	movs	r1, r4
 80025da:	4282      	cmp	r2, r0
 80025dc:	4180      	sbcs	r0, r0
 80025de:	4459      	add	r1, fp
 80025e0:	4240      	negs	r0, r0
 80025e2:	1808      	adds	r0, r1, r0
 80025e4:	07c7      	lsls	r7, r0, #31
 80025e6:	0852      	lsrs	r2, r2, #1
 80025e8:	4317      	orrs	r7, r2
 80025ea:	0844      	lsrs	r4, r0, #1
 80025ec:	0752      	lsls	r2, r2, #29
 80025ee:	d400      	bmi.n	80025f2 <__aeabi_dsub+0x4de>
 80025f0:	e185      	b.n	80028fe <__aeabi_dsub+0x7ea>
 80025f2:	220f      	movs	r2, #15
 80025f4:	001d      	movs	r5, r3
 80025f6:	403a      	ands	r2, r7
 80025f8:	2a04      	cmp	r2, #4
 80025fa:	d000      	beq.n	80025fe <__aeabi_dsub+0x4ea>
 80025fc:	e61a      	b.n	8002234 <__aeabi_dsub+0x120>
 80025fe:	08ff      	lsrs	r7, r7, #3
 8002600:	0764      	lsls	r4, r4, #29
 8002602:	4327      	orrs	r7, r4
 8002604:	0905      	lsrs	r5, r0, #4
 8002606:	e7dd      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002608:	465b      	mov	r3, fp
 800260a:	08d2      	lsrs	r2, r2, #3
 800260c:	075f      	lsls	r7, r3, #29
 800260e:	4317      	orrs	r7, r2
 8002610:	08dd      	lsrs	r5, r3, #3
 8002612:	e67b      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002614:	2700      	movs	r7, #0
 8002616:	2400      	movs	r4, #0
 8002618:	e710      	b.n	800243c <__aeabi_dsub+0x328>
 800261a:	2b00      	cmp	r3, #0
 800261c:	d000      	beq.n	8002620 <__aeabi_dsub+0x50c>
 800261e:	e0d6      	b.n	80027ce <__aeabi_dsub+0x6ba>
 8002620:	2900      	cmp	r1, #0
 8002622:	d000      	beq.n	8002626 <__aeabi_dsub+0x512>
 8002624:	e12f      	b.n	8002886 <__aeabi_dsub+0x772>
 8002626:	2480      	movs	r4, #128	@ 0x80
 8002628:	2600      	movs	r6, #0
 800262a:	4d7e      	ldr	r5, [pc, #504]	@ (8002824 <__aeabi_dsub+0x710>)
 800262c:	0324      	lsls	r4, r4, #12
 800262e:	e705      	b.n	800243c <__aeabi_dsub+0x328>
 8002630:	4666      	mov	r6, ip
 8002632:	465c      	mov	r4, fp
 8002634:	08d0      	lsrs	r0, r2, #3
 8002636:	e717      	b.n	8002468 <__aeabi_dsub+0x354>
 8002638:	465b      	mov	r3, fp
 800263a:	1a17      	subs	r7, r2, r0
 800263c:	42ba      	cmp	r2, r7
 800263e:	4192      	sbcs	r2, r2
 8002640:	1b1c      	subs	r4, r3, r4
 8002642:	2601      	movs	r6, #1
 8002644:	4663      	mov	r3, ip
 8002646:	4252      	negs	r2, r2
 8002648:	1aa4      	subs	r4, r4, r2
 800264a:	401e      	ands	r6, r3
 800264c:	e5c4      	b.n	80021d8 <__aeabi_dsub+0xc4>
 800264e:	1883      	adds	r3, r0, r2
 8002650:	4283      	cmp	r3, r0
 8002652:	4180      	sbcs	r0, r0
 8002654:	445c      	add	r4, fp
 8002656:	4240      	negs	r0, r0
 8002658:	1825      	adds	r5, r4, r0
 800265a:	022a      	lsls	r2, r5, #8
 800265c:	d400      	bmi.n	8002660 <__aeabi_dsub+0x54c>
 800265e:	e0da      	b.n	8002816 <__aeabi_dsub+0x702>
 8002660:	4a72      	ldr	r2, [pc, #456]	@ (800282c <__aeabi_dsub+0x718>)
 8002662:	085b      	lsrs	r3, r3, #1
 8002664:	4015      	ands	r5, r2
 8002666:	07ea      	lsls	r2, r5, #31
 8002668:	431a      	orrs	r2, r3
 800266a:	0869      	lsrs	r1, r5, #1
 800266c:	075b      	lsls	r3, r3, #29
 800266e:	d400      	bmi.n	8002672 <__aeabi_dsub+0x55e>
 8002670:	e14a      	b.n	8002908 <__aeabi_dsub+0x7f4>
 8002672:	230f      	movs	r3, #15
 8002674:	4013      	ands	r3, r2
 8002676:	2b04      	cmp	r3, #4
 8002678:	d100      	bne.n	800267c <__aeabi_dsub+0x568>
 800267a:	e0fc      	b.n	8002876 <__aeabi_dsub+0x762>
 800267c:	1d17      	adds	r7, r2, #4
 800267e:	4297      	cmp	r7, r2
 8002680:	41a4      	sbcs	r4, r4
 8002682:	4264      	negs	r4, r4
 8002684:	2502      	movs	r5, #2
 8002686:	1864      	adds	r4, r4, r1
 8002688:	e6ec      	b.n	8002464 <__aeabi_dsub+0x350>
 800268a:	4647      	mov	r7, r8
 800268c:	001c      	movs	r4, r3
 800268e:	431f      	orrs	r7, r3
 8002690:	d000      	beq.n	8002694 <__aeabi_dsub+0x580>
 8002692:	e743      	b.n	800251c <__aeabi_dsub+0x408>
 8002694:	2600      	movs	r6, #0
 8002696:	2500      	movs	r5, #0
 8002698:	2400      	movs	r4, #0
 800269a:	e6cf      	b.n	800243c <__aeabi_dsub+0x328>
 800269c:	08c0      	lsrs	r0, r0, #3
 800269e:	0767      	lsls	r7, r4, #29
 80026a0:	4307      	orrs	r7, r0
 80026a2:	08e5      	lsrs	r5, r4, #3
 80026a4:	e632      	b.n	800230c <__aeabi_dsub+0x1f8>
 80026a6:	1a87      	subs	r7, r0, r2
 80026a8:	465b      	mov	r3, fp
 80026aa:	42b8      	cmp	r0, r7
 80026ac:	4180      	sbcs	r0, r0
 80026ae:	1ae4      	subs	r4, r4, r3
 80026b0:	4240      	negs	r0, r0
 80026b2:	1a24      	subs	r4, r4, r0
 80026b4:	0223      	lsls	r3, r4, #8
 80026b6:	d428      	bmi.n	800270a <__aeabi_dsub+0x5f6>
 80026b8:	0763      	lsls	r3, r4, #29
 80026ba:	08ff      	lsrs	r7, r7, #3
 80026bc:	431f      	orrs	r7, r3
 80026be:	08e5      	lsrs	r5, r4, #3
 80026c0:	2301      	movs	r3, #1
 80026c2:	e77f      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d100      	bne.n	80026ca <__aeabi_dsub+0x5b6>
 80026c8:	e673      	b.n	80023b2 <__aeabi_dsub+0x29e>
 80026ca:	464b      	mov	r3, r9
 80026cc:	1b5f      	subs	r7, r3, r5
 80026ce:	003b      	movs	r3, r7
 80026d0:	2d00      	cmp	r5, #0
 80026d2:	d100      	bne.n	80026d6 <__aeabi_dsub+0x5c2>
 80026d4:	e742      	b.n	800255c <__aeabi_dsub+0x448>
 80026d6:	2f38      	cmp	r7, #56	@ 0x38
 80026d8:	dd00      	ble.n	80026dc <__aeabi_dsub+0x5c8>
 80026da:	e0ec      	b.n	80028b6 <__aeabi_dsub+0x7a2>
 80026dc:	2380      	movs	r3, #128	@ 0x80
 80026de:	000e      	movs	r6, r1
 80026e0:	041b      	lsls	r3, r3, #16
 80026e2:	431c      	orrs	r4, r3
 80026e4:	2f1f      	cmp	r7, #31
 80026e6:	dc25      	bgt.n	8002734 <__aeabi_dsub+0x620>
 80026e8:	2520      	movs	r5, #32
 80026ea:	0023      	movs	r3, r4
 80026ec:	1bed      	subs	r5, r5, r7
 80026ee:	0001      	movs	r1, r0
 80026f0:	40a8      	lsls	r0, r5
 80026f2:	40ab      	lsls	r3, r5
 80026f4:	40f9      	lsrs	r1, r7
 80026f6:	1e45      	subs	r5, r0, #1
 80026f8:	41a8      	sbcs	r0, r5
 80026fa:	430b      	orrs	r3, r1
 80026fc:	40fc      	lsrs	r4, r7
 80026fe:	4318      	orrs	r0, r3
 8002700:	465b      	mov	r3, fp
 8002702:	1b1b      	subs	r3, r3, r4
 8002704:	469b      	mov	fp, r3
 8002706:	e739      	b.n	800257c <__aeabi_dsub+0x468>
 8002708:	4666      	mov	r6, ip
 800270a:	2501      	movs	r5, #1
 800270c:	e562      	b.n	80021d4 <__aeabi_dsub+0xc0>
 800270e:	001f      	movs	r7, r3
 8002710:	4659      	mov	r1, fp
 8002712:	3f20      	subs	r7, #32
 8002714:	40f9      	lsrs	r1, r7
 8002716:	468c      	mov	ip, r1
 8002718:	2b20      	cmp	r3, #32
 800271a:	d005      	beq.n	8002728 <__aeabi_dsub+0x614>
 800271c:	2740      	movs	r7, #64	@ 0x40
 800271e:	4659      	mov	r1, fp
 8002720:	1afb      	subs	r3, r7, r3
 8002722:	4099      	lsls	r1, r3
 8002724:	430a      	orrs	r2, r1
 8002726:	4692      	mov	sl, r2
 8002728:	4657      	mov	r7, sl
 800272a:	1e7b      	subs	r3, r7, #1
 800272c:	419f      	sbcs	r7, r3
 800272e:	4663      	mov	r3, ip
 8002730:	431f      	orrs	r7, r3
 8002732:	e5c1      	b.n	80022b8 <__aeabi_dsub+0x1a4>
 8002734:	003b      	movs	r3, r7
 8002736:	0025      	movs	r5, r4
 8002738:	3b20      	subs	r3, #32
 800273a:	40dd      	lsrs	r5, r3
 800273c:	2f20      	cmp	r7, #32
 800273e:	d004      	beq.n	800274a <__aeabi_dsub+0x636>
 8002740:	2340      	movs	r3, #64	@ 0x40
 8002742:	1bdb      	subs	r3, r3, r7
 8002744:	409c      	lsls	r4, r3
 8002746:	4320      	orrs	r0, r4
 8002748:	4680      	mov	r8, r0
 800274a:	4640      	mov	r0, r8
 800274c:	1e43      	subs	r3, r0, #1
 800274e:	4198      	sbcs	r0, r3
 8002750:	4328      	orrs	r0, r5
 8002752:	e713      	b.n	800257c <__aeabi_dsub+0x468>
 8002754:	2900      	cmp	r1, #0
 8002756:	d09d      	beq.n	8002694 <__aeabi_dsub+0x580>
 8002758:	2601      	movs	r6, #1
 800275a:	4663      	mov	r3, ip
 800275c:	465c      	mov	r4, fp
 800275e:	4690      	mov	r8, r2
 8002760:	401e      	ands	r6, r3
 8002762:	e6db      	b.n	800251c <__aeabi_dsub+0x408>
 8002764:	1a17      	subs	r7, r2, r0
 8002766:	465b      	mov	r3, fp
 8002768:	42ba      	cmp	r2, r7
 800276a:	4192      	sbcs	r2, r2
 800276c:	1b1c      	subs	r4, r3, r4
 800276e:	4252      	negs	r2, r2
 8002770:	1aa4      	subs	r4, r4, r2
 8002772:	0223      	lsls	r3, r4, #8
 8002774:	d4c8      	bmi.n	8002708 <__aeabi_dsub+0x5f4>
 8002776:	0763      	lsls	r3, r4, #29
 8002778:	08ff      	lsrs	r7, r7, #3
 800277a:	431f      	orrs	r7, r3
 800277c:	4666      	mov	r6, ip
 800277e:	2301      	movs	r3, #1
 8002780:	08e5      	lsrs	r5, r4, #3
 8002782:	e71f      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002784:	001d      	movs	r5, r3
 8002786:	2400      	movs	r4, #0
 8002788:	2700      	movs	r7, #0
 800278a:	e657      	b.n	800243c <__aeabi_dsub+0x328>
 800278c:	465c      	mov	r4, fp
 800278e:	08d0      	lsrs	r0, r2, #3
 8002790:	e66a      	b.n	8002468 <__aeabi_dsub+0x354>
 8002792:	2b00      	cmp	r3, #0
 8002794:	d100      	bne.n	8002798 <__aeabi_dsub+0x684>
 8002796:	e737      	b.n	8002608 <__aeabi_dsub+0x4f4>
 8002798:	4653      	mov	r3, sl
 800279a:	08c0      	lsrs	r0, r0, #3
 800279c:	0767      	lsls	r7, r4, #29
 800279e:	4307      	orrs	r7, r0
 80027a0:	08e5      	lsrs	r5, r4, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d100      	bne.n	80027a8 <__aeabi_dsub+0x694>
 80027a6:	e5b1      	b.n	800230c <__aeabi_dsub+0x1f8>
 80027a8:	2380      	movs	r3, #128	@ 0x80
 80027aa:	031b      	lsls	r3, r3, #12
 80027ac:	421d      	tst	r5, r3
 80027ae:	d008      	beq.n	80027c2 <__aeabi_dsub+0x6ae>
 80027b0:	4659      	mov	r1, fp
 80027b2:	08c8      	lsrs	r0, r1, #3
 80027b4:	4218      	tst	r0, r3
 80027b6:	d104      	bne.n	80027c2 <__aeabi_dsub+0x6ae>
 80027b8:	08d2      	lsrs	r2, r2, #3
 80027ba:	0749      	lsls	r1, r1, #29
 80027bc:	430a      	orrs	r2, r1
 80027be:	0017      	movs	r7, r2
 80027c0:	0005      	movs	r5, r0
 80027c2:	0f7b      	lsrs	r3, r7, #29
 80027c4:	00ff      	lsls	r7, r7, #3
 80027c6:	08ff      	lsrs	r7, r7, #3
 80027c8:	075b      	lsls	r3, r3, #29
 80027ca:	431f      	orrs	r7, r3
 80027cc:	e59e      	b.n	800230c <__aeabi_dsub+0x1f8>
 80027ce:	08c0      	lsrs	r0, r0, #3
 80027d0:	0763      	lsls	r3, r4, #29
 80027d2:	4318      	orrs	r0, r3
 80027d4:	08e5      	lsrs	r5, r4, #3
 80027d6:	2900      	cmp	r1, #0
 80027d8:	d053      	beq.n	8002882 <__aeabi_dsub+0x76e>
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	031b      	lsls	r3, r3, #12
 80027de:	421d      	tst	r5, r3
 80027e0:	d00a      	beq.n	80027f8 <__aeabi_dsub+0x6e4>
 80027e2:	4659      	mov	r1, fp
 80027e4:	08cc      	lsrs	r4, r1, #3
 80027e6:	421c      	tst	r4, r3
 80027e8:	d106      	bne.n	80027f8 <__aeabi_dsub+0x6e4>
 80027ea:	2601      	movs	r6, #1
 80027ec:	4663      	mov	r3, ip
 80027ee:	0025      	movs	r5, r4
 80027f0:	08d0      	lsrs	r0, r2, #3
 80027f2:	0749      	lsls	r1, r1, #29
 80027f4:	4308      	orrs	r0, r1
 80027f6:	401e      	ands	r6, r3
 80027f8:	0f47      	lsrs	r7, r0, #29
 80027fa:	00c0      	lsls	r0, r0, #3
 80027fc:	08c0      	lsrs	r0, r0, #3
 80027fe:	077f      	lsls	r7, r7, #29
 8002800:	4307      	orrs	r7, r0
 8002802:	e583      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002804:	1883      	adds	r3, r0, r2
 8002806:	4293      	cmp	r3, r2
 8002808:	4192      	sbcs	r2, r2
 800280a:	445c      	add	r4, fp
 800280c:	4252      	negs	r2, r2
 800280e:	18a5      	adds	r5, r4, r2
 8002810:	022a      	lsls	r2, r5, #8
 8002812:	d500      	bpl.n	8002816 <__aeabi_dsub+0x702>
 8002814:	e724      	b.n	8002660 <__aeabi_dsub+0x54c>
 8002816:	076f      	lsls	r7, r5, #29
 8002818:	08db      	lsrs	r3, r3, #3
 800281a:	431f      	orrs	r7, r3
 800281c:	08ed      	lsrs	r5, r5, #3
 800281e:	2301      	movs	r3, #1
 8002820:	e6d0      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	000007ff 	.word	0x000007ff
 8002828:	000007fe 	.word	0x000007fe
 800282c:	ff7fffff 	.word	0xff7fffff
 8002830:	465b      	mov	r3, fp
 8002832:	08d2      	lsrs	r2, r2, #3
 8002834:	075f      	lsls	r7, r3, #29
 8002836:	4666      	mov	r6, ip
 8002838:	4317      	orrs	r7, r2
 800283a:	08dd      	lsrs	r5, r3, #3
 800283c:	e566      	b.n	800230c <__aeabi_dsub+0x1f8>
 800283e:	0025      	movs	r5, r4
 8002840:	3b20      	subs	r3, #32
 8002842:	40dd      	lsrs	r5, r3
 8002844:	4663      	mov	r3, ip
 8002846:	2b20      	cmp	r3, #32
 8002848:	d005      	beq.n	8002856 <__aeabi_dsub+0x742>
 800284a:	2340      	movs	r3, #64	@ 0x40
 800284c:	4661      	mov	r1, ip
 800284e:	1a5b      	subs	r3, r3, r1
 8002850:	409c      	lsls	r4, r3
 8002852:	4320      	orrs	r0, r4
 8002854:	4680      	mov	r8, r0
 8002856:	4647      	mov	r7, r8
 8002858:	1e7b      	subs	r3, r7, #1
 800285a:	419f      	sbcs	r7, r3
 800285c:	432f      	orrs	r7, r5
 800285e:	e5a0      	b.n	80023a2 <__aeabi_dsub+0x28e>
 8002860:	2120      	movs	r1, #32
 8002862:	2700      	movs	r7, #0
 8002864:	1a09      	subs	r1, r1, r0
 8002866:	e4d2      	b.n	800220e <__aeabi_dsub+0xfa>
 8002868:	2f00      	cmp	r7, #0
 800286a:	d100      	bne.n	800286e <__aeabi_dsub+0x75a>
 800286c:	e713      	b.n	8002696 <__aeabi_dsub+0x582>
 800286e:	465c      	mov	r4, fp
 8002870:	0017      	movs	r7, r2
 8002872:	2500      	movs	r5, #0
 8002874:	e5f6      	b.n	8002464 <__aeabi_dsub+0x350>
 8002876:	08d7      	lsrs	r7, r2, #3
 8002878:	0749      	lsls	r1, r1, #29
 800287a:	2302      	movs	r3, #2
 800287c:	430f      	orrs	r7, r1
 800287e:	092d      	lsrs	r5, r5, #4
 8002880:	e6a0      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002882:	0007      	movs	r7, r0
 8002884:	e542      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002886:	465b      	mov	r3, fp
 8002888:	2601      	movs	r6, #1
 800288a:	075f      	lsls	r7, r3, #29
 800288c:	08dd      	lsrs	r5, r3, #3
 800288e:	4663      	mov	r3, ip
 8002890:	08d2      	lsrs	r2, r2, #3
 8002892:	4317      	orrs	r7, r2
 8002894:	401e      	ands	r6, r3
 8002896:	e539      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002898:	465b      	mov	r3, fp
 800289a:	08d2      	lsrs	r2, r2, #3
 800289c:	075f      	lsls	r7, r3, #29
 800289e:	4317      	orrs	r7, r2
 80028a0:	08dd      	lsrs	r5, r3, #3
 80028a2:	e533      	b.n	800230c <__aeabi_dsub+0x1f8>
 80028a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002920 <__aeabi_dsub+0x80c>)
 80028a6:	08db      	lsrs	r3, r3, #3
 80028a8:	4022      	ands	r2, r4
 80028aa:	0757      	lsls	r7, r2, #29
 80028ac:	0252      	lsls	r2, r2, #9
 80028ae:	2501      	movs	r5, #1
 80028b0:	431f      	orrs	r7, r3
 80028b2:	0b14      	lsrs	r4, r2, #12
 80028b4:	e5c2      	b.n	800243c <__aeabi_dsub+0x328>
 80028b6:	000e      	movs	r6, r1
 80028b8:	2001      	movs	r0, #1
 80028ba:	e65f      	b.n	800257c <__aeabi_dsub+0x468>
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00d      	beq.n	80028dc <__aeabi_dsub+0x7c8>
 80028c0:	464b      	mov	r3, r9
 80028c2:	1b5b      	subs	r3, r3, r5
 80028c4:	469c      	mov	ip, r3
 80028c6:	2d00      	cmp	r5, #0
 80028c8:	d100      	bne.n	80028cc <__aeabi_dsub+0x7b8>
 80028ca:	e548      	b.n	800235e <__aeabi_dsub+0x24a>
 80028cc:	2701      	movs	r7, #1
 80028ce:	2b38      	cmp	r3, #56	@ 0x38
 80028d0:	dd00      	ble.n	80028d4 <__aeabi_dsub+0x7c0>
 80028d2:	e566      	b.n	80023a2 <__aeabi_dsub+0x28e>
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	041b      	lsls	r3, r3, #16
 80028d8:	431c      	orrs	r4, r3
 80028da:	e550      	b.n	800237e <__aeabi_dsub+0x26a>
 80028dc:	1c6b      	adds	r3, r5, #1
 80028de:	4d11      	ldr	r5, [pc, #68]	@ (8002924 <__aeabi_dsub+0x810>)
 80028e0:	422b      	tst	r3, r5
 80028e2:	d000      	beq.n	80028e6 <__aeabi_dsub+0x7d2>
 80028e4:	e673      	b.n	80025ce <__aeabi_dsub+0x4ba>
 80028e6:	4659      	mov	r1, fp
 80028e8:	0023      	movs	r3, r4
 80028ea:	4311      	orrs	r1, r2
 80028ec:	468a      	mov	sl, r1
 80028ee:	4303      	orrs	r3, r0
 80028f0:	e600      	b.n	80024f4 <__aeabi_dsub+0x3e0>
 80028f2:	0767      	lsls	r7, r4, #29
 80028f4:	08c0      	lsrs	r0, r0, #3
 80028f6:	2300      	movs	r3, #0
 80028f8:	4307      	orrs	r7, r0
 80028fa:	08e5      	lsrs	r5, r4, #3
 80028fc:	e662      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 80028fe:	0764      	lsls	r4, r4, #29
 8002900:	08ff      	lsrs	r7, r7, #3
 8002902:	4327      	orrs	r7, r4
 8002904:	0905      	lsrs	r5, r0, #4
 8002906:	e65d      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002908:	08d2      	lsrs	r2, r2, #3
 800290a:	0749      	lsls	r1, r1, #29
 800290c:	4311      	orrs	r1, r2
 800290e:	000f      	movs	r7, r1
 8002910:	2302      	movs	r3, #2
 8002912:	092d      	lsrs	r5, r5, #4
 8002914:	e656      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002916:	0007      	movs	r7, r0
 8002918:	e5a4      	b.n	8002464 <__aeabi_dsub+0x350>
 800291a:	0038      	movs	r0, r7
 800291c:	e48f      	b.n	800223e <__aeabi_dsub+0x12a>
 800291e:	46c0      	nop			@ (mov r8, r8)
 8002920:	ff7fffff 	.word	0xff7fffff
 8002924:	000007fe 	.word	0x000007fe

08002928 <__aeabi_dcmpun>:
 8002928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800292a:	46c6      	mov	lr, r8
 800292c:	031e      	lsls	r6, r3, #12
 800292e:	0b36      	lsrs	r6, r6, #12
 8002930:	46b0      	mov	r8, r6
 8002932:	4e0d      	ldr	r6, [pc, #52]	@ (8002968 <__aeabi_dcmpun+0x40>)
 8002934:	030c      	lsls	r4, r1, #12
 8002936:	004d      	lsls	r5, r1, #1
 8002938:	005f      	lsls	r7, r3, #1
 800293a:	b500      	push	{lr}
 800293c:	0b24      	lsrs	r4, r4, #12
 800293e:	0d6d      	lsrs	r5, r5, #21
 8002940:	0d7f      	lsrs	r7, r7, #21
 8002942:	42b5      	cmp	r5, r6
 8002944:	d00b      	beq.n	800295e <__aeabi_dcmpun+0x36>
 8002946:	4908      	ldr	r1, [pc, #32]	@ (8002968 <__aeabi_dcmpun+0x40>)
 8002948:	2000      	movs	r0, #0
 800294a:	428f      	cmp	r7, r1
 800294c:	d104      	bne.n	8002958 <__aeabi_dcmpun+0x30>
 800294e:	4646      	mov	r6, r8
 8002950:	4316      	orrs	r6, r2
 8002952:	0030      	movs	r0, r6
 8002954:	1e43      	subs	r3, r0, #1
 8002956:	4198      	sbcs	r0, r3
 8002958:	bc80      	pop	{r7}
 800295a:	46b8      	mov	r8, r7
 800295c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800295e:	4304      	orrs	r4, r0
 8002960:	2001      	movs	r0, #1
 8002962:	2c00      	cmp	r4, #0
 8002964:	d1f8      	bne.n	8002958 <__aeabi_dcmpun+0x30>
 8002966:	e7ee      	b.n	8002946 <__aeabi_dcmpun+0x1e>
 8002968:	000007ff 	.word	0x000007ff

0800296c <__aeabi_d2iz>:
 800296c:	000b      	movs	r3, r1
 800296e:	0002      	movs	r2, r0
 8002970:	b570      	push	{r4, r5, r6, lr}
 8002972:	4d16      	ldr	r5, [pc, #88]	@ (80029cc <__aeabi_d2iz+0x60>)
 8002974:	030c      	lsls	r4, r1, #12
 8002976:	b082      	sub	sp, #8
 8002978:	0049      	lsls	r1, r1, #1
 800297a:	2000      	movs	r0, #0
 800297c:	9200      	str	r2, [sp, #0]
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	0b24      	lsrs	r4, r4, #12
 8002982:	0d49      	lsrs	r1, r1, #21
 8002984:	0fde      	lsrs	r6, r3, #31
 8002986:	42a9      	cmp	r1, r5
 8002988:	dd04      	ble.n	8002994 <__aeabi_d2iz+0x28>
 800298a:	4811      	ldr	r0, [pc, #68]	@ (80029d0 <__aeabi_d2iz+0x64>)
 800298c:	4281      	cmp	r1, r0
 800298e:	dd03      	ble.n	8002998 <__aeabi_d2iz+0x2c>
 8002990:	4b10      	ldr	r3, [pc, #64]	@ (80029d4 <__aeabi_d2iz+0x68>)
 8002992:	18f0      	adds	r0, r6, r3
 8002994:	b002      	add	sp, #8
 8002996:	bd70      	pop	{r4, r5, r6, pc}
 8002998:	2080      	movs	r0, #128	@ 0x80
 800299a:	0340      	lsls	r0, r0, #13
 800299c:	4320      	orrs	r0, r4
 800299e:	4c0e      	ldr	r4, [pc, #56]	@ (80029d8 <__aeabi_d2iz+0x6c>)
 80029a0:	1a64      	subs	r4, r4, r1
 80029a2:	2c1f      	cmp	r4, #31
 80029a4:	dd08      	ble.n	80029b8 <__aeabi_d2iz+0x4c>
 80029a6:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <__aeabi_d2iz+0x70>)
 80029a8:	1a5b      	subs	r3, r3, r1
 80029aa:	40d8      	lsrs	r0, r3
 80029ac:	0003      	movs	r3, r0
 80029ae:	4258      	negs	r0, r3
 80029b0:	2e00      	cmp	r6, #0
 80029b2:	d1ef      	bne.n	8002994 <__aeabi_d2iz+0x28>
 80029b4:	0018      	movs	r0, r3
 80029b6:	e7ed      	b.n	8002994 <__aeabi_d2iz+0x28>
 80029b8:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <__aeabi_d2iz+0x74>)
 80029ba:	9a00      	ldr	r2, [sp, #0]
 80029bc:	469c      	mov	ip, r3
 80029be:	0003      	movs	r3, r0
 80029c0:	4461      	add	r1, ip
 80029c2:	408b      	lsls	r3, r1
 80029c4:	40e2      	lsrs	r2, r4
 80029c6:	4313      	orrs	r3, r2
 80029c8:	e7f1      	b.n	80029ae <__aeabi_d2iz+0x42>
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	000003fe 	.word	0x000003fe
 80029d0:	0000041d 	.word	0x0000041d
 80029d4:	7fffffff 	.word	0x7fffffff
 80029d8:	00000433 	.word	0x00000433
 80029dc:	00000413 	.word	0x00000413
 80029e0:	fffffbed 	.word	0xfffffbed

080029e4 <__aeabi_i2d>:
 80029e4:	b570      	push	{r4, r5, r6, lr}
 80029e6:	2800      	cmp	r0, #0
 80029e8:	d016      	beq.n	8002a18 <__aeabi_i2d+0x34>
 80029ea:	17c3      	asrs	r3, r0, #31
 80029ec:	18c5      	adds	r5, r0, r3
 80029ee:	405d      	eors	r5, r3
 80029f0:	0fc4      	lsrs	r4, r0, #31
 80029f2:	0028      	movs	r0, r5
 80029f4:	f000 f912 	bl	8002c1c <__clzsi2>
 80029f8:	4b10      	ldr	r3, [pc, #64]	@ (8002a3c <__aeabi_i2d+0x58>)
 80029fa:	1a1b      	subs	r3, r3, r0
 80029fc:	055b      	lsls	r3, r3, #21
 80029fe:	0d5b      	lsrs	r3, r3, #21
 8002a00:	280a      	cmp	r0, #10
 8002a02:	dc14      	bgt.n	8002a2e <__aeabi_i2d+0x4a>
 8002a04:	0002      	movs	r2, r0
 8002a06:	002e      	movs	r6, r5
 8002a08:	3215      	adds	r2, #21
 8002a0a:	4096      	lsls	r6, r2
 8002a0c:	220b      	movs	r2, #11
 8002a0e:	1a12      	subs	r2, r2, r0
 8002a10:	40d5      	lsrs	r5, r2
 8002a12:	032d      	lsls	r5, r5, #12
 8002a14:	0b2d      	lsrs	r5, r5, #12
 8002a16:	e003      	b.n	8002a20 <__aeabi_i2d+0x3c>
 8002a18:	2400      	movs	r4, #0
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	2600      	movs	r6, #0
 8002a20:	051b      	lsls	r3, r3, #20
 8002a22:	432b      	orrs	r3, r5
 8002a24:	07e4      	lsls	r4, r4, #31
 8002a26:	4323      	orrs	r3, r4
 8002a28:	0030      	movs	r0, r6
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	bd70      	pop	{r4, r5, r6, pc}
 8002a2e:	380b      	subs	r0, #11
 8002a30:	4085      	lsls	r5, r0
 8002a32:	032d      	lsls	r5, r5, #12
 8002a34:	2600      	movs	r6, #0
 8002a36:	0b2d      	lsrs	r5, r5, #12
 8002a38:	e7f2      	b.n	8002a20 <__aeabi_i2d+0x3c>
 8002a3a:	46c0      	nop			@ (mov r8, r8)
 8002a3c:	0000041e 	.word	0x0000041e

08002a40 <__aeabi_ui2d>:
 8002a40:	b510      	push	{r4, lr}
 8002a42:	1e04      	subs	r4, r0, #0
 8002a44:	d010      	beq.n	8002a68 <__aeabi_ui2d+0x28>
 8002a46:	f000 f8e9 	bl	8002c1c <__clzsi2>
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a84 <__aeabi_ui2d+0x44>)
 8002a4c:	1a1b      	subs	r3, r3, r0
 8002a4e:	055b      	lsls	r3, r3, #21
 8002a50:	0d5b      	lsrs	r3, r3, #21
 8002a52:	280a      	cmp	r0, #10
 8002a54:	dc0f      	bgt.n	8002a76 <__aeabi_ui2d+0x36>
 8002a56:	220b      	movs	r2, #11
 8002a58:	0021      	movs	r1, r4
 8002a5a:	1a12      	subs	r2, r2, r0
 8002a5c:	40d1      	lsrs	r1, r2
 8002a5e:	3015      	adds	r0, #21
 8002a60:	030a      	lsls	r2, r1, #12
 8002a62:	4084      	lsls	r4, r0
 8002a64:	0b12      	lsrs	r2, r2, #12
 8002a66:	e001      	b.n	8002a6c <__aeabi_ui2d+0x2c>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	051b      	lsls	r3, r3, #20
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	0020      	movs	r0, r4
 8002a72:	0019      	movs	r1, r3
 8002a74:	bd10      	pop	{r4, pc}
 8002a76:	0022      	movs	r2, r4
 8002a78:	380b      	subs	r0, #11
 8002a7a:	4082      	lsls	r2, r0
 8002a7c:	0312      	lsls	r2, r2, #12
 8002a7e:	2400      	movs	r4, #0
 8002a80:	0b12      	lsrs	r2, r2, #12
 8002a82:	e7f3      	b.n	8002a6c <__aeabi_ui2d+0x2c>
 8002a84:	0000041e 	.word	0x0000041e

08002a88 <__aeabi_f2d>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	0242      	lsls	r2, r0, #9
 8002a8c:	0043      	lsls	r3, r0, #1
 8002a8e:	0fc4      	lsrs	r4, r0, #31
 8002a90:	20fe      	movs	r0, #254	@ 0xfe
 8002a92:	0e1b      	lsrs	r3, r3, #24
 8002a94:	1c59      	adds	r1, r3, #1
 8002a96:	0a55      	lsrs	r5, r2, #9
 8002a98:	4208      	tst	r0, r1
 8002a9a:	d00c      	beq.n	8002ab6 <__aeabi_f2d+0x2e>
 8002a9c:	21e0      	movs	r1, #224	@ 0xe0
 8002a9e:	0089      	lsls	r1, r1, #2
 8002aa0:	468c      	mov	ip, r1
 8002aa2:	076d      	lsls	r5, r5, #29
 8002aa4:	0b12      	lsrs	r2, r2, #12
 8002aa6:	4463      	add	r3, ip
 8002aa8:	051b      	lsls	r3, r3, #20
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	07e4      	lsls	r4, r4, #31
 8002aae:	4323      	orrs	r3, r4
 8002ab0:	0028      	movs	r0, r5
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	bd70      	pop	{r4, r5, r6, pc}
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d114      	bne.n	8002ae4 <__aeabi_f2d+0x5c>
 8002aba:	2d00      	cmp	r5, #0
 8002abc:	d01b      	beq.n	8002af6 <__aeabi_f2d+0x6e>
 8002abe:	0028      	movs	r0, r5
 8002ac0:	f000 f8ac 	bl	8002c1c <__clzsi2>
 8002ac4:	280a      	cmp	r0, #10
 8002ac6:	dc1c      	bgt.n	8002b02 <__aeabi_f2d+0x7a>
 8002ac8:	230b      	movs	r3, #11
 8002aca:	002a      	movs	r2, r5
 8002acc:	1a1b      	subs	r3, r3, r0
 8002ace:	40da      	lsrs	r2, r3
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	3315      	adds	r3, #21
 8002ad4:	409d      	lsls	r5, r3
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <__aeabi_f2d+0x88>)
 8002ad8:	0312      	lsls	r2, r2, #12
 8002ada:	1a1b      	subs	r3, r3, r0
 8002adc:	055b      	lsls	r3, r3, #21
 8002ade:	0b12      	lsrs	r2, r2, #12
 8002ae0:	0d5b      	lsrs	r3, r3, #21
 8002ae2:	e7e1      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002ae4:	2d00      	cmp	r5, #0
 8002ae6:	d009      	beq.n	8002afc <__aeabi_f2d+0x74>
 8002ae8:	0b13      	lsrs	r3, r2, #12
 8002aea:	2280      	movs	r2, #128	@ 0x80
 8002aec:	0312      	lsls	r2, r2, #12
 8002aee:	431a      	orrs	r2, r3
 8002af0:	076d      	lsls	r5, r5, #29
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <__aeabi_f2d+0x8c>)
 8002af4:	e7d8      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002af6:	2300      	movs	r3, #0
 8002af8:	2200      	movs	r2, #0
 8002afa:	e7d5      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002afc:	2200      	movs	r2, #0
 8002afe:	4b05      	ldr	r3, [pc, #20]	@ (8002b14 <__aeabi_f2d+0x8c>)
 8002b00:	e7d2      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002b02:	0003      	movs	r3, r0
 8002b04:	002a      	movs	r2, r5
 8002b06:	3b0b      	subs	r3, #11
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	2500      	movs	r5, #0
 8002b0c:	e7e3      	b.n	8002ad6 <__aeabi_f2d+0x4e>
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	00000389 	.word	0x00000389
 8002b14:	000007ff 	.word	0x000007ff

08002b18 <__aeabi_d2f>:
 8002b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b1a:	004b      	lsls	r3, r1, #1
 8002b1c:	030f      	lsls	r7, r1, #12
 8002b1e:	0d5b      	lsrs	r3, r3, #21
 8002b20:	4c3a      	ldr	r4, [pc, #232]	@ (8002c0c <__aeabi_d2f+0xf4>)
 8002b22:	0f45      	lsrs	r5, r0, #29
 8002b24:	b083      	sub	sp, #12
 8002b26:	0a7f      	lsrs	r7, r7, #9
 8002b28:	1c5e      	adds	r6, r3, #1
 8002b2a:	432f      	orrs	r7, r5
 8002b2c:	9000      	str	r0, [sp, #0]
 8002b2e:	9101      	str	r1, [sp, #4]
 8002b30:	0fca      	lsrs	r2, r1, #31
 8002b32:	00c5      	lsls	r5, r0, #3
 8002b34:	4226      	tst	r6, r4
 8002b36:	d00b      	beq.n	8002b50 <__aeabi_d2f+0x38>
 8002b38:	4935      	ldr	r1, [pc, #212]	@ (8002c10 <__aeabi_d2f+0xf8>)
 8002b3a:	185c      	adds	r4, r3, r1
 8002b3c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002b3e:	dd13      	ble.n	8002b68 <__aeabi_d2f+0x50>
 8002b40:	20ff      	movs	r0, #255	@ 0xff
 8002b42:	2300      	movs	r3, #0
 8002b44:	05c0      	lsls	r0, r0, #23
 8002b46:	4318      	orrs	r0, r3
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4310      	orrs	r0, r2
 8002b4c:	b003      	add	sp, #12
 8002b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b50:	433d      	orrs	r5, r7
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <__aeabi_d2f+0x42>
 8002b56:	2000      	movs	r0, #0
 8002b58:	e7f4      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b5a:	2d00      	cmp	r5, #0
 8002b5c:	d0f0      	beq.n	8002b40 <__aeabi_d2f+0x28>
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	03db      	lsls	r3, r3, #15
 8002b62:	20ff      	movs	r0, #255	@ 0xff
 8002b64:	433b      	orrs	r3, r7
 8002b66:	e7ed      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b68:	2c00      	cmp	r4, #0
 8002b6a:	dd0c      	ble.n	8002b86 <__aeabi_d2f+0x6e>
 8002b6c:	9b00      	ldr	r3, [sp, #0]
 8002b6e:	00ff      	lsls	r7, r7, #3
 8002b70:	019b      	lsls	r3, r3, #6
 8002b72:	1e58      	subs	r0, r3, #1
 8002b74:	4183      	sbcs	r3, r0
 8002b76:	0f69      	lsrs	r1, r5, #29
 8002b78:	433b      	orrs	r3, r7
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	0759      	lsls	r1, r3, #29
 8002b7e:	d127      	bne.n	8002bd0 <__aeabi_d2f+0xb8>
 8002b80:	08db      	lsrs	r3, r3, #3
 8002b82:	b2e0      	uxtb	r0, r4
 8002b84:	e7de      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b86:	0021      	movs	r1, r4
 8002b88:	3117      	adds	r1, #23
 8002b8a:	db31      	blt.n	8002bf0 <__aeabi_d2f+0xd8>
 8002b8c:	2180      	movs	r1, #128	@ 0x80
 8002b8e:	201e      	movs	r0, #30
 8002b90:	0409      	lsls	r1, r1, #16
 8002b92:	4339      	orrs	r1, r7
 8002b94:	1b00      	subs	r0, r0, r4
 8002b96:	281f      	cmp	r0, #31
 8002b98:	dd2d      	ble.n	8002bf6 <__aeabi_d2f+0xde>
 8002b9a:	2602      	movs	r6, #2
 8002b9c:	4276      	negs	r6, r6
 8002b9e:	1b34      	subs	r4, r6, r4
 8002ba0:	000e      	movs	r6, r1
 8002ba2:	40e6      	lsrs	r6, r4
 8002ba4:	0034      	movs	r4, r6
 8002ba6:	2820      	cmp	r0, #32
 8002ba8:	d004      	beq.n	8002bb4 <__aeabi_d2f+0x9c>
 8002baa:	481a      	ldr	r0, [pc, #104]	@ (8002c14 <__aeabi_d2f+0xfc>)
 8002bac:	4684      	mov	ip, r0
 8002bae:	4463      	add	r3, ip
 8002bb0:	4099      	lsls	r1, r3
 8002bb2:	430d      	orrs	r5, r1
 8002bb4:	002b      	movs	r3, r5
 8002bb6:	1e59      	subs	r1, r3, #1
 8002bb8:	418b      	sbcs	r3, r1
 8002bba:	4323      	orrs	r3, r4
 8002bbc:	0759      	lsls	r1, r3, #29
 8002bbe:	d003      	beq.n	8002bc8 <__aeabi_d2f+0xb0>
 8002bc0:	210f      	movs	r1, #15
 8002bc2:	4019      	ands	r1, r3
 8002bc4:	2904      	cmp	r1, #4
 8002bc6:	d10b      	bne.n	8002be0 <__aeabi_d2f+0xc8>
 8002bc8:	019b      	lsls	r3, r3, #6
 8002bca:	2000      	movs	r0, #0
 8002bcc:	0a5b      	lsrs	r3, r3, #9
 8002bce:	e7b9      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bd0:	210f      	movs	r1, #15
 8002bd2:	4019      	ands	r1, r3
 8002bd4:	2904      	cmp	r1, #4
 8002bd6:	d104      	bne.n	8002be2 <__aeabi_d2f+0xca>
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	0a5b      	lsrs	r3, r3, #9
 8002bdc:	b2e0      	uxtb	r0, r4
 8002bde:	e7b1      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002be0:	2400      	movs	r4, #0
 8002be2:	3304      	adds	r3, #4
 8002be4:	0159      	lsls	r1, r3, #5
 8002be6:	d5f7      	bpl.n	8002bd8 <__aeabi_d2f+0xc0>
 8002be8:	3401      	adds	r4, #1
 8002bea:	2300      	movs	r3, #0
 8002bec:	b2e0      	uxtb	r0, r4
 8002bee:	e7a9      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e7a6      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bf6:	4c08      	ldr	r4, [pc, #32]	@ (8002c18 <__aeabi_d2f+0x100>)
 8002bf8:	191c      	adds	r4, r3, r4
 8002bfa:	002b      	movs	r3, r5
 8002bfc:	40a5      	lsls	r5, r4
 8002bfe:	40c3      	lsrs	r3, r0
 8002c00:	40a1      	lsls	r1, r4
 8002c02:	1e68      	subs	r0, r5, #1
 8002c04:	4185      	sbcs	r5, r0
 8002c06:	4329      	orrs	r1, r5
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	e7d7      	b.n	8002bbc <__aeabi_d2f+0xa4>
 8002c0c:	000007fe 	.word	0x000007fe
 8002c10:	fffffc80 	.word	0xfffffc80
 8002c14:	fffffca2 	.word	0xfffffca2
 8002c18:	fffffc82 	.word	0xfffffc82

08002c1c <__clzsi2>:
 8002c1c:	211c      	movs	r1, #28
 8002c1e:	2301      	movs	r3, #1
 8002c20:	041b      	lsls	r3, r3, #16
 8002c22:	4298      	cmp	r0, r3
 8002c24:	d301      	bcc.n	8002c2a <__clzsi2+0xe>
 8002c26:	0c00      	lsrs	r0, r0, #16
 8002c28:	3910      	subs	r1, #16
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	4298      	cmp	r0, r3
 8002c2e:	d301      	bcc.n	8002c34 <__clzsi2+0x18>
 8002c30:	0a00      	lsrs	r0, r0, #8
 8002c32:	3908      	subs	r1, #8
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	4298      	cmp	r0, r3
 8002c38:	d301      	bcc.n	8002c3e <__clzsi2+0x22>
 8002c3a:	0900      	lsrs	r0, r0, #4
 8002c3c:	3904      	subs	r1, #4
 8002c3e:	a202      	add	r2, pc, #8	@ (adr r2, 8002c48 <__clzsi2+0x2c>)
 8002c40:	5c10      	ldrb	r0, [r2, r0]
 8002c42:	1840      	adds	r0, r0, r1
 8002c44:	4770      	bx	lr
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	02020304 	.word	0x02020304
 8002c4c:	01010101 	.word	0x01010101
	...

08002c58 <__clzdi2>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	2900      	cmp	r1, #0
 8002c5c:	d103      	bne.n	8002c66 <__clzdi2+0xe>
 8002c5e:	f7ff ffdd 	bl	8002c1c <__clzsi2>
 8002c62:	3020      	adds	r0, #32
 8002c64:	e002      	b.n	8002c6c <__clzdi2+0x14>
 8002c66:	0008      	movs	r0, r1
 8002c68:	f7ff ffd8 	bl	8002c1c <__clzsi2>
 8002c6c:	bd10      	pop	{r4, pc}
 8002c6e:	46c0      	nop			@ (mov r8, r8)

08002c70 <ReadTemperature>:
/* USER CODE BEGIN 0 */


#define Vref 3.3
#define Vstep Vref/4096 // 12 bit ADC
float ReadTemperature(uint32_t channel) {
 8002c70:	b5b0      	push	{r4, r5, r7, lr}
 8002c72:	b08e      	sub	sp, #56	@ 0x38
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]

	// NTC thermistor coefficients
		float A = 0.001210656;
 8002c78:	4b75      	ldr	r3, [pc, #468]	@ (8002e50 <ReadTemperature+0x1e0>)
 8002c7a:	633b      	str	r3, [r7, #48]	@ 0x30
		float B = 0.000226946;
 8002c7c:	4b75      	ldr	r3, [pc, #468]	@ (8002e54 <ReadTemperature+0x1e4>)
 8002c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		float C = 6.7980e-8;
 8002c80:	4b75      	ldr	r3, [pc, #468]	@ (8002e58 <ReadTemperature+0x1e8>)
 8002c82:	62bb      	str	r3, [r7, #40]	@ 0x28
		float D = 0;  // adjust for better precision
 8002c84:	2300      	movs	r3, #0
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
	    uint32_t ADCValue;
	    float voltage;
	    static unsigned char bADCReady = 1;

	    // Check if ADC is ready for a new conversion
	    if (bADCReady == 1) {
 8002c88:	4b74      	ldr	r3, [pc, #464]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d10b      	bne.n	8002ca8 <ReadTemperature+0x38>
	        // Start ADC conversion
	        if (HAL_ADC_Start(&hadc) != HAL_OK) {
 8002c90:	4b73      	ldr	r3, [pc, #460]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002c92:	0018      	movs	r0, r3
 8002c94:	f001 faf4 	bl	8004280 <HAL_ADC_Start>
 8002c98:	1e03      	subs	r3, r0, #0
 8002c9a:	d002      	beq.n	8002ca2 <ReadTemperature+0x32>
	            // Start Conversion Error
	            Error_Handler();
 8002c9c:	f000 fbc0 	bl	8003420 <Error_Handler>
 8002ca0:	e002      	b.n	8002ca8 <ReadTemperature+0x38>
	        } else {
	            bADCReady = 0; // ADC conversion in progress
 8002ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
	        }
	    }

	    // Poll for ADC conversion completion
	    HAL_ADC_PollForConversion(&hadc, 10);
 8002ca8:	4b6d      	ldr	r3, [pc, #436]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002caa:	210a      	movs	r1, #10
 8002cac:	0018      	movs	r0, r3
 8002cae:	f001 fb3b 	bl	8004328 <HAL_ADC_PollForConversion>

	    // Check if the conversion is complete
	    if ((HAL_ADC_GetState(&hadc) & HAL_ADC_STATE_REG_EOC) == HAL_ADC_STATE_REG_EOC) {
 8002cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f001 fc7f 	bl	80045b8 <HAL_ADC_GetState>
 8002cba:	0002      	movs	r2, r0
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	2380      	movs	r3, #128	@ 0x80
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d000      	beq.n	8002ccc <ReadTemperature+0x5c>
 8002cca:	e0bc      	b.n	8002e46 <ReadTemperature+0x1d6>
	        // Select the channel to read
	        ADC_ChannelConfTypeDef sConfig;
	        sConfig.Channel = channel; // Set the channel
 8002ccc:	2108      	movs	r1, #8
 8002cce:	2008      	movs	r0, #8
 8002cd0:	180b      	adds	r3, r1, r0
 8002cd2:	19db      	adds	r3, r3, r7
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	601a      	str	r2, [r3, #0]
	        sConfig.Rank = 1;          // Rank of the channel in the sequencer
 8002cd8:	180b      	adds	r3, r1, r0
 8002cda:	19db      	adds	r3, r3, r7
 8002cdc:	2201      	movs	r2, #1
 8002cde:	605a      	str	r2, [r3, #4]
	        hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5; // Set sampling time
 8002ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	639a      	str	r2, [r3, #56]	@ 0x38
	        HAL_ADC_ConfigChannel(&hadc, &sConfig); // Configure the ADC channel
 8002ce6:	180b      	adds	r3, r1, r0
 8002ce8:	19da      	adds	r2, r3, r7
 8002cea:	4b5d      	ldr	r3, [pc, #372]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cec:	0011      	movs	r1, r2
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f001 fbc2 	bl	8004478 <HAL_ADC_ConfigChannel>

	        // Get the converted value
	        ADCValue = HAL_ADC_GetValue(&hadc); // Read ADC result
 8002cf4:	4b5a      	ldr	r3, [pc, #360]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f001 fbb2 	bl	8004460 <HAL_ADC_GetValue>
 8002cfc:	0003      	movs	r3, r0
 8002cfe:	623b      	str	r3, [r7, #32]
	        voltage = ADCValue * Vstep; // Calculate voltage
 8002d00:	6a38      	ldr	r0, [r7, #32]
 8002d02:	f7ff fe9d 	bl	8002a40 <__aeabi_ui2d>
 8002d06:	4a57      	ldr	r2, [pc, #348]	@ (8002e64 <ReadTemperature+0x1f4>)
 8002d08:	4b57      	ldr	r3, [pc, #348]	@ (8002e68 <ReadTemperature+0x1f8>)
 8002d0a:	f7fe ff1d 	bl	8001b48 <__aeabi_dmul>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	000b      	movs	r3, r1
 8002d12:	0010      	movs	r0, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	2200      	movs	r2, #0
 8002d18:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <ReadTemperature+0x1fc>)
 8002d1a:	f7fe fadb 	bl	80012d4 <__aeabi_ddiv>
 8002d1e:	0002      	movs	r2, r0
 8002d20:	000b      	movs	r3, r1
 8002d22:	0010      	movs	r0, r2
 8002d24:	0019      	movs	r1, r3
 8002d26:	f7ff fef7 	bl	8002b18 <__aeabi_d2f>
 8002d2a:	1c03      	adds	r3, r0, #0
 8002d2c:	61fb      	str	r3, [r7, #28]

	        // Calculate resistance and temperature
	        resistance = 5714.3 * voltage;
 8002d2e:	69f8      	ldr	r0, [r7, #28]
 8002d30:	f7ff feaa 	bl	8002a88 <__aeabi_f2d>
 8002d34:	4a4e      	ldr	r2, [pc, #312]	@ (8002e70 <ReadTemperature+0x200>)
 8002d36:	4b4f      	ldr	r3, [pc, #316]	@ (8002e74 <ReadTemperature+0x204>)
 8002d38:	f7fe ff06 	bl	8001b48 <__aeabi_dmul>
 8002d3c:	0002      	movs	r2, r0
 8002d3e:	000b      	movs	r3, r1
 8002d40:	0010      	movs	r0, r2
 8002d42:	0019      	movs	r1, r3
 8002d44:	f7ff fee8 	bl	8002b18 <__aeabi_d2f>
 8002d48:	1c03      	adds	r3, r0, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
	        temperature = 1 / (A + B * log(resistance) + C * pow(log(resistance), 2) + D * pow(log(resistance), 3)) - 273.15;
 8002d4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d4e:	f7ff fe9b 	bl	8002a88 <__aeabi_f2d>
 8002d52:	0004      	movs	r4, r0
 8002d54:	000d      	movs	r5, r1
 8002d56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002d58:	f7ff fe96 	bl	8002a88 <__aeabi_f2d>
 8002d5c:	6038      	str	r0, [r7, #0]
 8002d5e:	6079      	str	r1, [r7, #4]
 8002d60:	69b8      	ldr	r0, [r7, #24]
 8002d62:	f7ff fe91 	bl	8002a88 <__aeabi_f2d>
 8002d66:	0002      	movs	r2, r0
 8002d68:	000b      	movs	r3, r1
 8002d6a:	0010      	movs	r0, r2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	f006 fdf7 	bl	8009960 <log>
 8002d72:	0002      	movs	r2, r0
 8002d74:	000b      	movs	r3, r1
 8002d76:	6838      	ldr	r0, [r7, #0]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	f7fe fee5 	bl	8001b48 <__aeabi_dmul>
 8002d7e:	0002      	movs	r2, r0
 8002d80:	000b      	movs	r3, r1
 8002d82:	0020      	movs	r0, r4
 8002d84:	0029      	movs	r1, r5
 8002d86:	f7fd fedf 	bl	8000b48 <__aeabi_dadd>
 8002d8a:	0002      	movs	r2, r0
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	603a      	str	r2, [r7, #0]
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d94:	f7ff fe78 	bl	8002a88 <__aeabi_f2d>
 8002d98:	0004      	movs	r4, r0
 8002d9a:	000d      	movs	r5, r1
 8002d9c:	69b8      	ldr	r0, [r7, #24]
 8002d9e:	f7ff fe73 	bl	8002a88 <__aeabi_f2d>
 8002da2:	0002      	movs	r2, r0
 8002da4:	000b      	movs	r3, r1
 8002da6:	0010      	movs	r0, r2
 8002da8:	0019      	movs	r1, r3
 8002daa:	f006 fdd9 	bl	8009960 <log>
 8002dae:	2200      	movs	r2, #0
 8002db0:	2380      	movs	r3, #128	@ 0x80
 8002db2:	05db      	lsls	r3, r3, #23
 8002db4:	f006 fe0a 	bl	80099cc <pow>
 8002db8:	0002      	movs	r2, r0
 8002dba:	000b      	movs	r3, r1
 8002dbc:	0020      	movs	r0, r4
 8002dbe:	0029      	movs	r1, r5
 8002dc0:	f7fe fec2 	bl	8001b48 <__aeabi_dmul>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	000b      	movs	r3, r1
 8002dc8:	6838      	ldr	r0, [r7, #0]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	f7fd febc 	bl	8000b48 <__aeabi_dadd>
 8002dd0:	0002      	movs	r2, r0
 8002dd2:	000b      	movs	r3, r1
 8002dd4:	603a      	str	r2, [r7, #0]
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002dda:	f7ff fe55 	bl	8002a88 <__aeabi_f2d>
 8002dde:	0004      	movs	r4, r0
 8002de0:	000d      	movs	r5, r1
 8002de2:	69b8      	ldr	r0, [r7, #24]
 8002de4:	f7ff fe50 	bl	8002a88 <__aeabi_f2d>
 8002de8:	0002      	movs	r2, r0
 8002dea:	000b      	movs	r3, r1
 8002dec:	0010      	movs	r0, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	f006 fdb6 	bl	8009960 <log>
 8002df4:	2200      	movs	r2, #0
 8002df6:	4b20      	ldr	r3, [pc, #128]	@ (8002e78 <ReadTemperature+0x208>)
 8002df8:	f006 fde8 	bl	80099cc <pow>
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	000b      	movs	r3, r1
 8002e00:	0020      	movs	r0, r4
 8002e02:	0029      	movs	r1, r5
 8002e04:	f7fe fea0 	bl	8001b48 <__aeabi_dmul>
 8002e08:	0002      	movs	r2, r0
 8002e0a:	000b      	movs	r3, r1
 8002e0c:	6838      	ldr	r0, [r7, #0]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	f7fd fe9a 	bl	8000b48 <__aeabi_dadd>
 8002e14:	0002      	movs	r2, r0
 8002e16:	000b      	movs	r3, r1
 8002e18:	2000      	movs	r0, #0
 8002e1a:	4918      	ldr	r1, [pc, #96]	@ (8002e7c <ReadTemperature+0x20c>)
 8002e1c:	f7fe fa5a 	bl	80012d4 <__aeabi_ddiv>
 8002e20:	0002      	movs	r2, r0
 8002e22:	000b      	movs	r3, r1
 8002e24:	0010      	movs	r0, r2
 8002e26:	0019      	movs	r1, r3
 8002e28:	4a0e      	ldr	r2, [pc, #56]	@ (8002e64 <ReadTemperature+0x1f4>)
 8002e2a:	4b15      	ldr	r3, [pc, #84]	@ (8002e80 <ReadTemperature+0x210>)
 8002e2c:	f7ff f972 	bl	8002114 <__aeabi_dsub>
 8002e30:	0002      	movs	r2, r0
 8002e32:	000b      	movs	r3, r1
 8002e34:	0010      	movs	r0, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	f7ff fe6e 	bl	8002b18 <__aeabi_d2f>
 8002e3c:	1c03      	adds	r3, r0, #0
 8002e3e:	637b      	str	r3, [r7, #52]	@ 0x34

	        bADCReady = 1; // ADC conversion complete, ready for next conversion
 8002e40:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
	    }

	    return temperature;
 8002e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8002e48:	1c18      	adds	r0, r3, #0
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b00e      	add	sp, #56	@ 0x38
 8002e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e50:	3a9eaee0 	.word	0x3a9eaee0
 8002e54:	396df85a 	.word	0x396df85a
 8002e58:	3391fc66 	.word	0x3391fc66
 8002e5c:	20000008 	.word	0x20000008
 8002e60:	200001fc 	.word	0x200001fc
 8002e64:	66666666 	.word	0x66666666
 8002e68:	400a6666 	.word	0x400a6666
 8002e6c:	40b00000 	.word	0x40b00000
 8002e70:	cccccccd 	.word	0xcccccccd
 8002e74:	40b6524c 	.word	0x40b6524c
 8002e78:	40080000 	.word	0x40080000
 8002e7c:	3ff00000 	.word	0x3ff00000
 8002e80:	40711266 	.word	0x40711266

08002e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e8a:	f000 fff1 	bl	8003e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e8e:	f000 f8db 	bl	8003048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e92:	f000 fa1f 	bl	80032d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002e96:	f000 f9ed 	bl	8003274 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8002e9a:	f000 f941 	bl	8003120 <MX_ADC_Init>
  MX_SPI2_Init();
 8002e9e:	f000 f9b1 	bl	8003204 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 8002ea2:	f000 fbdb 	bl	800365c <ST7735_Init>
  ST7735_FillScreen(ST7735_GREEN);
 8002ea6:	23fc      	movs	r3, #252	@ 0xfc
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f000 fdb0 	bl	8003a10 <ST7735_FillScreen>

    /* USER CODE BEGIN 3 */



	  if (counter % 2000 == 0) {
 8002eb0:	4b57      	ldr	r3, [pc, #348]	@ (8003010 <main+0x18c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	22fa      	movs	r2, #250	@ 0xfa
 8002eb6:	00d1      	lsls	r1, r2, #3
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fd fab1 	bl	8000420 <__aeabi_idivmod>
 8002ebe:	1e0b      	subs	r3, r1, #0
 8002ec0:	d13b      	bne.n	8002f3a <main+0xb6>

	  sprintf(msg, "T1: %f T2: %f diff: %f \r", ReadTemperature(ADC_CHANNEL_0),  ReadTemperature(ADC_CHANNEL_1), (ReadTemperature(ADC_CHANNEL_0) - ReadTemperature(ADC_CHANNEL_1)));
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	f7ff fed4 	bl	8002c70 <ReadTemperature>
 8002ec8:	1c03      	adds	r3, r0, #0
 8002eca:	1c18      	adds	r0, r3, #0
 8002ecc:	f7ff fddc 	bl	8002a88 <__aeabi_f2d>
 8002ed0:	6038      	str	r0, [r7, #0]
 8002ed2:	6079      	str	r1, [r7, #4]
 8002ed4:	4b4f      	ldr	r3, [pc, #316]	@ (8003014 <main+0x190>)
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7ff feca 	bl	8002c70 <ReadTemperature>
 8002edc:	1c03      	adds	r3, r0, #0
 8002ede:	1c18      	adds	r0, r3, #0
 8002ee0:	f7ff fdd2 	bl	8002a88 <__aeabi_f2d>
 8002ee4:	0004      	movs	r4, r0
 8002ee6:	000d      	movs	r5, r1
 8002ee8:	2001      	movs	r0, #1
 8002eea:	f7ff fec1 	bl	8002c70 <ReadTemperature>
 8002eee:	1c06      	adds	r6, r0, #0
 8002ef0:	4b48      	ldr	r3, [pc, #288]	@ (8003014 <main+0x190>)
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f7ff febc 	bl	8002c70 <ReadTemperature>
 8002ef8:	1c03      	adds	r3, r0, #0
 8002efa:	1c19      	adds	r1, r3, #0
 8002efc:	1c30      	adds	r0, r6, #0
 8002efe:	f7fd fbbf 	bl	8000680 <__aeabi_fsub>
 8002f02:	1c03      	adds	r3, r0, #0
 8002f04:	1c18      	adds	r0, r3, #0
 8002f06:	f7ff fdbf 	bl	8002a88 <__aeabi_f2d>
 8002f0a:	0002      	movs	r2, r0
 8002f0c:	000b      	movs	r3, r1
 8002f0e:	4942      	ldr	r1, [pc, #264]	@ (8003018 <main+0x194>)
 8002f10:	4842      	ldr	r0, [pc, #264]	@ (800301c <main+0x198>)
 8002f12:	9202      	str	r2, [sp, #8]
 8002f14:	9303      	str	r3, [sp, #12]
 8002f16:	9400      	str	r4, [sp, #0]
 8002f18:	9501      	str	r5, [sp, #4]
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f004 fc11 	bl	8007744 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002f22:	4b3e      	ldr	r3, [pc, #248]	@ (800301c <main+0x198>)
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7fd f8ef 	bl	8000108 <strlen>
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	2301      	movs	r3, #1
 8002f30:	425b      	negs	r3, r3
 8002f32:	493a      	ldr	r1, [pc, #232]	@ (800301c <main+0x198>)
 8002f34:	483a      	ldr	r0, [pc, #232]	@ (8003020 <main+0x19c>)
 8002f36:	f003 f8b7 	bl	80060a8 <HAL_UART_Transmit>

	  }

	  if (counter % 5000 == 0) {
 8002f3a:	4b35      	ldr	r3, [pc, #212]	@ (8003010 <main+0x18c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4939      	ldr	r1, [pc, #228]	@ (8003024 <main+0x1a0>)
 8002f40:	0018      	movs	r0, r3
 8002f42:	f7fd fa6d 	bl	8000420 <__aeabi_idivmod>
 8002f46:	1e0b      	subs	r3, r1, #0
 8002f48:	d1b2      	bne.n	8002eb0 <main+0x2c>

		  // Convert float to string
		  sprintf(T1_buff, "T1: %.5f", ReadTemperature(ADC_CHANNEL_0)); // Format to 5 decimal places
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	f7ff fe90 	bl	8002c70 <ReadTemperature>
 8002f50:	1c03      	adds	r3, r0, #0
 8002f52:	1c18      	adds	r0, r3, #0
 8002f54:	f7ff fd98 	bl	8002a88 <__aeabi_f2d>
 8002f58:	0002      	movs	r2, r0
 8002f5a:	000b      	movs	r3, r1
 8002f5c:	4932      	ldr	r1, [pc, #200]	@ (8003028 <main+0x1a4>)
 8002f5e:	4833      	ldr	r0, [pc, #204]	@ (800302c <main+0x1a8>)
 8002f60:	f004 fbf0 	bl	8007744 <siprintf>
		  sprintf(T2_buff, "T2: %.5f", ReadTemperature(ADC_CHANNEL_1)); // Format to 5 decimal places
 8002f64:	4b2b      	ldr	r3, [pc, #172]	@ (8003014 <main+0x190>)
 8002f66:	0018      	movs	r0, r3
 8002f68:	f7ff fe82 	bl	8002c70 <ReadTemperature>
 8002f6c:	1c03      	adds	r3, r0, #0
 8002f6e:	1c18      	adds	r0, r3, #0
 8002f70:	f7ff fd8a 	bl	8002a88 <__aeabi_f2d>
 8002f74:	0002      	movs	r2, r0
 8002f76:	000b      	movs	r3, r1
 8002f78:	492d      	ldr	r1, [pc, #180]	@ (8003030 <main+0x1ac>)
 8002f7a:	482e      	ldr	r0, [pc, #184]	@ (8003034 <main+0x1b0>)
 8002f7c:	f004 fbe2 	bl	8007744 <siprintf>
		  sprintf(diff_buff, "diff: %.5f", ReadTemperature(ADC_CHANNEL_0) - ReadTemperature(ADC_CHANNEL_0)); // Format to 5 decimal places
 8002f80:	2001      	movs	r0, #1
 8002f82:	f7ff fe75 	bl	8002c70 <ReadTemperature>
 8002f86:	1c04      	adds	r4, r0, #0
 8002f88:	2001      	movs	r0, #1
 8002f8a:	f7ff fe71 	bl	8002c70 <ReadTemperature>
 8002f8e:	1c03      	adds	r3, r0, #0
 8002f90:	1c19      	adds	r1, r3, #0
 8002f92:	1c20      	adds	r0, r4, #0
 8002f94:	f7fd fb74 	bl	8000680 <__aeabi_fsub>
 8002f98:	1c03      	adds	r3, r0, #0
 8002f9a:	1c18      	adds	r0, r3, #0
 8002f9c:	f7ff fd74 	bl	8002a88 <__aeabi_f2d>
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	000b      	movs	r3, r1
 8002fa4:	4924      	ldr	r1, [pc, #144]	@ (8003038 <main+0x1b4>)
 8002fa6:	4825      	ldr	r0, [pc, #148]	@ (800303c <main+0x1b8>)
 8002fa8:	f004 fbcc 	bl	8007744 <siprintf>


		  ST7735_WriteString(10,  20, T1_buff, Font_7x10, ST7735_WHITE, ST7735_GREEN);
 8002fac:	4b24      	ldr	r3, [pc, #144]	@ (8003040 <main+0x1bc>)
 8002fae:	481f      	ldr	r0, [pc, #124]	@ (800302c <main+0x1a8>)
 8002fb0:	22fc      	movs	r2, #252	@ 0xfc
 8002fb2:	00d2      	lsls	r2, r2, #3
 8002fb4:	9202      	str	r2, [sp, #8]
 8002fb6:	4a23      	ldr	r2, [pc, #140]	@ (8003044 <main+0x1c0>)
 8002fb8:	9201      	str	r2, [sp, #4]
 8002fba:	466a      	mov	r2, sp
 8002fbc:	6859      	ldr	r1, [r3, #4]
 8002fbe:	6011      	str	r1, [r2, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	2114      	movs	r1, #20
 8002fc6:	200a      	movs	r0, #10
 8002fc8:	f000 fc02 	bl	80037d0 <ST7735_WriteString>

		  ST7735_WriteString(10,  40, T2_buff, Font_7x10, ST7735_WHITE, ST7735_GREEN);
 8002fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8003040 <main+0x1bc>)
 8002fce:	4819      	ldr	r0, [pc, #100]	@ (8003034 <main+0x1b0>)
 8002fd0:	22fc      	movs	r2, #252	@ 0xfc
 8002fd2:	00d2      	lsls	r2, r2, #3
 8002fd4:	9202      	str	r2, [sp, #8]
 8002fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8003044 <main+0x1c0>)
 8002fd8:	9201      	str	r2, [sp, #4]
 8002fda:	466a      	mov	r2, sp
 8002fdc:	6859      	ldr	r1, [r3, #4]
 8002fde:	6011      	str	r1, [r2, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0002      	movs	r2, r0
 8002fe4:	2128      	movs	r1, #40	@ 0x28
 8002fe6:	200a      	movs	r0, #10
 8002fe8:	f000 fbf2 	bl	80037d0 <ST7735_WriteString>

		  ST7735_WriteString(10,  60, diff_buff, Font_7x10, ST7735_WHITE, ST7735_GREEN);
 8002fec:	4b14      	ldr	r3, [pc, #80]	@ (8003040 <main+0x1bc>)
 8002fee:	4813      	ldr	r0, [pc, #76]	@ (800303c <main+0x1b8>)
 8002ff0:	22fc      	movs	r2, #252	@ 0xfc
 8002ff2:	00d2      	lsls	r2, r2, #3
 8002ff4:	9202      	str	r2, [sp, #8]
 8002ff6:	4a13      	ldr	r2, [pc, #76]	@ (8003044 <main+0x1c0>)
 8002ff8:	9201      	str	r2, [sp, #4]
 8002ffa:	466a      	mov	r2, sp
 8002ffc:	6859      	ldr	r1, [r3, #4]
 8002ffe:	6011      	str	r1, [r2, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	0002      	movs	r2, r0
 8003004:	213c      	movs	r1, #60	@ 0x3c
 8003006:	200a      	movs	r0, #10
 8003008:	f000 fbe2 	bl	80037d0 <ST7735_WriteString>
	  if (counter % 2000 == 0) {
 800300c:	e750      	b.n	8002eb0 <main+0x2c>
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	20000400 	.word	0x20000400
 8003014:	04000002 	.word	0x04000002
 8003018:	0800ab78 	.word	0x0800ab78
 800301c:	20000338 	.word	0x20000338
 8003020:	200002b0 	.word	0x200002b0
 8003024:	00001388 	.word	0x00001388
 8003028:	0800ab94 	.word	0x0800ab94
 800302c:	20000404 	.word	0x20000404
 8003030:	0800aba0 	.word	0x0800aba0
 8003034:	20000468 	.word	0x20000468
 8003038:	0800abac 	.word	0x0800abac
 800303c:	200004cc 	.word	0x200004cc
 8003040:	20000000 	.word	0x20000000
 8003044:	0000ffff 	.word	0x0000ffff

08003048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003048:	b590      	push	{r4, r7, lr}
 800304a:	b09f      	sub	sp, #124	@ 0x7c
 800304c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800304e:	2440      	movs	r4, #64	@ 0x40
 8003050:	193b      	adds	r3, r7, r4
 8003052:	0018      	movs	r0, r3
 8003054:	2338      	movs	r3, #56	@ 0x38
 8003056:	001a      	movs	r2, r3
 8003058:	2100      	movs	r1, #0
 800305a:	f004 fbe1 	bl	8007820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800305e:	232c      	movs	r3, #44	@ 0x2c
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	0018      	movs	r0, r3
 8003064:	2314      	movs	r3, #20
 8003066:	001a      	movs	r2, r3
 8003068:	2100      	movs	r1, #0
 800306a:	f004 fbd9 	bl	8007820 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	0018      	movs	r0, r3
 8003072:	2328      	movs	r3, #40	@ 0x28
 8003074:	001a      	movs	r2, r3
 8003076:	2100      	movs	r1, #0
 8003078:	f004 fbd2 	bl	8007820 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800307c:	4b26      	ldr	r3, [pc, #152]	@ (8003118 <SystemClock_Config+0xd0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a26      	ldr	r2, [pc, #152]	@ (800311c <SystemClock_Config+0xd4>)
 8003082:	401a      	ands	r2, r3
 8003084:	4b24      	ldr	r3, [pc, #144]	@ (8003118 <SystemClock_Config+0xd0>)
 8003086:	2180      	movs	r1, #128	@ 0x80
 8003088:	0109      	lsls	r1, r1, #4
 800308a:	430a      	orrs	r2, r1
 800308c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800308e:	0021      	movs	r1, r4
 8003090:	187b      	adds	r3, r7, r1
 8003092:	2210      	movs	r2, #16
 8003094:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003096:	187b      	adds	r3, r7, r1
 8003098:	2201      	movs	r2, #1
 800309a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800309c:	187b      	adds	r3, r7, r1
 800309e:	2200      	movs	r2, #0
 80030a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80030a2:	187b      	adds	r3, r7, r1
 80030a4:	22a0      	movs	r2, #160	@ 0xa0
 80030a6:	0212      	lsls	r2, r2, #8
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80030aa:	187b      	adds	r3, r7, r1
 80030ac:	2200      	movs	r2, #0
 80030ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030b0:	187b      	adds	r3, r7, r1
 80030b2:	0018      	movs	r0, r3
 80030b4:	f001 fd62 	bl	8004b7c <HAL_RCC_OscConfig>
 80030b8:	1e03      	subs	r3, r0, #0
 80030ba:	d001      	beq.n	80030c0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80030bc:	f000 f9b0 	bl	8003420 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030c0:	212c      	movs	r1, #44	@ 0x2c
 80030c2:	187b      	adds	r3, r7, r1
 80030c4:	220f      	movs	r2, #15
 80030c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80030c8:	187b      	adds	r3, r7, r1
 80030ca:	2200      	movs	r2, #0
 80030cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030ce:	187b      	adds	r3, r7, r1
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030d4:	187b      	adds	r3, r7, r1
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030da:	187b      	adds	r3, r7, r1
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030e0:	187b      	adds	r3, r7, r1
 80030e2:	2100      	movs	r1, #0
 80030e4:	0018      	movs	r0, r3
 80030e6:	f002 f91d 	bl	8005324 <HAL_RCC_ClockConfig>
 80030ea:	1e03      	subs	r3, r0, #0
 80030ec:	d001      	beq.n	80030f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80030ee:	f000 f997 	bl	8003420 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030f2:	1d3b      	adds	r3, r7, #4
 80030f4:	2202      	movs	r2, #2
 80030f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030f8:	1d3b      	adds	r3, r7, #4
 80030fa:	2200      	movs	r2, #0
 80030fc:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030fe:	1d3b      	adds	r3, r7, #4
 8003100:	0018      	movs	r0, r3
 8003102:	f002 fb13 	bl	800572c <HAL_RCCEx_PeriphCLKConfig>
 8003106:	1e03      	subs	r3, r0, #0
 8003108:	d001      	beq.n	800310e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800310a:	f000 f989 	bl	8003420 <Error_Handler>
  }
}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	46bd      	mov	sp, r7
 8003112:	b01f      	add	sp, #124	@ 0x7c
 8003114:	bd90      	pop	{r4, r7, pc}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	40007000 	.word	0x40007000
 800311c:	ffffe7ff 	.word	0xffffe7ff

08003120 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003126:	003b      	movs	r3, r7
 8003128:	0018      	movs	r0, r3
 800312a:	2308      	movs	r3, #8
 800312c:	001a      	movs	r2, r3
 800312e:	2100      	movs	r1, #0
 8003130:	f004 fb76 	bl	8007820 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8003134:	4b30      	ldr	r3, [pc, #192]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003136:	4a31      	ldr	r2, [pc, #196]	@ (80031fc <MX_ADC_Init+0xdc>)
 8003138:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800313a:	4b2f      	ldr	r3, [pc, #188]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800313c:	2200      	movs	r2, #0
 800313e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003140:	4b2d      	ldr	r3, [pc, #180]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003142:	22c0      	movs	r2, #192	@ 0xc0
 8003144:	0612      	lsls	r2, r2, #24
 8003146:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003148:	4b2b      	ldr	r3, [pc, #172]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800314a:	2200      	movs	r2, #0
 800314c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800314e:	4b2a      	ldr	r3, [pc, #168]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003150:	2200      	movs	r2, #0
 8003152:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003154:	4b28      	ldr	r3, [pc, #160]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003156:	2201      	movs	r2, #1
 8003158:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800315a:	4b27      	ldr	r3, [pc, #156]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800315c:	2200      	movs	r2, #0
 800315e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003160:	4b25      	ldr	r3, [pc, #148]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003162:	2220      	movs	r2, #32
 8003164:	2100      	movs	r1, #0
 8003166:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003168:	4b23      	ldr	r3, [pc, #140]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800316a:	2221      	movs	r2, #33	@ 0x21
 800316c:	2100      	movs	r1, #0
 800316e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003170:	4b21      	ldr	r3, [pc, #132]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003172:	2200      	movs	r2, #0
 8003174:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003176:	4b20      	ldr	r3, [pc, #128]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003178:	22c2      	movs	r2, #194	@ 0xc2
 800317a:	32ff      	adds	r2, #255	@ 0xff
 800317c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800317e:	4b1e      	ldr	r3, [pc, #120]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003180:	222c      	movs	r2, #44	@ 0x2c
 8003182:	2100      	movs	r1, #0
 8003184:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003186:	4b1c      	ldr	r3, [pc, #112]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003188:	2204      	movs	r2, #4
 800318a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800318c:	4b1a      	ldr	r3, [pc, #104]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800318e:	2200      	movs	r2, #0
 8003190:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003192:	4b19      	ldr	r3, [pc, #100]	@ (80031f8 <MX_ADC_Init+0xd8>)
 8003194:	2200      	movs	r2, #0
 8003196:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8003198:	4b17      	ldr	r3, [pc, #92]	@ (80031f8 <MX_ADC_Init+0xd8>)
 800319a:	2201      	movs	r2, #1
 800319c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800319e:	4b16      	ldr	r3, [pc, #88]	@ (80031f8 <MX_ADC_Init+0xd8>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80031a4:	4b14      	ldr	r3, [pc, #80]	@ (80031f8 <MX_ADC_Init+0xd8>)
 80031a6:	0018      	movs	r0, r3
 80031a8:	f000 fef6 	bl	8003f98 <HAL_ADC_Init>
 80031ac:	1e03      	subs	r3, r0, #0
 80031ae:	d001      	beq.n	80031b4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80031b0:	f000 f936 	bl	8003420 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80031b4:	003b      	movs	r3, r7
 80031b6:	2201      	movs	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80031ba:	003b      	movs	r3, r7
 80031bc:	2280      	movs	r2, #128	@ 0x80
 80031be:	0152      	lsls	r2, r2, #5
 80031c0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80031c2:	003a      	movs	r2, r7
 80031c4:	4b0c      	ldr	r3, [pc, #48]	@ (80031f8 <MX_ADC_Init+0xd8>)
 80031c6:	0011      	movs	r1, r2
 80031c8:	0018      	movs	r0, r3
 80031ca:	f001 f955 	bl	8004478 <HAL_ADC_ConfigChannel>
 80031ce:	1e03      	subs	r3, r0, #0
 80031d0:	d001      	beq.n	80031d6 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80031d2:	f000 f925 	bl	8003420 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80031d6:	003b      	movs	r3, r7
 80031d8:	4a09      	ldr	r2, [pc, #36]	@ (8003200 <MX_ADC_Init+0xe0>)
 80031da:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80031dc:	003a      	movs	r2, r7
 80031de:	4b06      	ldr	r3, [pc, #24]	@ (80031f8 <MX_ADC_Init+0xd8>)
 80031e0:	0011      	movs	r1, r2
 80031e2:	0018      	movs	r0, r3
 80031e4:	f001 f948 	bl	8004478 <HAL_ADC_ConfigChannel>
 80031e8:	1e03      	subs	r3, r0, #0
 80031ea:	d001      	beq.n	80031f0 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80031ec:	f000 f918 	bl	8003420 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80031f0:	46c0      	nop			@ (mov r8, r8)
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b002      	add	sp, #8
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	200001fc 	.word	0x200001fc
 80031fc:	40012400 	.word	0x40012400
 8003200:	04000002 	.word	0x04000002

08003204 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003208:	4b18      	ldr	r3, [pc, #96]	@ (800326c <MX_SPI2_Init+0x68>)
 800320a:	4a19      	ldr	r2, [pc, #100]	@ (8003270 <MX_SPI2_Init+0x6c>)
 800320c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800320e:	4b17      	ldr	r3, [pc, #92]	@ (800326c <MX_SPI2_Init+0x68>)
 8003210:	2282      	movs	r2, #130	@ 0x82
 8003212:	0052      	lsls	r2, r2, #1
 8003214:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8003216:	4b15      	ldr	r3, [pc, #84]	@ (800326c <MX_SPI2_Init+0x68>)
 8003218:	2280      	movs	r2, #128	@ 0x80
 800321a:	0212      	lsls	r2, r2, #8
 800321c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800321e:	4b13      	ldr	r3, [pc, #76]	@ (800326c <MX_SPI2_Init+0x68>)
 8003220:	2200      	movs	r2, #0
 8003222:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <MX_SPI2_Init+0x68>)
 8003226:	2200      	movs	r2, #0
 8003228:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <MX_SPI2_Init+0x68>)
 800322c:	2200      	movs	r2, #0
 800322e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003230:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <MX_SPI2_Init+0x68>)
 8003232:	2280      	movs	r2, #128	@ 0x80
 8003234:	0092      	lsls	r2, r2, #2
 8003236:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003238:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <MX_SPI2_Init+0x68>)
 800323a:	2200      	movs	r2, #0
 800323c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800323e:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <MX_SPI2_Init+0x68>)
 8003240:	2200      	movs	r2, #0
 8003242:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003244:	4b09      	ldr	r3, [pc, #36]	@ (800326c <MX_SPI2_Init+0x68>)
 8003246:	2200      	movs	r2, #0
 8003248:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800324a:	4b08      	ldr	r3, [pc, #32]	@ (800326c <MX_SPI2_Init+0x68>)
 800324c:	2200      	movs	r2, #0
 800324e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003250:	4b06      	ldr	r3, [pc, #24]	@ (800326c <MX_SPI2_Init+0x68>)
 8003252:	2207      	movs	r2, #7
 8003254:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003256:	4b05      	ldr	r3, [pc, #20]	@ (800326c <MX_SPI2_Init+0x68>)
 8003258:	0018      	movs	r0, r3
 800325a:	f002 fc05 	bl	8005a68 <HAL_SPI_Init>
 800325e:	1e03      	subs	r3, r0, #0
 8003260:	d001      	beq.n	8003266 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8003262:	f000 f8dd 	bl	8003420 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003266:	46c0      	nop			@ (mov r8, r8)
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20000258 	.word	0x20000258
 8003270:	40003800 	.word	0x40003800

08003274 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003278:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 800327a:	4a15      	ldr	r2, [pc, #84]	@ (80032d0 <MX_USART2_UART_Init+0x5c>)
 800327c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800327e:	4b13      	ldr	r3, [pc, #76]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 8003280:	22e1      	movs	r2, #225	@ 0xe1
 8003282:	0252      	lsls	r2, r2, #9
 8003284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003286:	4b11      	ldr	r3, [pc, #68]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800328c:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 800328e:	2200      	movs	r2, #0
 8003290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003292:	4b0e      	ldr	r3, [pc, #56]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003298:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 800329a:	220c      	movs	r2, #12
 800329c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800329e:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a4:	4b09      	ldr	r3, [pc, #36]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032aa:	4b08      	ldr	r3, [pc, #32]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032b0:	4b06      	ldr	r3, [pc, #24]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80032b6:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <MX_USART2_UART_Init+0x58>)
 80032b8:	0018      	movs	r0, r3
 80032ba:	f002 fea1 	bl	8006000 <HAL_UART_Init>
 80032be:	1e03      	subs	r3, r0, #0
 80032c0:	d001      	beq.n	80032c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80032c2:	f000 f8ad 	bl	8003420 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	200002b0 	.word	0x200002b0
 80032d0:	40004400 	.word	0x40004400

080032d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032d4:	b590      	push	{r4, r7, lr}
 80032d6:	b08b      	sub	sp, #44	@ 0x2c
 80032d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032da:	2414      	movs	r4, #20
 80032dc:	193b      	adds	r3, r7, r4
 80032de:	0018      	movs	r0, r3
 80032e0:	2314      	movs	r3, #20
 80032e2:	001a      	movs	r2, r3
 80032e4:	2100      	movs	r1, #0
 80032e6:	f004 fa9b 	bl	8007820 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003414 <MX_GPIO_Init+0x140>)
 80032ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ee:	4b49      	ldr	r3, [pc, #292]	@ (8003414 <MX_GPIO_Init+0x140>)
 80032f0:	2104      	movs	r1, #4
 80032f2:	430a      	orrs	r2, r1
 80032f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032f6:	4b47      	ldr	r3, [pc, #284]	@ (8003414 <MX_GPIO_Init+0x140>)
 80032f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fa:	2204      	movs	r2, #4
 80032fc:	4013      	ands	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003302:	4b44      	ldr	r3, [pc, #272]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003306:	4b43      	ldr	r3, [pc, #268]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003308:	2180      	movs	r1, #128	@ 0x80
 800330a:	430a      	orrs	r2, r1
 800330c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800330e:	4b41      	ldr	r3, [pc, #260]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	2280      	movs	r2, #128	@ 0x80
 8003314:	4013      	ands	r3, r2
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800331a:	4b3e      	ldr	r3, [pc, #248]	@ (8003414 <MX_GPIO_Init+0x140>)
 800331c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800331e:	4b3d      	ldr	r3, [pc, #244]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003320:	2101      	movs	r1, #1
 8003322:	430a      	orrs	r2, r1
 8003324:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003326:	4b3b      	ldr	r3, [pc, #236]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332a:	2201      	movs	r2, #1
 800332c:	4013      	ands	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003332:	4b38      	ldr	r3, [pc, #224]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003336:	4b37      	ldr	r3, [pc, #220]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003338:	2102      	movs	r1, #2
 800333a:	430a      	orrs	r2, r1
 800333c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800333e:	4b35      	ldr	r3, [pc, #212]	@ (8003414 <MX_GPIO_Init+0x140>)
 8003340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003342:	2202      	movs	r2, #2
 8003344:	4013      	ands	r3, r2
 8003346:	607b      	str	r3, [r7, #4]
 8003348:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800334a:	2390      	movs	r3, #144	@ 0x90
 800334c:	0059      	lsls	r1, r3, #1
 800334e:	23a0      	movs	r3, #160	@ 0xa0
 8003350:	05db      	lsls	r3, r3, #23
 8003352:	2200      	movs	r2, #0
 8003354:	0018      	movs	r0, r3
 8003356:	f001 fbf3 	bl	8004b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800335a:	4b2f      	ldr	r3, [pc, #188]	@ (8003418 <MX_GPIO_Init+0x144>)
 800335c:	2200      	movs	r2, #0
 800335e:	2180      	movs	r1, #128	@ 0x80
 8003360:	0018      	movs	r0, r3
 8003362:	f001 fbed 	bl	8004b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8003366:	4b2d      	ldr	r3, [pc, #180]	@ (800341c <MX_GPIO_Init+0x148>)
 8003368:	2200      	movs	r2, #0
 800336a:	2140      	movs	r1, #64	@ 0x40
 800336c:	0018      	movs	r0, r3
 800336e:	f001 fbe7 	bl	8004b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003372:	193b      	adds	r3, r7, r4
 8003374:	2280      	movs	r2, #128	@ 0x80
 8003376:	0192      	lsls	r2, r2, #6
 8003378:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800337a:	193b      	adds	r3, r7, r4
 800337c:	2284      	movs	r2, #132	@ 0x84
 800337e:	0392      	lsls	r2, r2, #14
 8003380:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003382:	193b      	adds	r3, r7, r4
 8003384:	2200      	movs	r2, #0
 8003386:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003388:	193b      	adds	r3, r7, r4
 800338a:	4a23      	ldr	r2, [pc, #140]	@ (8003418 <MX_GPIO_Init+0x144>)
 800338c:	0019      	movs	r1, r3
 800338e:	0010      	movs	r0, r2
 8003390:	f001 fa58 	bl	8004844 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8003394:	0021      	movs	r1, r4
 8003396:	193b      	adds	r3, r7, r4
 8003398:	2290      	movs	r2, #144	@ 0x90
 800339a:	0052      	lsls	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800339e:	000c      	movs	r4, r1
 80033a0:	193b      	adds	r3, r7, r4
 80033a2:	2201      	movs	r2, #1
 80033a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a6:	193b      	adds	r3, r7, r4
 80033a8:	2200      	movs	r2, #0
 80033aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	2200      	movs	r2, #0
 80033b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b2:	193a      	adds	r2, r7, r4
 80033b4:	23a0      	movs	r3, #160	@ 0xa0
 80033b6:	05db      	lsls	r3, r3, #23
 80033b8:	0011      	movs	r1, r2
 80033ba:	0018      	movs	r0, r3
 80033bc:	f001 fa42 	bl	8004844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80033c0:	193b      	adds	r3, r7, r4
 80033c2:	2280      	movs	r2, #128	@ 0x80
 80033c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c6:	193b      	adds	r3, r7, r4
 80033c8:	2201      	movs	r2, #1
 80033ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	193b      	adds	r3, r7, r4
 80033ce:	2200      	movs	r2, #0
 80033d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d2:	193b      	adds	r3, r7, r4
 80033d4:	2200      	movs	r2, #0
 80033d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033d8:	193b      	adds	r3, r7, r4
 80033da:	4a0f      	ldr	r2, [pc, #60]	@ (8003418 <MX_GPIO_Init+0x144>)
 80033dc:	0019      	movs	r1, r3
 80033de:	0010      	movs	r0, r2
 80033e0:	f001 fa30 	bl	8004844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033e4:	0021      	movs	r1, r4
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	2240      	movs	r2, #64	@ 0x40
 80033ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	2201      	movs	r2, #1
 80033f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	2200      	movs	r2, #0
 80033f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f8:	187b      	adds	r3, r7, r1
 80033fa:	2200      	movs	r2, #0
 80033fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fe:	187b      	adds	r3, r7, r1
 8003400:	4a06      	ldr	r2, [pc, #24]	@ (800341c <MX_GPIO_Init+0x148>)
 8003402:	0019      	movs	r1, r3
 8003404:	0010      	movs	r0, r2
 8003406:	f001 fa1d 	bl	8004844 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	46bd      	mov	sp, r7
 800340e:	b00b      	add	sp, #44	@ 0x2c
 8003410:	bd90      	pop	{r4, r7, pc}
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	40021000 	.word	0x40021000
 8003418:	50000800 	.word	0x50000800
 800341c:	50000400 	.word	0x50000400

08003420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003424:	b672      	cpsid	i
}
 8003426:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003428:	46c0      	nop			@ (mov r8, r8)
 800342a:	e7fd      	b.n	8003428 <Error_Handler+0x8>

0800342c <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8003430:	2380      	movs	r3, #128	@ 0x80
 8003432:	0059      	lsls	r1, r3, #1
 8003434:	23a0      	movs	r3, #160	@ 0xa0
 8003436:	05db      	lsls	r3, r3, #23
 8003438:	2200      	movs	r2, #0
 800343a:	0018      	movs	r0, r3
 800343c:	f001 fb80 	bl	8004b40 <HAL_GPIO_WritePin>
}
 8003440:	46c0      	nop			@ (mov r8, r8)
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <ST7735_Unselect>:

void ST7735_Unselect() {
 8003446:	b580      	push	{r7, lr}
 8003448:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800344a:	2380      	movs	r3, #128	@ 0x80
 800344c:	0059      	lsls	r1, r3, #1
 800344e:	23a0      	movs	r3, #160	@ 0xa0
 8003450:	05db      	lsls	r3, r3, #23
 8003452:	2201      	movs	r2, #1
 8003454:	0018      	movs	r0, r3
 8003456:	f001 fb73 	bl	8004b40 <HAL_GPIO_WritePin>
}
 800345a:	46c0      	nop			@ (mov r8, r8)
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <ST7735_Reset>:

static void ST7735_Reset() {
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8003464:	4b08      	ldr	r3, [pc, #32]	@ (8003488 <ST7735_Reset+0x28>)
 8003466:	2200      	movs	r2, #0
 8003468:	2140      	movs	r1, #64	@ 0x40
 800346a:	0018      	movs	r0, r3
 800346c:	f001 fb68 	bl	8004b40 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8003470:	2005      	movs	r0, #5
 8003472:	f000 fd6d 	bl	8003f50 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8003476:	4b04      	ldr	r3, [pc, #16]	@ (8003488 <ST7735_Reset+0x28>)
 8003478:	2201      	movs	r2, #1
 800347a:	2140      	movs	r1, #64	@ 0x40
 800347c:	0018      	movs	r0, r3
 800347e:	f001 fb5f 	bl	8004b40 <HAL_GPIO_WritePin>
}
 8003482:	46c0      	nop			@ (mov r8, r8)
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	50000400 	.word	0x50000400

0800348c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	0002      	movs	r2, r0
 8003494:	1dfb      	adds	r3, r7, #7
 8003496:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8003498:	4b08      	ldr	r3, [pc, #32]	@ (80034bc <ST7735_WriteCommand+0x30>)
 800349a:	2200      	movs	r2, #0
 800349c:	2180      	movs	r1, #128	@ 0x80
 800349e:	0018      	movs	r0, r3
 80034a0:	f001 fb4e 	bl	8004b40 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80034a4:	2301      	movs	r3, #1
 80034a6:	425b      	negs	r3, r3
 80034a8:	1df9      	adds	r1, r7, #7
 80034aa:	4805      	ldr	r0, [pc, #20]	@ (80034c0 <ST7735_WriteCommand+0x34>)
 80034ac:	2201      	movs	r2, #1
 80034ae:	f002 fb6f 	bl	8005b90 <HAL_SPI_Transmit>
}
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	46bd      	mov	sp, r7
 80034b6:	b002      	add	sp, #8
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	46c0      	nop			@ (mov r8, r8)
 80034bc:	50000800 	.word	0x50000800
 80034c0:	20000258 	.word	0x20000258

080034c4 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80034ce:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <ST7735_WriteData+0x30>)
 80034d0:	2201      	movs	r2, #1
 80034d2:	2180      	movs	r1, #128	@ 0x80
 80034d4:	0018      	movs	r0, r3
 80034d6:	f001 fb33 	bl	8004b40 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	b29a      	uxth	r2, r3
 80034de:	2301      	movs	r3, #1
 80034e0:	425b      	negs	r3, r3
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4804      	ldr	r0, [pc, #16]	@ (80034f8 <ST7735_WriteData+0x34>)
 80034e6:	f002 fb53 	bl	8005b90 <HAL_SPI_Transmit>
}
 80034ea:	46c0      	nop			@ (mov r8, r8)
 80034ec:	46bd      	mov	sp, r7
 80034ee:	b002      	add	sp, #8
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	46c0      	nop			@ (mov r8, r8)
 80034f4:	50000800 	.word	0x50000800
 80034f8:	20000258 	.word	0x20000258

080034fc <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	1c5a      	adds	r2, r3, #1
 8003508:	607a      	str	r2, [r7, #4]
 800350a:	220f      	movs	r2, #15
 800350c:	18ba      	adds	r2, r7, r2
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8003512:	e04a      	b.n	80035aa <ST7735_ExecuteCommandList+0xae>
        uint8_t cmd = *addr++;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	1c5a      	adds	r2, r3, #1
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	210b      	movs	r1, #11
 800351c:	187a      	adds	r2, r7, r1
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8003522:	187b      	adds	r3, r7, r1
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	0018      	movs	r0, r3
 8003528:	f7ff ffb0 	bl	800348c <ST7735_WriteCommand>

        numArgs = *addr++;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	200a      	movs	r0, #10
 8003534:	183a      	adds	r2, r7, r0
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800353a:	183b      	adds	r3, r7, r0
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	b29a      	uxth	r2, r3
 8003540:	230c      	movs	r3, #12
 8003542:	18fb      	adds	r3, r7, r3
 8003544:	2180      	movs	r1, #128	@ 0x80
 8003546:	400a      	ands	r2, r1
 8003548:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 800354a:	183b      	adds	r3, r7, r0
 800354c:	183a      	adds	r2, r7, r0
 800354e:	7812      	ldrb	r2, [r2, #0]
 8003550:	217f      	movs	r1, #127	@ 0x7f
 8003552:	400a      	ands	r2, r1
 8003554:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8003556:	183b      	adds	r3, r7, r0
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00c      	beq.n	8003578 <ST7735_ExecuteCommandList+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800355e:	0004      	movs	r4, r0
 8003560:	183b      	adds	r3, r7, r0
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	0011      	movs	r1, r2
 8003568:	0018      	movs	r0, r3
 800356a:	f7ff ffab 	bl	80034c4 <ST7735_WriteData>
            addr += numArgs;
 800356e:	193b      	adds	r3, r7, r4
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	18d3      	adds	r3, r2, r3
 8003576:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8003578:	210c      	movs	r1, #12
 800357a:	187b      	adds	r3, r7, r1
 800357c:	881b      	ldrh	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d013      	beq.n	80035aa <ST7735_ExecuteCommandList+0xae>
            ms = *addr++;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	1c5a      	adds	r2, r3, #1
 8003586:	607a      	str	r2, [r7, #4]
 8003588:	781a      	ldrb	r2, [r3, #0]
 800358a:	187b      	adds	r3, r7, r1
 800358c:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800358e:	187b      	adds	r3, r7, r1
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	2bff      	cmp	r3, #255	@ 0xff
 8003594:	d103      	bne.n	800359e <ST7735_ExecuteCommandList+0xa2>
 8003596:	187b      	adds	r3, r7, r1
 8003598:	22fa      	movs	r2, #250	@ 0xfa
 800359a:	0052      	lsls	r2, r2, #1
 800359c:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 800359e:	230c      	movs	r3, #12
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	0018      	movs	r0, r3
 80035a6:	f000 fcd3 	bl	8003f50 <HAL_Delay>
    while(numCommands--) {
 80035aa:	220f      	movs	r2, #15
 80035ac:	18bb      	adds	r3, r7, r2
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	18ba      	adds	r2, r7, r2
 80035b2:	1e59      	subs	r1, r3, #1
 80035b4:	7011      	strb	r1, [r2, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1ac      	bne.n	8003514 <ST7735_ExecuteCommandList+0x18>
        }
    }
}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	46c0      	nop			@ (mov r8, r8)
 80035be:	46bd      	mov	sp, r7
 80035c0:	b005      	add	sp, #20
 80035c2:	bd90      	pop	{r4, r7, pc}

080035c4 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80035c4:	b5b0      	push	{r4, r5, r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	0005      	movs	r5, r0
 80035cc:	000c      	movs	r4, r1
 80035ce:	0010      	movs	r0, r2
 80035d0:	0019      	movs	r1, r3
 80035d2:	1dfb      	adds	r3, r7, #7
 80035d4:	1c2a      	adds	r2, r5, #0
 80035d6:	701a      	strb	r2, [r3, #0]
 80035d8:	1dbb      	adds	r3, r7, #6
 80035da:	1c22      	adds	r2, r4, #0
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	1d7b      	adds	r3, r7, #5
 80035e0:	1c02      	adds	r2, r0, #0
 80035e2:	701a      	strb	r2, [r3, #0]
 80035e4:	1d3b      	adds	r3, r7, #4
 80035e6:	1c0a      	adds	r2, r1, #0
 80035e8:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80035ea:	202a      	movs	r0, #42	@ 0x2a
 80035ec:	f7ff ff4e 	bl	800348c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80035f0:	210c      	movs	r1, #12
 80035f2:	187b      	adds	r3, r7, r1
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
 80035f8:	1dfb      	adds	r3, r7, #7
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	3302      	adds	r3, #2
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	187b      	adds	r3, r7, r1
 8003602:	705a      	strb	r2, [r3, #1]
 8003604:	187b      	adds	r3, r7, r1
 8003606:	2200      	movs	r2, #0
 8003608:	709a      	strb	r2, [r3, #2]
 800360a:	1d7b      	adds	r3, r7, #5
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	3302      	adds	r3, #2
 8003610:	b2da      	uxtb	r2, r3
 8003612:	187b      	adds	r3, r7, r1
 8003614:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8003616:	000c      	movs	r4, r1
 8003618:	187b      	adds	r3, r7, r1
 800361a:	2104      	movs	r1, #4
 800361c:	0018      	movs	r0, r3
 800361e:	f7ff ff51 	bl	80034c4 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8003622:	202b      	movs	r0, #43	@ 0x2b
 8003624:	f7ff ff32 	bl	800348c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8003628:	1dbb      	adds	r3, r7, #6
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	3303      	adds	r3, #3
 800362e:	b2da      	uxtb	r2, r3
 8003630:	0021      	movs	r1, r4
 8003632:	187b      	adds	r3, r7, r1
 8003634:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + ST7735_YSTART;
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	3303      	adds	r3, #3
 800363c:	b2da      	uxtb	r2, r3
 800363e:	187b      	adds	r3, r7, r1
 8003640:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8003642:	187b      	adds	r3, r7, r1
 8003644:	2104      	movs	r1, #4
 8003646:	0018      	movs	r0, r3
 8003648:	f7ff ff3c 	bl	80034c4 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800364c:	202c      	movs	r0, #44	@ 0x2c
 800364e:	f7ff ff1d 	bl	800348c <ST7735_WriteCommand>
}
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	46bd      	mov	sp, r7
 8003656:	b004      	add	sp, #16
 8003658:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800365c <ST7735_Init>:

void ST7735_Init() {
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
    ST7735_Select();
 8003660:	f7ff fee4 	bl	800342c <ST7735_Select>
    ST7735_Reset();
 8003664:	f7ff fefc 	bl	8003460 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8003668:	4b08      	ldr	r3, [pc, #32]	@ (800368c <ST7735_Init+0x30>)
 800366a:	0018      	movs	r0, r3
 800366c:	f7ff ff46 	bl	80034fc <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8003670:	4b07      	ldr	r3, [pc, #28]	@ (8003690 <ST7735_Init+0x34>)
 8003672:	0018      	movs	r0, r3
 8003674:	f7ff ff42 	bl	80034fc <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8003678:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <ST7735_Init+0x38>)
 800367a:	0018      	movs	r0, r3
 800367c:	f7ff ff3e 	bl	80034fc <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8003680:	f7ff fee1 	bl	8003446 <ST7735_Unselect>
}
 8003684:	46c0      	nop			@ (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	46c0      	nop			@ (mov r8, r8)
 800368c:	0800b364 	.word	0x0800b364
 8003690:	0800b3a0 	.word	0x0800b3a0
 8003694:	0800b3b0 	.word	0x0800b3b0

08003698 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003698:	b082      	sub	sp, #8
 800369a:	b5b0      	push	{r4, r5, r7, lr}
 800369c:	b088      	sub	sp, #32
 800369e:	af00      	add	r7, sp, #0
 80036a0:	0004      	movs	r4, r0
 80036a2:	0008      	movs	r0, r1
 80036a4:	0011      	movs	r1, r2
 80036a6:	2204      	movs	r2, #4
 80036a8:	2530      	movs	r5, #48	@ 0x30
 80036aa:	1952      	adds	r2, r2, r5
 80036ac:	19d2      	adds	r2, r2, r7
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	1dbb      	adds	r3, r7, #6
 80036b2:	1c22      	adds	r2, r4, #0
 80036b4:	801a      	strh	r2, [r3, #0]
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	1c02      	adds	r2, r0, #0
 80036ba:	801a      	strh	r2, [r3, #0]
 80036bc:	1cfb      	adds	r3, r7, #3
 80036be:	1c0a      	adds	r2, r1, #0
 80036c0:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80036c2:	1dbb      	adds	r3, r7, #6
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b2d8      	uxtb	r0, r3
 80036c8:	1d3b      	adds	r3, r7, #4
 80036ca:	881b      	ldrh	r3, [r3, #0]
 80036cc:	b2d9      	uxtb	r1, r3
 80036ce:	1dbb      	adds	r3, r7, #6
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	2304      	movs	r3, #4
 80036d6:	195b      	adds	r3, r3, r5
 80036d8:	19db      	adds	r3, r3, r7
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	18d3      	adds	r3, r2, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b2dc      	uxtb	r4, r3
 80036e4:	1d3b      	adds	r3, r7, #4
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	2304      	movs	r3, #4
 80036ec:	195b      	adds	r3, r3, r5
 80036ee:	19db      	adds	r3, r3, r7
 80036f0:	785b      	ldrb	r3, [r3, #1]
 80036f2:	18d3      	adds	r3, r2, r3
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	3b01      	subs	r3, #1
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	0022      	movs	r2, r4
 80036fc:	f7ff ff62 	bl	80035c4 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8003700:	2300      	movs	r3, #0
 8003702:	61fb      	str	r3, [r7, #28]
 8003704:	e053      	b.n	80037ae <ST7735_WriteChar+0x116>
        b = font.data[(ch - 32) * font.height + i];
 8003706:	2304      	movs	r3, #4
 8003708:	2030      	movs	r0, #48	@ 0x30
 800370a:	181b      	adds	r3, r3, r0
 800370c:	19db      	adds	r3, r3, r7
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	1cfb      	adds	r3, r7, #3
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	3b20      	subs	r3, #32
 8003716:	2104      	movs	r1, #4
 8003718:	1809      	adds	r1, r1, r0
 800371a:	19c9      	adds	r1, r1, r7
 800371c:	7849      	ldrb	r1, [r1, #1]
 800371e:	434b      	muls	r3, r1
 8003720:	0019      	movs	r1, r3
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	18cb      	adds	r3, r1, r3
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	18d3      	adds	r3, r2, r3
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800372e:	2300      	movs	r3, #0
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	e030      	b.n	8003796 <ST7735_WriteChar+0xfe>
            if((b << j) & 0x8000)  {
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	409a      	lsls	r2, r3
 800373a:	2380      	movs	r3, #128	@ 0x80
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	4013      	ands	r3, r2
 8003740:	d013      	beq.n	800376a <ST7735_WriteChar+0xd2>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8003742:	203c      	movs	r0, #60	@ 0x3c
 8003744:	183b      	adds	r3, r7, r0
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	0a1b      	lsrs	r3, r3, #8
 800374a:	b29b      	uxth	r3, r3
 800374c:	b2da      	uxtb	r2, r3
 800374e:	2110      	movs	r1, #16
 8003750:	187b      	adds	r3, r7, r1
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	183b      	adds	r3, r7, r0
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	b2da      	uxtb	r2, r3
 800375a:	187b      	adds	r3, r7, r1
 800375c:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 800375e:	187b      	adds	r3, r7, r1
 8003760:	2102      	movs	r1, #2
 8003762:	0018      	movs	r0, r3
 8003764:	f7ff feae 	bl	80034c4 <ST7735_WriteData>
 8003768:	e012      	b.n	8003790 <ST7735_WriteChar+0xf8>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800376a:	2040      	movs	r0, #64	@ 0x40
 800376c:	183b      	adds	r3, r7, r0
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	0a1b      	lsrs	r3, r3, #8
 8003772:	b29b      	uxth	r3, r3
 8003774:	b2da      	uxtb	r2, r3
 8003776:	210c      	movs	r1, #12
 8003778:	187b      	adds	r3, r7, r1
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	183b      	adds	r3, r7, r0
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	b2da      	uxtb	r2, r3
 8003782:	187b      	adds	r3, r7, r1
 8003784:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 8003786:	187b      	adds	r3, r7, r1
 8003788:	2102      	movs	r1, #2
 800378a:	0018      	movs	r0, r3
 800378c:	f7ff fe9a 	bl	80034c4 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	3301      	adds	r3, #1
 8003794:	61bb      	str	r3, [r7, #24]
 8003796:	2304      	movs	r3, #4
 8003798:	2230      	movs	r2, #48	@ 0x30
 800379a:	189b      	adds	r3, r3, r2
 800379c:	19db      	adds	r3, r3, r7
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	001a      	movs	r2, r3
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d3c5      	bcc.n	8003734 <ST7735_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	3301      	adds	r3, #1
 80037ac:	61fb      	str	r3, [r7, #28]
 80037ae:	2304      	movs	r3, #4
 80037b0:	2230      	movs	r2, #48	@ 0x30
 80037b2:	189b      	adds	r3, r3, r2
 80037b4:	19db      	adds	r3, r3, r7
 80037b6:	785b      	ldrb	r3, [r3, #1]
 80037b8:	001a      	movs	r2, r3
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	4293      	cmp	r3, r2
 80037be:	d3a2      	bcc.n	8003706 <ST7735_WriteChar+0x6e>
            }
        }
    }
}
 80037c0:	46c0      	nop			@ (mov r8, r8)
 80037c2:	46c0      	nop			@ (mov r8, r8)
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b008      	add	sp, #32
 80037c8:	bcb0      	pop	{r4, r5, r7}
 80037ca:	bc08      	pop	{r3}
 80037cc:	b002      	add	sp, #8
 80037ce:	4718      	bx	r3

080037d0 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80037d0:	b082      	sub	sp, #8
 80037d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037d4:	b087      	sub	sp, #28
 80037d6:	af04      	add	r7, sp, #16
 80037d8:	603a      	str	r2, [r7, #0]
 80037da:	2204      	movs	r2, #4
 80037dc:	2418      	movs	r4, #24
 80037de:	1912      	adds	r2, r2, r4
 80037e0:	2408      	movs	r4, #8
 80037e2:	46a4      	mov	ip, r4
 80037e4:	44bc      	add	ip, r7
 80037e6:	4462      	add	r2, ip
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	1dbb      	adds	r3, r7, #6
 80037ec:	1c02      	adds	r2, r0, #0
 80037ee:	801a      	strh	r2, [r3, #0]
 80037f0:	1d3b      	adds	r3, r7, #4
 80037f2:	1c0a      	adds	r2, r1, #0
 80037f4:	801a      	strh	r2, [r3, #0]
    ST7735_Select();
 80037f6:	f7ff fe19 	bl	800342c <ST7735_Select>

    while(*str) {
 80037fa:	e060      	b.n	80038be <ST7735_WriteString+0xee>
        if(x + font.width >= ST7735_WIDTH) {
 80037fc:	1dbb      	adds	r3, r7, #6
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	2204      	movs	r2, #4
 8003802:	2018      	movs	r0, #24
 8003804:	1812      	adds	r2, r2, r0
 8003806:	2108      	movs	r1, #8
 8003808:	468c      	mov	ip, r1
 800380a:	44bc      	add	ip, r7
 800380c:	4462      	add	r2, ip
 800380e:	7812      	ldrb	r2, [r2, #0]
 8003810:	189b      	adds	r3, r3, r2
 8003812:	2b7f      	cmp	r3, #127	@ 0x7f
 8003814:	dd23      	ble.n	800385e <ST7735_WriteString+0x8e>
            x = 0;
 8003816:	1dbb      	adds	r3, r7, #6
 8003818:	2200      	movs	r2, #0
 800381a:	801a      	strh	r2, [r3, #0]
            y += font.height;
 800381c:	2304      	movs	r3, #4
 800381e:	181b      	adds	r3, r3, r0
 8003820:	2208      	movs	r2, #8
 8003822:	4694      	mov	ip, r2
 8003824:	44bc      	add	ip, r7
 8003826:	4463      	add	r3, ip
 8003828:	785b      	ldrb	r3, [r3, #1]
 800382a:	0019      	movs	r1, r3
 800382c:	1d3b      	adds	r3, r7, #4
 800382e:	1d3a      	adds	r2, r7, #4
 8003830:	8812      	ldrh	r2, [r2, #0]
 8003832:	188a      	adds	r2, r1, r2
 8003834:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= ST7735_HEIGHT) {
 8003836:	1d3b      	adds	r3, r7, #4
 8003838:	881b      	ldrh	r3, [r3, #0]
 800383a:	2204      	movs	r2, #4
 800383c:	1812      	adds	r2, r2, r0
 800383e:	2108      	movs	r1, #8
 8003840:	468c      	mov	ip, r1
 8003842:	44bc      	add	ip, r7
 8003844:	4462      	add	r2, ip
 8003846:	7852      	ldrb	r2, [r2, #1]
 8003848:	189b      	adds	r3, r3, r2
 800384a:	2b7f      	cmp	r3, #127	@ 0x7f
 800384c:	dc3c      	bgt.n	80038c8 <ST7735_WriteString+0xf8>
                break;
            }

            if(*str == ' ') {
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b20      	cmp	r3, #32
 8003854:	d103      	bne.n	800385e <ST7735_WriteString+0x8e>
                // skip spaces in the beginning of the new line
                str++;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	3301      	adds	r3, #1
 800385a:	603b      	str	r3, [r7, #0]
                continue;
 800385c:	e02f      	b.n	80038be <ST7735_WriteString+0xee>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	781d      	ldrb	r5, [r3, #0]
 8003862:	2304      	movs	r3, #4
 8003864:	2618      	movs	r6, #24
 8003866:	199b      	adds	r3, r3, r6
 8003868:	2208      	movs	r2, #8
 800386a:	4694      	mov	ip, r2
 800386c:	44bc      	add	ip, r7
 800386e:	4463      	add	r3, ip
 8003870:	1d3a      	adds	r2, r7, #4
 8003872:	8814      	ldrh	r4, [r2, #0]
 8003874:	1dba      	adds	r2, r7, #6
 8003876:	8810      	ldrh	r0, [r2, #0]
 8003878:	2228      	movs	r2, #40	@ 0x28
 800387a:	2108      	movs	r1, #8
 800387c:	1852      	adds	r2, r2, r1
 800387e:	19d2      	adds	r2, r2, r7
 8003880:	8812      	ldrh	r2, [r2, #0]
 8003882:	9202      	str	r2, [sp, #8]
 8003884:	2224      	movs	r2, #36	@ 0x24
 8003886:	1852      	adds	r2, r2, r1
 8003888:	19d2      	adds	r2, r2, r7
 800388a:	8812      	ldrh	r2, [r2, #0]
 800388c:	9201      	str	r2, [sp, #4]
 800388e:	466a      	mov	r2, sp
 8003890:	6859      	ldr	r1, [r3, #4]
 8003892:	6011      	str	r1, [r2, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	002a      	movs	r2, r5
 8003898:	0021      	movs	r1, r4
 800389a:	f7ff fefd 	bl	8003698 <ST7735_WriteChar>
        x += font.width;
 800389e:	2304      	movs	r3, #4
 80038a0:	199b      	adds	r3, r3, r6
 80038a2:	2208      	movs	r2, #8
 80038a4:	4694      	mov	ip, r2
 80038a6:	44bc      	add	ip, r7
 80038a8:	4463      	add	r3, ip
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	0019      	movs	r1, r3
 80038ae:	1dbb      	adds	r3, r7, #6
 80038b0:	1dba      	adds	r2, r7, #6
 80038b2:	8812      	ldrh	r2, [r2, #0]
 80038b4:	188a      	adds	r2, r1, r2
 80038b6:	801a      	strh	r2, [r3, #0]
        str++;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	3301      	adds	r3, #1
 80038bc:	603b      	str	r3, [r7, #0]
    while(*str) {
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d19a      	bne.n	80037fc <ST7735_WriteString+0x2c>
 80038c6:	e000      	b.n	80038ca <ST7735_WriteString+0xfa>
                break;
 80038c8:	46c0      	nop			@ (mov r8, r8)
    }

    ST7735_Unselect();
 80038ca:	f7ff fdbc 	bl	8003446 <ST7735_Unselect>
}
 80038ce:	46c0      	nop			@ (mov r8, r8)
 80038d0:	46bd      	mov	sp, r7
 80038d2:	b003      	add	sp, #12
 80038d4:	bcf0      	pop	{r4, r5, r6, r7}
 80038d6:	bc08      	pop	{r3}
 80038d8:	b002      	add	sp, #8
 80038da:	4718      	bx	r3

080038dc <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80038dc:	b5b0      	push	{r4, r5, r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	0005      	movs	r5, r0
 80038e4:	000c      	movs	r4, r1
 80038e6:	0010      	movs	r0, r2
 80038e8:	0019      	movs	r1, r3
 80038ea:	1dbb      	adds	r3, r7, #6
 80038ec:	1c2a      	adds	r2, r5, #0
 80038ee:	801a      	strh	r2, [r3, #0]
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	1c22      	adds	r2, r4, #0
 80038f4:	801a      	strh	r2, [r3, #0]
 80038f6:	1cbb      	adds	r3, r7, #2
 80038f8:	1c02      	adds	r2, r0, #0
 80038fa:	801a      	strh	r2, [r3, #0]
 80038fc:	003b      	movs	r3, r7
 80038fe:	1c0a      	adds	r2, r1, #0
 8003900:	801a      	strh	r2, [r3, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003902:	1dbb      	adds	r3, r7, #6
 8003904:	881b      	ldrh	r3, [r3, #0]
 8003906:	2b7f      	cmp	r3, #127	@ 0x7f
 8003908:	d900      	bls.n	800390c <ST7735_FillRectangle+0x30>
 800390a:	e078      	b.n	80039fe <ST7735_FillRectangle+0x122>
 800390c:	1d3b      	adds	r3, r7, #4
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	2b7f      	cmp	r3, #127	@ 0x7f
 8003912:	d900      	bls.n	8003916 <ST7735_FillRectangle+0x3a>
 8003914:	e073      	b.n	80039fe <ST7735_FillRectangle+0x122>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8003916:	1dbb      	adds	r3, r7, #6
 8003918:	881a      	ldrh	r2, [r3, #0]
 800391a:	1cbb      	adds	r3, r7, #2
 800391c:	881b      	ldrh	r3, [r3, #0]
 800391e:	18d3      	adds	r3, r2, r3
 8003920:	2b80      	cmp	r3, #128	@ 0x80
 8003922:	dd05      	ble.n	8003930 <ST7735_FillRectangle+0x54>
 8003924:	1cbb      	adds	r3, r7, #2
 8003926:	1dba      	adds	r2, r7, #6
 8003928:	8812      	ldrh	r2, [r2, #0]
 800392a:	2180      	movs	r1, #128	@ 0x80
 800392c:	1a8a      	subs	r2, r1, r2
 800392e:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003930:	1d3b      	adds	r3, r7, #4
 8003932:	881a      	ldrh	r2, [r3, #0]
 8003934:	003b      	movs	r3, r7
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	18d3      	adds	r3, r2, r3
 800393a:	2b80      	cmp	r3, #128	@ 0x80
 800393c:	dd05      	ble.n	800394a <ST7735_FillRectangle+0x6e>
 800393e:	003b      	movs	r3, r7
 8003940:	1d3a      	adds	r2, r7, #4
 8003942:	8812      	ldrh	r2, [r2, #0]
 8003944:	2180      	movs	r1, #128	@ 0x80
 8003946:	1a8a      	subs	r2, r1, r2
 8003948:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 800394a:	f7ff fd6f 	bl	800342c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800394e:	1dbb      	adds	r3, r7, #6
 8003950:	881b      	ldrh	r3, [r3, #0]
 8003952:	b2d8      	uxtb	r0, r3
 8003954:	1d3b      	adds	r3, r7, #4
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	b2d9      	uxtb	r1, r3
 800395a:	1dbb      	adds	r3, r7, #6
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	b2da      	uxtb	r2, r3
 8003960:	1cbb      	adds	r3, r7, #2
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	b2db      	uxtb	r3, r3
 8003966:	18d3      	adds	r3, r2, r3
 8003968:	b2db      	uxtb	r3, r3
 800396a:	3b01      	subs	r3, #1
 800396c:	b2dc      	uxtb	r4, r3
 800396e:	1d3b      	adds	r3, r7, #4
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	b2da      	uxtb	r2, r3
 8003974:	003b      	movs	r3, r7
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	18d3      	adds	r3, r2, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b2db      	uxtb	r3, r3
 8003982:	0022      	movs	r2, r4
 8003984:	f7ff fe1e 	bl	80035c4 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8003988:	2120      	movs	r1, #32
 800398a:	187b      	adds	r3, r7, r1
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	0a1b      	lsrs	r3, r3, #8
 8003990:	b29b      	uxth	r3, r3
 8003992:	b2da      	uxtb	r2, r3
 8003994:	200c      	movs	r0, #12
 8003996:	183b      	adds	r3, r7, r0
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	187b      	adds	r3, r7, r1
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	b2da      	uxtb	r2, r3
 80039a0:	183b      	adds	r3, r7, r0
 80039a2:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80039a4:	4b18      	ldr	r3, [pc, #96]	@ (8003a08 <ST7735_FillRectangle+0x12c>)
 80039a6:	2201      	movs	r2, #1
 80039a8:	2180      	movs	r1, #128	@ 0x80
 80039aa:	0018      	movs	r0, r3
 80039ac:	f001 f8c8 	bl	8004b40 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80039b0:	1d3b      	adds	r3, r7, #4
 80039b2:	003a      	movs	r2, r7
 80039b4:	8812      	ldrh	r2, [r2, #0]
 80039b6:	801a      	strh	r2, [r3, #0]
 80039b8:	e01a      	b.n	80039f0 <ST7735_FillRectangle+0x114>
        for(x = w; x > 0; x--) {
 80039ba:	1dbb      	adds	r3, r7, #6
 80039bc:	1cba      	adds	r2, r7, #2
 80039be:	8812      	ldrh	r2, [r2, #0]
 80039c0:	801a      	strh	r2, [r3, #0]
 80039c2:	e00c      	b.n	80039de <ST7735_FillRectangle+0x102>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80039c4:	2301      	movs	r3, #1
 80039c6:	425b      	negs	r3, r3
 80039c8:	220c      	movs	r2, #12
 80039ca:	18b9      	adds	r1, r7, r2
 80039cc:	480f      	ldr	r0, [pc, #60]	@ (8003a0c <ST7735_FillRectangle+0x130>)
 80039ce:	2202      	movs	r2, #2
 80039d0:	f002 f8de 	bl	8005b90 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80039d4:	1dbb      	adds	r3, r7, #6
 80039d6:	881a      	ldrh	r2, [r3, #0]
 80039d8:	1dbb      	adds	r3, r7, #6
 80039da:	3a01      	subs	r2, #1
 80039dc:	801a      	strh	r2, [r3, #0]
 80039de:	1dbb      	adds	r3, r7, #6
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1ee      	bne.n	80039c4 <ST7735_FillRectangle+0xe8>
    for(y = h; y > 0; y--) {
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	1d3b      	adds	r3, r7, #4
 80039ec:	3a01      	subs	r2, #1
 80039ee:	801a      	strh	r2, [r3, #0]
 80039f0:	1d3b      	adds	r3, r7, #4
 80039f2:	881b      	ldrh	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e0      	bne.n	80039ba <ST7735_FillRectangle+0xde>
        }
    }

    ST7735_Unselect();
 80039f8:	f7ff fd25 	bl	8003446 <ST7735_Unselect>
 80039fc:	e000      	b.n	8003a00 <ST7735_FillRectangle+0x124>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80039fe:	46c0      	nop			@ (mov r8, r8)
}
 8003a00:	46bd      	mov	sp, r7
 8003a02:	b004      	add	sp, #16
 8003a04:	bdb0      	pop	{r4, r5, r7, pc}
 8003a06:	46c0      	nop			@ (mov r8, r8)
 8003a08:	50000800 	.word	0x50000800
 8003a0c:	20000258 	.word	0x20000258

08003a10 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	0002      	movs	r2, r0
 8003a18:	1dbb      	adds	r3, r7, #6
 8003a1a:	801a      	strh	r2, [r3, #0]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8003a1c:	1dbb      	adds	r3, r7, #6
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	2380      	movs	r3, #128	@ 0x80
 8003a24:	2280      	movs	r2, #128	@ 0x80
 8003a26:	2100      	movs	r1, #0
 8003a28:	2000      	movs	r0, #0
 8003a2a:	f7ff ff57 	bl	80038dc <ST7735_FillRectangle>
}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b002      	add	sp, #8
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a3c:	4b07      	ldr	r3, [pc, #28]	@ (8003a5c <HAL_MspInit+0x24>)
 8003a3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a40:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_MspInit+0x24>)
 8003a42:	2101      	movs	r1, #1
 8003a44:	430a      	orrs	r2, r1
 8003a46:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a48:	4b04      	ldr	r3, [pc, #16]	@ (8003a5c <HAL_MspInit+0x24>)
 8003a4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a4c:	4b03      	ldr	r3, [pc, #12]	@ (8003a5c <HAL_MspInit+0x24>)
 8003a4e:	2180      	movs	r1, #128	@ 0x80
 8003a50:	0549      	lsls	r1, r1, #21
 8003a52:	430a      	orrs	r2, r1
 8003a54:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40021000 	.word	0x40021000

08003a60 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a60:	b590      	push	{r4, r7, lr}
 8003a62:	b089      	sub	sp, #36	@ 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a68:	240c      	movs	r4, #12
 8003a6a:	193b      	adds	r3, r7, r4
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	2314      	movs	r3, #20
 8003a70:	001a      	movs	r2, r3
 8003a72:	2100      	movs	r1, #0
 8003a74:	f003 fed4 	bl	8007820 <memset>
  if(hadc->Instance==ADC1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a14      	ldr	r2, [pc, #80]	@ (8003ad0 <HAL_ADC_MspInit+0x70>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d122      	bne.n	8003ac8 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a82:	4b14      	ldr	r3, [pc, #80]	@ (8003ad4 <HAL_ADC_MspInit+0x74>)
 8003a84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a86:	4b13      	ldr	r3, [pc, #76]	@ (8003ad4 <HAL_ADC_MspInit+0x74>)
 8003a88:	2180      	movs	r1, #128	@ 0x80
 8003a8a:	0089      	lsls	r1, r1, #2
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a90:	4b10      	ldr	r3, [pc, #64]	@ (8003ad4 <HAL_ADC_MspInit+0x74>)
 8003a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a94:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad4 <HAL_ADC_MspInit+0x74>)
 8003a96:	2101      	movs	r1, #1
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <HAL_ADC_MspInit+0x74>)
 8003a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003aa8:	193b      	adds	r3, r7, r4
 8003aaa:	2203      	movs	r2, #3
 8003aac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aae:	193b      	adds	r3, r7, r4
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aba:	193a      	adds	r2, r7, r4
 8003abc:	23a0      	movs	r3, #160	@ 0xa0
 8003abe:	05db      	lsls	r3, r3, #23
 8003ac0:	0011      	movs	r1, r2
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f000 febe 	bl	8004844 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003ac8:	46c0      	nop			@ (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b009      	add	sp, #36	@ 0x24
 8003ace:	bd90      	pop	{r4, r7, pc}
 8003ad0:	40012400 	.word	0x40012400
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ad8:	b590      	push	{r4, r7, lr}
 8003ada:	b08b      	sub	sp, #44	@ 0x2c
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	2414      	movs	r4, #20
 8003ae2:	193b      	adds	r3, r7, r4
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	2314      	movs	r3, #20
 8003ae8:	001a      	movs	r2, r3
 8003aea:	2100      	movs	r1, #0
 8003aec:	f003 fe98 	bl	8007820 <memset>
  if(hspi->Instance==SPI2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a28      	ldr	r2, [pc, #160]	@ (8003b98 <HAL_SPI_MspInit+0xc0>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d14a      	bne.n	8003b90 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003afa:	4b28      	ldr	r3, [pc, #160]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003afe:	4b27      	ldr	r3, [pc, #156]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b00:	2180      	movs	r1, #128	@ 0x80
 8003b02:	01c9      	lsls	r1, r1, #7
 8003b04:	430a      	orrs	r2, r1
 8003b06:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b08:	4b24      	ldr	r3, [pc, #144]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0c:	4b23      	ldr	r3, [pc, #140]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b0e:	2104      	movs	r1, #4
 8003b10:	430a      	orrs	r2, r1
 8003b12:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b14:	4b21      	ldr	r3, [pc, #132]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	2204      	movs	r2, #4
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b20:	4b1e      	ldr	r3, [pc, #120]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b24:	4b1d      	ldr	r3, [pc, #116]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b26:	2102      	movs	r1, #2
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b9c <HAL_SPI_MspInit+0xc4>)
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	2202      	movs	r2, #2
 8003b32:	4013      	ands	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b38:	193b      	adds	r3, r7, r4
 8003b3a:	2208      	movs	r2, #8
 8003b3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3e:	193b      	adds	r3, r7, r4
 8003b40:	2202      	movs	r2, #2
 8003b42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b44:	193b      	adds	r3, r7, r4
 8003b46:	2200      	movs	r2, #0
 8003b48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b4a:	193b      	adds	r3, r7, r4
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI2;
 8003b50:	193b      	adds	r3, r7, r4
 8003b52:	2202      	movs	r2, #2
 8003b54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b56:	193b      	adds	r3, r7, r4
 8003b58:	4a11      	ldr	r2, [pc, #68]	@ (8003ba0 <HAL_SPI_MspInit+0xc8>)
 8003b5a:	0019      	movs	r1, r3
 8003b5c:	0010      	movs	r0, r2
 8003b5e:	f000 fe71 	bl	8004844 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b62:	0021      	movs	r1, r4
 8003b64:	187b      	adds	r3, r7, r1
 8003b66:	2280      	movs	r2, #128	@ 0x80
 8003b68:	00d2      	lsls	r2, r2, #3
 8003b6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6c:	187b      	adds	r3, r7, r1
 8003b6e:	2202      	movs	r2, #2
 8003b70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b72:	187b      	adds	r3, r7, r1
 8003b74:	2200      	movs	r2, #0
 8003b76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b78:	187b      	adds	r3, r7, r1
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b7e:	187b      	adds	r3, r7, r1
 8003b80:	2205      	movs	r2, #5
 8003b82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b84:	187b      	adds	r3, r7, r1
 8003b86:	4a07      	ldr	r2, [pc, #28]	@ (8003ba4 <HAL_SPI_MspInit+0xcc>)
 8003b88:	0019      	movs	r1, r3
 8003b8a:	0010      	movs	r0, r2
 8003b8c:	f000 fe5a 	bl	8004844 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003b90:	46c0      	nop			@ (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b00b      	add	sp, #44	@ 0x2c
 8003b96:	bd90      	pop	{r4, r7, pc}
 8003b98:	40003800 	.word	0x40003800
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	50000800 	.word	0x50000800
 8003ba4:	50000400 	.word	0x50000400

08003ba8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b089      	sub	sp, #36	@ 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb0:	240c      	movs	r4, #12
 8003bb2:	193b      	adds	r3, r7, r4
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	2314      	movs	r3, #20
 8003bb8:	001a      	movs	r2, r3
 8003bba:	2100      	movs	r1, #0
 8003bbc:	f003 fe30 	bl	8007820 <memset>
  if(huart->Instance==USART2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a18      	ldr	r2, [pc, #96]	@ (8003c28 <HAL_UART_MspInit+0x80>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d129      	bne.n	8003c1e <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bca:	4b18      	ldr	r3, [pc, #96]	@ (8003c2c <HAL_UART_MspInit+0x84>)
 8003bcc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bce:	4b17      	ldr	r3, [pc, #92]	@ (8003c2c <HAL_UART_MspInit+0x84>)
 8003bd0:	2180      	movs	r1, #128	@ 0x80
 8003bd2:	0289      	lsls	r1, r1, #10
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd8:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <HAL_UART_MspInit+0x84>)
 8003bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bdc:	4b13      	ldr	r3, [pc, #76]	@ (8003c2c <HAL_UART_MspInit+0x84>)
 8003bde:	2101      	movs	r1, #1
 8003be0:	430a      	orrs	r2, r1
 8003be2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003be4:	4b11      	ldr	r3, [pc, #68]	@ (8003c2c <HAL_UART_MspInit+0x84>)
 8003be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be8:	2201      	movs	r2, #1
 8003bea:	4013      	ands	r3, r2
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003bf0:	0021      	movs	r1, r4
 8003bf2:	187b      	adds	r3, r7, r1
 8003bf4:	220c      	movs	r2, #12
 8003bf6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf8:	187b      	adds	r3, r7, r1
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	2200      	movs	r2, #0
 8003c02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c04:	187b      	adds	r3, r7, r1
 8003c06:	2203      	movs	r2, #3
 8003c08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003c0a:	187b      	adds	r3, r7, r1
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c10:	187a      	adds	r2, r7, r1
 8003c12:	23a0      	movs	r3, #160	@ 0xa0
 8003c14:	05db      	lsls	r3, r3, #23
 8003c16:	0011      	movs	r1, r2
 8003c18:	0018      	movs	r0, r3
 8003c1a:	f000 fe13 	bl	8004844 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b009      	add	sp, #36	@ 0x24
 8003c24:	bd90      	pop	{r4, r7, pc}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	40004400 	.word	0x40004400
 8003c2c:	40021000 	.word	0x40021000

08003c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c34:	46c0      	nop			@ (mov r8, r8)
 8003c36:	e7fd      	b.n	8003c34 <NMI_Handler+0x4>

08003c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c3c:	46c0      	nop			@ (mov r8, r8)
 8003c3e:	e7fd      	b.n	8003c3c <HardFault_Handler+0x4>

08003c40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003c44:	46c0      	nop			@ (mov r8, r8)
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c4e:	46c0      	nop			@ (mov r8, r8)
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c58:	f000 f95e 	bl	8003f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */


  counter++;
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <SysTick_Handler+0x38>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	4b0a      	ldr	r3, [pc, #40]	@ (8003c8c <SysTick_Handler+0x38>)
 8003c64:	601a      	str	r2, [r3, #0]
  if (counter == 10000) {
 8003c66:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <SysTick_Handler+0x38>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a09      	ldr	r2, [pc, #36]	@ (8003c90 <SysTick_Handler+0x3c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d102      	bne.n	8003c76 <SysTick_Handler+0x22>

	  counter = 0;  // reset counter every 10 seconds
 8003c70:	4b06      	ldr	r3, [pc, #24]	@ (8003c8c <SysTick_Handler+0x38>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
  }

  if (counter % 1000 == 0) {
 8003c76:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <SysTick_Handler+0x38>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	22fa      	movs	r2, #250	@ 0xfa
 8003c7c:	0091      	lsls	r1, r2, #2
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f7fc fbce 	bl	8000420 <__aeabi_idivmod>
  }



  /* USER CODE END SysTick_IRQn 1 */
}
 8003c84:	46c0      	nop			@ (mov r8, r8)
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	46c0      	nop			@ (mov r8, r8)
 8003c8c:	20000400 	.word	0x20000400
 8003c90:	00002710 	.word	0x00002710

08003c94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  return 1;
 8003c98:	2301      	movs	r3, #1
}
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <_kill>:

int _kill(int pid, int sig)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003caa:	f003 fe25 	bl	80078f8 <__errno>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	2216      	movs	r2, #22
 8003cb2:	601a      	str	r2, [r3, #0]
  return -1;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	425b      	negs	r3, r3
}
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b002      	add	sp, #8
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <_exit>:

void _exit (int status)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003cc8:	2301      	movs	r3, #1
 8003cca:	425a      	negs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	0011      	movs	r1, r2
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f7ff ffe5 	bl	8003ca0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cd6:	46c0      	nop			@ (mov r8, r8)
 8003cd8:	e7fd      	b.n	8003cd6 <_exit+0x16>

08003cda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b086      	sub	sp, #24
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	60f8      	str	r0, [r7, #12]
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	e00a      	b.n	8003d02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cec:	e000      	b.n	8003cf0 <_read+0x16>
 8003cee:	bf00      	nop
 8003cf0:	0001      	movs	r1, r0
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	1c5a      	adds	r2, r3, #1
 8003cf6:	60ba      	str	r2, [r7, #8]
 8003cf8:	b2ca      	uxtb	r2, r1
 8003cfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	dbf0      	blt.n	8003cec <_read+0x12>
  }

  return len;
 8003d0a:	687b      	ldr	r3, [r7, #4]
}
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b006      	add	sp, #24
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	e009      	b.n	8003d3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	1c5a      	adds	r2, r3, #1
 8003d2a:	60ba      	str	r2, [r7, #8]
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	0018      	movs	r0, r3
 8003d30:	e000      	b.n	8003d34 <_write+0x20>
 8003d32:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	3301      	adds	r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	dbf1      	blt.n	8003d26 <_write+0x12>
  }
  return len;
 8003d42:	687b      	ldr	r3, [r7, #4]
}
 8003d44:	0018      	movs	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b006      	add	sp, #24
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <_close>:

int _close(int file)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d54:	2301      	movs	r3, #1
 8003d56:	425b      	negs	r3, r3
}
 8003d58:	0018      	movs	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2280      	movs	r2, #128	@ 0x80
 8003d6e:	0192      	lsls	r2, r2, #6
 8003d70:	605a      	str	r2, [r3, #4]
  return 0;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	0018      	movs	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <_isatty>:

int _isatty(int file)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d84:	2301      	movs	r3, #1
}
 8003d86:	0018      	movs	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b002      	add	sp, #8
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b084      	sub	sp, #16
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	60f8      	str	r0, [r7, #12]
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b004      	add	sp, #16
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dac:	4a14      	ldr	r2, [pc, #80]	@ (8003e00 <_sbrk+0x5c>)
 8003dae:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <_sbrk+0x60>)
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003db8:	4b13      	ldr	r3, [pc, #76]	@ (8003e08 <_sbrk+0x64>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d102      	bne.n	8003dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dc0:	4b11      	ldr	r3, [pc, #68]	@ (8003e08 <_sbrk+0x64>)
 8003dc2:	4a12      	ldr	r2, [pc, #72]	@ (8003e0c <_sbrk+0x68>)
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dc6:	4b10      	ldr	r3, [pc, #64]	@ (8003e08 <_sbrk+0x64>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	18d3      	adds	r3, r2, r3
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d207      	bcs.n	8003de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dd4:	f003 fd90 	bl	80078f8 <__errno>
 8003dd8:	0003      	movs	r3, r0
 8003dda:	220c      	movs	r2, #12
 8003ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dde:	2301      	movs	r3, #1
 8003de0:	425b      	negs	r3, r3
 8003de2:	e009      	b.n	8003df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003de4:	4b08      	ldr	r3, [pc, #32]	@ (8003e08 <_sbrk+0x64>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dea:	4b07      	ldr	r3, [pc, #28]	@ (8003e08 <_sbrk+0x64>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	18d2      	adds	r2, r2, r3
 8003df2:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <_sbrk+0x64>)
 8003df4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003df6:	68fb      	ldr	r3, [r7, #12]
}
 8003df8:	0018      	movs	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	b006      	add	sp, #24
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20005000 	.word	0x20005000
 8003e04:	00000400 	.word	0x00000400
 8003e08:	20000530 	.word	0x20000530
 8003e0c:	20000688 	.word	0x20000688

08003e10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e14:	46c0      	nop			@ (mov r8, r8)
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
	...

08003e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003e1c:	480d      	ldr	r0, [pc, #52]	@ (8003e54 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003e1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003e20:	f7ff fff6 	bl	8003e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e24:	480c      	ldr	r0, [pc, #48]	@ (8003e58 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e26:	490d      	ldr	r1, [pc, #52]	@ (8003e5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e28:	4a0d      	ldr	r2, [pc, #52]	@ (8003e60 <LoopForever+0xe>)
  movs r3, #0
 8003e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e2c:	e002      	b.n	8003e34 <LoopCopyDataInit>

08003e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e32:	3304      	adds	r3, #4

08003e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e38:	d3f9      	bcc.n	8003e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8003e68 <LoopForever+0x16>)
  movs r3, #0
 8003e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e40:	e001      	b.n	8003e46 <LoopFillZerobss>

08003e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e44:	3204      	adds	r2, #4

08003e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e48:	d3fb      	bcc.n	8003e42 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8003e4a:	f003 fd5b 	bl	8007904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e4e:	f7ff f819 	bl	8002e84 <main>

08003e52 <LoopForever>:

LoopForever:
    b LoopForever
 8003e52:	e7fe      	b.n	8003e52 <LoopForever>
   ldr   r0, =_estack
 8003e54:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e5c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003e60:	0800b810 	.word	0x0800b810
  ldr r2, =_sbss
 8003e64:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003e68:	20000684 	.word	0x20000684

08003e6c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e6c:	e7fe      	b.n	8003e6c <ADC1_COMP_IRQHandler>
	...

08003e70 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e76:	1dfb      	adds	r3, r7, #7
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003eac <HAL_Init+0x3c>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <HAL_Init+0x3c>)
 8003e82:	2140      	movs	r1, #64	@ 0x40
 8003e84:	430a      	orrs	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f000 f811 	bl	8003eb0 <HAL_InitTick>
 8003e8e:	1e03      	subs	r3, r0, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003e92:	1dfb      	adds	r3, r7, #7
 8003e94:	2201      	movs	r2, #1
 8003e96:	701a      	strb	r2, [r3, #0]
 8003e98:	e001      	b.n	8003e9e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e9a:	f7ff fdcd 	bl	8003a38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e9e:	1dfb      	adds	r3, r7, #7
 8003ea0:	781b      	ldrb	r3, [r3, #0]
}
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b002      	add	sp, #8
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	40022000 	.word	0x40022000

08003eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eb0:	b590      	push	{r4, r7, lr}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003eb8:	4b14      	ldr	r3, [pc, #80]	@ (8003f0c <HAL_InitTick+0x5c>)
 8003eba:	681c      	ldr	r4, [r3, #0]
 8003ebc:	4b14      	ldr	r3, [pc, #80]	@ (8003f10 <HAL_InitTick+0x60>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	0019      	movs	r1, r3
 8003ec2:	23fa      	movs	r3, #250	@ 0xfa
 8003ec4:	0098      	lsls	r0, r3, #2
 8003ec6:	f7fc f93b 	bl	8000140 <__udivsi3>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	0019      	movs	r1, r3
 8003ece:	0020      	movs	r0, r4
 8003ed0:	f7fc f936 	bl	8000140 <__udivsi3>
 8003ed4:	0003      	movs	r3, r0
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f000 fca7 	bl	800482a <HAL_SYSTICK_Config>
 8003edc:	1e03      	subs	r3, r0, #0
 8003ede:	d001      	beq.n	8003ee4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e00f      	b.n	8003f04 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d80b      	bhi.n	8003f02 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	2301      	movs	r3, #1
 8003eee:	425b      	negs	r3, r3
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	0018      	movs	r0, r3
 8003ef4:	f000 fc84 	bl	8004800 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ef8:	4b06      	ldr	r3, [pc, #24]	@ (8003f14 <HAL_InitTick+0x64>)
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
 8003f00:	e000      	b.n	8003f04 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
}
 8003f04:	0018      	movs	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	b003      	add	sp, #12
 8003f0a:	bd90      	pop	{r4, r7, pc}
 8003f0c:	2000000c 	.word	0x2000000c
 8003f10:	20000014 	.word	0x20000014
 8003f14:	20000010 	.word	0x20000010

08003f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f1c:	4b05      	ldr	r3, [pc, #20]	@ (8003f34 <HAL_IncTick+0x1c>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	001a      	movs	r2, r3
 8003f22:	4b05      	ldr	r3, [pc, #20]	@ (8003f38 <HAL_IncTick+0x20>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	18d2      	adds	r2, r2, r3
 8003f28:	4b03      	ldr	r3, [pc, #12]	@ (8003f38 <HAL_IncTick+0x20>)
 8003f2a:	601a      	str	r2, [r3, #0]
}
 8003f2c:	46c0      	nop			@ (mov r8, r8)
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	20000014 	.word	0x20000014
 8003f38:	20000534 	.word	0x20000534

08003f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f40:	4b02      	ldr	r3, [pc, #8]	@ (8003f4c <HAL_GetTick+0x10>)
 8003f42:	681b      	ldr	r3, [r3, #0]
}
 8003f44:	0018      	movs	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	46c0      	nop			@ (mov r8, r8)
 8003f4c:	20000534 	.word	0x20000534

08003f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f58:	f7ff fff0 	bl	8003f3c <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	3301      	adds	r3, #1
 8003f68:	d005      	beq.n	8003f76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <HAL_Delay+0x44>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	001a      	movs	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	189b      	adds	r3, r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f76:	46c0      	nop			@ (mov r8, r8)
 8003f78:	f7ff ffe0 	bl	8003f3c <HAL_GetTick>
 8003f7c:	0002      	movs	r2, r0
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d8f7      	bhi.n	8003f78 <HAL_Delay+0x28>
  {
  }
}
 8003f88:	46c0      	nop			@ (mov r8, r8)
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b004      	add	sp, #16
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	20000014 	.word	0x20000014

08003f98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e159      	b.n	800425e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10a      	bne.n	8003fc8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2250      	movs	r2, #80	@ 0x50
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f7ff fd4c 	bl	8003a60 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fcc:	2210      	movs	r2, #16
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b10      	cmp	r3, #16
 8003fd2:	d005      	beq.n	8003fe0 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2204      	movs	r2, #4
 8003fdc:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003fde:	d00b      	beq.n	8003ff8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe4:	2210      	movs	r2, #16
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2250      	movs	r2, #80	@ 0x50
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e132      	b.n	800425e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffc:	4a9a      	ldr	r2, [pc, #616]	@ (8004268 <HAL_ADC_Init+0x2d0>)
 8003ffe:	4013      	ands	r3, r2
 8004000:	2202      	movs	r2, #2
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	2203      	movs	r2, #3
 8004010:	4013      	ands	r3, r2
 8004012:	2b01      	cmp	r3, #1
 8004014:	d108      	bne.n	8004028 <HAL_ADC_Init+0x90>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2201      	movs	r2, #1
 800401e:	4013      	ands	r3, r2
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_ADC_Init+0x90>
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <HAL_ADC_Init+0x92>
 8004028:	2300      	movs	r3, #0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d149      	bne.n	80040c2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	23c0      	movs	r3, #192	@ 0xc0
 8004034:	061b      	lsls	r3, r3, #24
 8004036:	429a      	cmp	r2, r3
 8004038:	d00b      	beq.n	8004052 <HAL_ADC_Init+0xba>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	2380      	movs	r3, #128	@ 0x80
 8004040:	05db      	lsls	r3, r3, #23
 8004042:	429a      	cmp	r2, r3
 8004044:	d005      	beq.n	8004052 <HAL_ADC_Init+0xba>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	2380      	movs	r3, #128	@ 0x80
 800404c:	061b      	lsls	r3, r3, #24
 800404e:	429a      	cmp	r2, r3
 8004050:	d111      	bne.n	8004076 <HAL_ADC_Init+0xde>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	0092      	lsls	r2, r2, #2
 800405e:	0892      	lsrs	r2, r2, #2
 8004060:	611a      	str	r2, [r3, #16]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6919      	ldr	r1, [r3, #16]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	611a      	str	r2, [r3, #16]
 8004074:	e014      	b.n	80040a0 <HAL_ADC_Init+0x108>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	0092      	lsls	r2, r2, #2
 8004082:	0892      	lsrs	r2, r2, #2
 8004084:	611a      	str	r2, [r3, #16]
 8004086:	4b79      	ldr	r3, [pc, #484]	@ (800426c <HAL_ADC_Init+0x2d4>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	4b78      	ldr	r3, [pc, #480]	@ (800426c <HAL_ADC_Init+0x2d4>)
 800408c:	4978      	ldr	r1, [pc, #480]	@ (8004270 <HAL_ADC_Init+0x2d8>)
 800408e:	400a      	ands	r2, r1
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	4b76      	ldr	r3, [pc, #472]	@ (800426c <HAL_ADC_Init+0x2d4>)
 8004094:	6819      	ldr	r1, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	4b74      	ldr	r3, [pc, #464]	@ (800426c <HAL_ADC_Init+0x2d4>)
 800409c:	430a      	orrs	r2, r1
 800409e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2118      	movs	r1, #24
 80040ac:	438a      	bics	r2, r1
 80040ae:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68d9      	ldr	r1, [r3, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80040c2:	4b6a      	ldr	r3, [pc, #424]	@ (800426c <HAL_ADC_Init+0x2d4>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	4b69      	ldr	r3, [pc, #420]	@ (800426c <HAL_ADC_Init+0x2d4>)
 80040c8:	496a      	ldr	r1, [pc, #424]	@ (8004274 <HAL_ADC_Init+0x2dc>)
 80040ca:	400a      	ands	r2, r1
 80040cc:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80040ce:	4b67      	ldr	r3, [pc, #412]	@ (800426c <HAL_ADC_Init+0x2d4>)
 80040d0:	6819      	ldr	r1, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d6:	065a      	lsls	r2, r3, #25
 80040d8:	4b64      	ldr	r3, [pc, #400]	@ (800426c <HAL_ADC_Init+0x2d4>)
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	2380      	movs	r3, #128	@ 0x80
 80040e6:	055b      	lsls	r3, r3, #21
 80040e8:	4013      	ands	r3, r2
 80040ea:	d108      	bne.n	80040fe <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2180      	movs	r1, #128	@ 0x80
 80040f8:	0549      	lsls	r1, r1, #21
 80040fa:	430a      	orrs	r2, r1
 80040fc:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	495b      	ldr	r1, [pc, #364]	@ (8004278 <HAL_ADC_Init+0x2e0>)
 800410a:	400a      	ands	r2, r1
 800410c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68d9      	ldr	r1, [r3, #12]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d101      	bne.n	8004124 <HAL_ADC_Init+0x18c>
 8004120:	2304      	movs	r3, #4
 8004122:	e000      	b.n	8004126 <HAL_ADC_Init+0x18e>
 8004124:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004126:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2020      	movs	r0, #32
 800412c:	5c1b      	ldrb	r3, [r3, r0]
 800412e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004130:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	202c      	movs	r0, #44	@ 0x2c
 8004136:	5c1b      	ldrb	r3, [r3, r0]
 8004138:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800413a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004140:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004148:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004150:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800415e:	23c2      	movs	r3, #194	@ 0xc2
 8004160:	33ff      	adds	r3, #255	@ 0xff
 8004162:	429a      	cmp	r2, r3
 8004164:	d00b      	beq.n	800417e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68d9      	ldr	r1, [r3, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2221      	movs	r2, #33	@ 0x21
 8004182:	5c9b      	ldrb	r3, [r3, r2]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d11a      	bne.n	80041be <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	5c9b      	ldrb	r3, [r3, r2]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d109      	bne.n	80041a6 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68da      	ldr	r2, [r3, #12]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2180      	movs	r1, #128	@ 0x80
 800419e:	0249      	lsls	r1, r1, #9
 80041a0:	430a      	orrs	r2, r1
 80041a2:	60da      	str	r2, [r3, #12]
 80041a4:	e00b      	b.n	80041be <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041aa:	2220      	movs	r2, #32
 80041ac:	431a      	orrs	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b6:	2201      	movs	r2, #1
 80041b8:	431a      	orrs	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d11f      	bne.n	8004206 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691a      	ldr	r2, [r3, #16]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	492a      	ldr	r1, [pc, #168]	@ (800427c <HAL_ADC_Init+0x2e4>)
 80041d2:	400a      	ands	r2, r1
 80041d4:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6919      	ldr	r1, [r3, #16]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80041e4:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80041ea:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691a      	ldr	r2, [r3, #16]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2101      	movs	r1, #1
 8004200:	430a      	orrs	r2, r1
 8004202:	611a      	str	r2, [r3, #16]
 8004204:	e00e      	b.n	8004224 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2201      	movs	r2, #1
 800420e:	4013      	ands	r3, r2
 8004210:	2b01      	cmp	r3, #1
 8004212:	d107      	bne.n	8004224 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691a      	ldr	r2, [r3, #16]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2101      	movs	r1, #1
 8004220:	438a      	bics	r2, r1
 8004222:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695a      	ldr	r2, [r3, #20]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2107      	movs	r1, #7
 8004230:	438a      	bics	r2, r1
 8004232:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6959      	ldr	r1, [r3, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	430a      	orrs	r2, r1
 8004244:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004250:	2203      	movs	r2, #3
 8004252:	4393      	bics	r3, r2
 8004254:	2201      	movs	r2, #1
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	b002      	add	sp, #8
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	fffffefd 	.word	0xfffffefd
 800426c:	40012708 	.word	0x40012708
 8004270:	ffc3ffff 	.word	0xffc3ffff
 8004274:	fdffffff 	.word	0xfdffffff
 8004278:	fffe0219 	.word	0xfffe0219
 800427c:	fffffc03 	.word	0xfffffc03

08004280 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004280:	b590      	push	{r4, r7, lr}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004288:	230f      	movs	r3, #15
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	2200      	movs	r2, #0
 800428e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	2204      	movs	r2, #4
 8004298:	4013      	ands	r3, r2
 800429a:	d138      	bne.n	800430e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2250      	movs	r2, #80	@ 0x50
 80042a0:	5c9b      	ldrb	r3, [r3, r2]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_ADC_Start+0x2a>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e038      	b.n	800431c <HAL_ADC_Start+0x9c>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2250      	movs	r2, #80	@ 0x50
 80042ae:	2101      	movs	r1, #1
 80042b0:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d007      	beq.n	80042ca <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80042ba:	230f      	movs	r3, #15
 80042bc:	18fc      	adds	r4, r7, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	0018      	movs	r0, r3
 80042c2:	f000 f983 	bl	80045cc <ADC_Enable>
 80042c6:	0003      	movs	r3, r0
 80042c8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80042ca:	230f      	movs	r3, #15
 80042cc:	18fb      	adds	r3, r7, r3
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d120      	bne.n	8004316 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	4a12      	ldr	r2, [pc, #72]	@ (8004324 <HAL_ADC_Start+0xa4>)
 80042da:	4013      	ands	r3, r2
 80042dc:	2280      	movs	r2, #128	@ 0x80
 80042de:	0052      	lsls	r2, r2, #1
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2250      	movs	r2, #80	@ 0x50
 80042f0:	2100      	movs	r1, #0
 80042f2:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	221c      	movs	r2, #28
 80042fa:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689a      	ldr	r2, [r3, #8]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2104      	movs	r1, #4
 8004308:	430a      	orrs	r2, r1
 800430a:	609a      	str	r2, [r3, #8]
 800430c:	e003      	b.n	8004316 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800430e:	230f      	movs	r3, #15
 8004310:	18fb      	adds	r3, r7, r3
 8004312:	2202      	movs	r2, #2
 8004314:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8004316:	230f      	movs	r3, #15
 8004318:	18fb      	adds	r3, r7, r3
 800431a:	781b      	ldrb	r3, [r3, #0]
}
 800431c:	0018      	movs	r0, r3
 800431e:	46bd      	mov	sp, r7
 8004320:	b005      	add	sp, #20
 8004322:	bd90      	pop	{r4, r7, pc}
 8004324:	fffff0fe 	.word	0xfffff0fe

08004328 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8004336:	2300      	movs	r3, #0
 8004338:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	2b08      	cmp	r3, #8
 8004340:	d102      	bne.n	8004348 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8004342:	2308      	movs	r3, #8
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	e014      	b.n	8004372 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	2201      	movs	r2, #1
 8004350:	4013      	ands	r3, r2
 8004352:	2b01      	cmp	r3, #1
 8004354:	d10b      	bne.n	800436e <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435a:	2220      	movs	r2, #32
 800435c:	431a      	orrs	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2250      	movs	r2, #80	@ 0x50
 8004366:	2100      	movs	r1, #0
 8004368:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e072      	b.n	8004454 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800436e:	230c      	movs	r3, #12
 8004370:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004372:	f7ff fde3 	bl	8003f3c <HAL_GetTick>
 8004376:	0003      	movs	r3, r0
 8004378:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800437a:	e01f      	b.n	80043bc <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	3301      	adds	r3, #1
 8004380:	d01c      	beq.n	80043bc <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d007      	beq.n	8004398 <HAL_ADC_PollForConversion+0x70>
 8004388:	f7ff fdd8 	bl	8003f3c <HAL_GetTick>
 800438c:	0002      	movs	r2, r0
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	429a      	cmp	r2, r3
 8004396:	d211      	bcs.n	80043bc <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	4013      	ands	r3, r2
 80043a2:	d10b      	bne.n	80043bc <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a8:	2204      	movs	r2, #4
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2250      	movs	r2, #80	@ 0x50
 80043b4:	2100      	movs	r1, #0
 80043b6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e04b      	b.n	8004454 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	4013      	ands	r3, r2
 80043c6:	d0d9      	beq.n	800437c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	2280      	movs	r2, #128	@ 0x80
 80043ce:	0092      	lsls	r2, r2, #2
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	23c0      	movs	r3, #192	@ 0xc0
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	4013      	ands	r3, r2
 80043e2:	d12e      	bne.n	8004442 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d129      	bne.n	8004442 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2208      	movs	r2, #8
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	d122      	bne.n	8004442 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2204      	movs	r2, #4
 8004404:	4013      	ands	r3, r2
 8004406:	d110      	bne.n	800442a <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	210c      	movs	r1, #12
 8004414:	438a      	bics	r2, r1
 8004416:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441c:	4a0f      	ldr	r2, [pc, #60]	@ (800445c <HAL_ADC_PollForConversion+0x134>)
 800441e:	4013      	ands	r3, r2
 8004420:	2201      	movs	r2, #1
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	655a      	str	r2, [r3, #84]	@ 0x54
 8004428:	e00b      	b.n	8004442 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442e:	2220      	movs	r2, #32
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443a:	2201      	movs	r2, #1
 800443c:	431a      	orrs	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d103      	bne.n	8004452 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	220c      	movs	r2, #12
 8004450:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	0018      	movs	r0, r3
 8004456:	46bd      	mov	sp, r7
 8004458:	b004      	add	sp, #16
 800445a:	bd80      	pop	{r7, pc}
 800445c:	fffffefe 	.word	0xfffffefe

08004460 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800446e:	0018      	movs	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	b002      	add	sp, #8
 8004474:	bd80      	pop	{r7, pc}
	...

08004478 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2250      	movs	r2, #80	@ 0x50
 8004486:	5c9b      	ldrb	r3, [r3, r2]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d101      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x18>
 800448c:	2302      	movs	r3, #2
 800448e:	e085      	b.n	800459c <HAL_ADC_ConfigChannel+0x124>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2250      	movs	r2, #80	@ 0x50
 8004494:	2101      	movs	r1, #1
 8004496:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	2204      	movs	r2, #4
 80044a0:	4013      	ands	r3, r2
 80044a2:	d00b      	beq.n	80044bc <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a8:	2220      	movs	r2, #32
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2250      	movs	r2, #80	@ 0x50
 80044b4:	2100      	movs	r1, #0
 80044b6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e06f      	b.n	800459c <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a38      	ldr	r2, [pc, #224]	@ (80045a4 <HAL_ADC_ConfigChannel+0x12c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d035      	beq.n	8004532 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	035b      	lsls	r3, r3, #13
 80044d2:	0b5a      	lsrs	r2, r3, #13
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	2380      	movs	r3, #128	@ 0x80
 80044e2:	02db      	lsls	r3, r3, #11
 80044e4:	4013      	ands	r3, r2
 80044e6:	d009      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80044e8:	4b2f      	ldr	r3, [pc, #188]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	4b2e      	ldr	r3, [pc, #184]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 80044ee:	2180      	movs	r1, #128	@ 0x80
 80044f0:	0409      	lsls	r1, r1, #16
 80044f2:	430a      	orrs	r2, r1
 80044f4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80044f6:	200a      	movs	r0, #10
 80044f8:	f000 f8d0 	bl	800469c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	2380      	movs	r3, #128	@ 0x80
 8004502:	029b      	lsls	r3, r3, #10
 8004504:	4013      	ands	r3, r2
 8004506:	d006      	beq.n	8004516 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8004508:	4b27      	ldr	r3, [pc, #156]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	4b26      	ldr	r3, [pc, #152]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 800450e:	2180      	movs	r1, #128	@ 0x80
 8004510:	03c9      	lsls	r1, r1, #15
 8004512:	430a      	orrs	r2, r1
 8004514:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	2380      	movs	r3, #128	@ 0x80
 800451c:	025b      	lsls	r3, r3, #9
 800451e:	4013      	ands	r3, r2
 8004520:	d037      	beq.n	8004592 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8004522:	4b21      	ldr	r3, [pc, #132]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4b20      	ldr	r3, [pc, #128]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004528:	2180      	movs	r1, #128	@ 0x80
 800452a:	0449      	lsls	r1, r1, #17
 800452c:	430a      	orrs	r2, r1
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	e02f      	b.n	8004592 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	035b      	lsls	r3, r3, #13
 800453e:	0b5b      	lsrs	r3, r3, #13
 8004540:	43d9      	mvns	r1, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	400a      	ands	r2, r1
 8004548:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	2380      	movs	r3, #128	@ 0x80
 8004550:	02db      	lsls	r3, r3, #11
 8004552:	4013      	ands	r3, r2
 8004554:	d005      	beq.n	8004562 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8004556:	4b14      	ldr	r3, [pc, #80]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	4b13      	ldr	r3, [pc, #76]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 800455c:	4913      	ldr	r1, [pc, #76]	@ (80045ac <HAL_ADC_ConfigChannel+0x134>)
 800455e:	400a      	ands	r2, r1
 8004560:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	2380      	movs	r3, #128	@ 0x80
 8004568:	029b      	lsls	r3, r3, #10
 800456a:	4013      	ands	r3, r2
 800456c:	d005      	beq.n	800457a <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 800456e:	4b0e      	ldr	r3, [pc, #56]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	4b0d      	ldr	r3, [pc, #52]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004574:	490e      	ldr	r1, [pc, #56]	@ (80045b0 <HAL_ADC_ConfigChannel+0x138>)
 8004576:	400a      	ands	r2, r1
 8004578:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	2380      	movs	r3, #128	@ 0x80
 8004580:	025b      	lsls	r3, r3, #9
 8004582:	4013      	ands	r3, r2
 8004584:	d005      	beq.n	8004592 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4b07      	ldr	r3, [pc, #28]	@ (80045a8 <HAL_ADC_ConfigChannel+0x130>)
 800458c:	4909      	ldr	r1, [pc, #36]	@ (80045b4 <HAL_ADC_ConfigChannel+0x13c>)
 800458e:	400a      	ands	r2, r1
 8004590:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2250      	movs	r2, #80	@ 0x50
 8004596:	2100      	movs	r1, #0
 8004598:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	b002      	add	sp, #8
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	00001001 	.word	0x00001001
 80045a8:	40012708 	.word	0x40012708
 80045ac:	ff7fffff 	.word	0xff7fffff
 80045b0:	ffbfffff 	.word	0xffbfffff
 80045b4:	feffffff 	.word	0xfeffffff

080045b8 <HAL_ADC_GetState>:
  *           " if (HAL_IS_BIT_SET(HAL_ADC_GetState(hadc1), HAL_ADC_STATE_AWD1)    ) "
  * @param  hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80045c4:	0018      	movs	r0, r3
 80045c6:	46bd      	mov	sp, r7
 80045c8:	b002      	add	sp, #8
 80045ca:	bd80      	pop	{r7, pc}

080045cc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	2203      	movs	r2, #3
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d108      	bne.n	80045f8 <ADC_Enable+0x2c>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2201      	movs	r2, #1
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d101      	bne.n	80045f8 <ADC_Enable+0x2c>
 80045f4:	2301      	movs	r3, #1
 80045f6:	e000      	b.n	80045fa <ADC_Enable+0x2e>
 80045f8:	2300      	movs	r3, #0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d146      	bne.n	800468c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a24      	ldr	r2, [pc, #144]	@ (8004698 <ADC_Enable+0xcc>)
 8004606:	4013      	ands	r3, r2
 8004608:	d00d      	beq.n	8004626 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460e:	2210      	movs	r2, #16
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461a:	2201      	movs	r2, #1
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e033      	b.n	800468e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2101      	movs	r1, #1
 8004632:	430a      	orrs	r2, r1
 8004634:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8004636:	2001      	movs	r0, #1
 8004638:	f000 f830 	bl	800469c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800463c:	f7ff fc7e 	bl	8003f3c <HAL_GetTick>
 8004640:	0003      	movs	r3, r0
 8004642:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004644:	e01b      	b.n	800467e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004646:	f7ff fc79 	bl	8003f3c <HAL_GetTick>
 800464a:	0002      	movs	r2, r0
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b0a      	cmp	r3, #10
 8004652:	d914      	bls.n	800467e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2201      	movs	r2, #1
 800465c:	4013      	ands	r3, r2
 800465e:	2b01      	cmp	r3, #1
 8004660:	d00d      	beq.n	800467e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004666:	2210      	movs	r2, #16
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004672:	2201      	movs	r2, #1
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e007      	b.n	800468e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2201      	movs	r2, #1
 8004686:	4013      	ands	r3, r2
 8004688:	2b01      	cmp	r3, #1
 800468a:	d1dc      	bne.n	8004646 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	0018      	movs	r0, r3
 8004690:	46bd      	mov	sp, r7
 8004692:	b004      	add	sp, #16
 8004694:	bd80      	pop	{r7, pc}
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	80000017 	.word	0x80000017

0800469c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <ADC_DelayMicroSecond+0x38>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	490b      	ldr	r1, [pc, #44]	@ (80046d8 <ADC_DelayMicroSecond+0x3c>)
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7fb fd48 	bl	8000140 <__udivsi3>
 80046b0:	0003      	movs	r3, r0
 80046b2:	001a      	movs	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4353      	muls	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80046ba:	e002      	b.n	80046c2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	3b01      	subs	r3, #1
 80046c0:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1f9      	bne.n	80046bc <ADC_DelayMicroSecond+0x20>
  }
}
 80046c8:	46c0      	nop			@ (mov r8, r8)
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	46bd      	mov	sp, r7
 80046ce:	b004      	add	sp, #16
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	2000000c 	.word	0x2000000c
 80046d8:	000f4240 	.word	0x000f4240

080046dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046dc:	b590      	push	{r4, r7, lr}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	0002      	movs	r2, r0
 80046e4:	6039      	str	r1, [r7, #0]
 80046e6:	1dfb      	adds	r3, r7, #7
 80046e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80046ea:	1dfb      	adds	r3, r7, #7
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80046f0:	d828      	bhi.n	8004744 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046f2:	4a2f      	ldr	r2, [pc, #188]	@ (80047b0 <__NVIC_SetPriority+0xd4>)
 80046f4:	1dfb      	adds	r3, r7, #7
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	b25b      	sxtb	r3, r3
 80046fa:	089b      	lsrs	r3, r3, #2
 80046fc:	33c0      	adds	r3, #192	@ 0xc0
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	589b      	ldr	r3, [r3, r2]
 8004702:	1dfa      	adds	r2, r7, #7
 8004704:	7812      	ldrb	r2, [r2, #0]
 8004706:	0011      	movs	r1, r2
 8004708:	2203      	movs	r2, #3
 800470a:	400a      	ands	r2, r1
 800470c:	00d2      	lsls	r2, r2, #3
 800470e:	21ff      	movs	r1, #255	@ 0xff
 8004710:	4091      	lsls	r1, r2
 8004712:	000a      	movs	r2, r1
 8004714:	43d2      	mvns	r2, r2
 8004716:	401a      	ands	r2, r3
 8004718:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	22ff      	movs	r2, #255	@ 0xff
 8004720:	401a      	ands	r2, r3
 8004722:	1dfb      	adds	r3, r7, #7
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	0018      	movs	r0, r3
 8004728:	2303      	movs	r3, #3
 800472a:	4003      	ands	r3, r0
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004730:	481f      	ldr	r0, [pc, #124]	@ (80047b0 <__NVIC_SetPriority+0xd4>)
 8004732:	1dfb      	adds	r3, r7, #7
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	b25b      	sxtb	r3, r3
 8004738:	089b      	lsrs	r3, r3, #2
 800473a:	430a      	orrs	r2, r1
 800473c:	33c0      	adds	r3, #192	@ 0xc0
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004742:	e031      	b.n	80047a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004744:	4a1b      	ldr	r2, [pc, #108]	@ (80047b4 <__NVIC_SetPriority+0xd8>)
 8004746:	1dfb      	adds	r3, r7, #7
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	0019      	movs	r1, r3
 800474c:	230f      	movs	r3, #15
 800474e:	400b      	ands	r3, r1
 8004750:	3b08      	subs	r3, #8
 8004752:	089b      	lsrs	r3, r3, #2
 8004754:	3306      	adds	r3, #6
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	18d3      	adds	r3, r2, r3
 800475a:	3304      	adds	r3, #4
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	1dfa      	adds	r2, r7, #7
 8004760:	7812      	ldrb	r2, [r2, #0]
 8004762:	0011      	movs	r1, r2
 8004764:	2203      	movs	r2, #3
 8004766:	400a      	ands	r2, r1
 8004768:	00d2      	lsls	r2, r2, #3
 800476a:	21ff      	movs	r1, #255	@ 0xff
 800476c:	4091      	lsls	r1, r2
 800476e:	000a      	movs	r2, r1
 8004770:	43d2      	mvns	r2, r2
 8004772:	401a      	ands	r2, r3
 8004774:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	019b      	lsls	r3, r3, #6
 800477a:	22ff      	movs	r2, #255	@ 0xff
 800477c:	401a      	ands	r2, r3
 800477e:	1dfb      	adds	r3, r7, #7
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	0018      	movs	r0, r3
 8004784:	2303      	movs	r3, #3
 8004786:	4003      	ands	r3, r0
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800478c:	4809      	ldr	r0, [pc, #36]	@ (80047b4 <__NVIC_SetPriority+0xd8>)
 800478e:	1dfb      	adds	r3, r7, #7
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	001c      	movs	r4, r3
 8004794:	230f      	movs	r3, #15
 8004796:	4023      	ands	r3, r4
 8004798:	3b08      	subs	r3, #8
 800479a:	089b      	lsrs	r3, r3, #2
 800479c:	430a      	orrs	r2, r1
 800479e:	3306      	adds	r3, #6
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	18c3      	adds	r3, r0, r3
 80047a4:	3304      	adds	r3, #4
 80047a6:	601a      	str	r2, [r3, #0]
}
 80047a8:	46c0      	nop			@ (mov r8, r8)
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b003      	add	sp, #12
 80047ae:	bd90      	pop	{r4, r7, pc}
 80047b0:	e000e100 	.word	0xe000e100
 80047b4:	e000ed00 	.word	0xe000ed00

080047b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	1e5a      	subs	r2, r3, #1
 80047c4:	2380      	movs	r3, #128	@ 0x80
 80047c6:	045b      	lsls	r3, r3, #17
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d301      	bcc.n	80047d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047cc:	2301      	movs	r3, #1
 80047ce:	e010      	b.n	80047f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047d0:	4b0a      	ldr	r3, [pc, #40]	@ (80047fc <SysTick_Config+0x44>)
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	3a01      	subs	r2, #1
 80047d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047d8:	2301      	movs	r3, #1
 80047da:	425b      	negs	r3, r3
 80047dc:	2103      	movs	r1, #3
 80047de:	0018      	movs	r0, r3
 80047e0:	f7ff ff7c 	bl	80046dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047e4:	4b05      	ldr	r3, [pc, #20]	@ (80047fc <SysTick_Config+0x44>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ea:	4b04      	ldr	r3, [pc, #16]	@ (80047fc <SysTick_Config+0x44>)
 80047ec:	2207      	movs	r2, #7
 80047ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	0018      	movs	r0, r3
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b002      	add	sp, #8
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	e000e010 	.word	0xe000e010

08004800 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	60b9      	str	r1, [r7, #8]
 8004808:	607a      	str	r2, [r7, #4]
 800480a:	210f      	movs	r1, #15
 800480c:	187b      	adds	r3, r7, r1
 800480e:	1c02      	adds	r2, r0, #0
 8004810:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	187b      	adds	r3, r7, r1
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	b25b      	sxtb	r3, r3
 800481a:	0011      	movs	r1, r2
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff ff5d 	bl	80046dc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004822:	46c0      	nop			@ (mov r8, r8)
 8004824:	46bd      	mov	sp, r7
 8004826:	b004      	add	sp, #16
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	0018      	movs	r0, r3
 8004836:	f7ff ffbf 	bl	80047b8 <SysTick_Config>
 800483a:	0003      	movs	r3, r0
}
 800483c:	0018      	movs	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	b002      	add	sp, #8
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800484e:	2300      	movs	r3, #0
 8004850:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004856:	2300      	movs	r3, #0
 8004858:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800485a:	e155      	b.n	8004b08 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2101      	movs	r1, #1
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	4091      	lsls	r1, r2
 8004866:	000a      	movs	r2, r1
 8004868:	4013      	ands	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d100      	bne.n	8004874 <HAL_GPIO_Init+0x30>
 8004872:	e146      	b.n	8004b02 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2203      	movs	r2, #3
 800487a:	4013      	ands	r3, r2
 800487c:	2b01      	cmp	r3, #1
 800487e:	d005      	beq.n	800488c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2203      	movs	r2, #3
 8004886:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004888:	2b02      	cmp	r3, #2
 800488a:	d130      	bne.n	80048ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	2203      	movs	r2, #3
 8004898:	409a      	lsls	r2, r3
 800489a:	0013      	movs	r3, r2
 800489c:	43da      	mvns	r2, r3
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4013      	ands	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	409a      	lsls	r2, r3
 80048ae:	0013      	movs	r3, r2
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048c2:	2201      	movs	r2, #1
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	409a      	lsls	r2, r3
 80048c8:	0013      	movs	r3, r2
 80048ca:	43da      	mvns	r2, r3
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4013      	ands	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	091b      	lsrs	r3, r3, #4
 80048d8:	2201      	movs	r2, #1
 80048da:	401a      	ands	r2, r3
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	409a      	lsls	r2, r3
 80048e0:	0013      	movs	r3, r2
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2203      	movs	r2, #3
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d017      	beq.n	800492a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	2203      	movs	r2, #3
 8004906:	409a      	lsls	r2, r3
 8004908:	0013      	movs	r3, r2
 800490a:	43da      	mvns	r2, r3
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4013      	ands	r3, r2
 8004910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	409a      	lsls	r2, r3
 800491c:	0013      	movs	r3, r2
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2203      	movs	r2, #3
 8004930:	4013      	ands	r3, r2
 8004932:	2b02      	cmp	r3, #2
 8004934:	d123      	bne.n	800497e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	08da      	lsrs	r2, r3, #3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3208      	adds	r2, #8
 800493e:	0092      	lsls	r2, r2, #2
 8004940:	58d3      	ldr	r3, [r2, r3]
 8004942:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	2207      	movs	r2, #7
 8004948:	4013      	ands	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	220f      	movs	r2, #15
 800494e:	409a      	lsls	r2, r3
 8004950:	0013      	movs	r3, r2
 8004952:	43da      	mvns	r2, r3
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	4013      	ands	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2107      	movs	r1, #7
 8004962:	400b      	ands	r3, r1
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	409a      	lsls	r2, r3
 8004968:	0013      	movs	r3, r2
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4313      	orrs	r3, r2
 800496e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	08da      	lsrs	r2, r3, #3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3208      	adds	r2, #8
 8004978:	0092      	lsls	r2, r2, #2
 800497a:	6939      	ldr	r1, [r7, #16]
 800497c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	2203      	movs	r2, #3
 800498a:	409a      	lsls	r2, r3
 800498c:	0013      	movs	r3, r2
 800498e:	43da      	mvns	r2, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	4013      	ands	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2203      	movs	r2, #3
 800499c:	401a      	ands	r2, r3
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	409a      	lsls	r2, r3
 80049a4:	0013      	movs	r3, r2
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	23c0      	movs	r3, #192	@ 0xc0
 80049b8:	029b      	lsls	r3, r3, #10
 80049ba:	4013      	ands	r3, r2
 80049bc:	d100      	bne.n	80049c0 <HAL_GPIO_Init+0x17c>
 80049be:	e0a0      	b.n	8004b02 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049c0:	4b57      	ldr	r3, [pc, #348]	@ (8004b20 <HAL_GPIO_Init+0x2dc>)
 80049c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049c4:	4b56      	ldr	r3, [pc, #344]	@ (8004b20 <HAL_GPIO_Init+0x2dc>)
 80049c6:	2101      	movs	r1, #1
 80049c8:	430a      	orrs	r2, r1
 80049ca:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80049cc:	4a55      	ldr	r2, [pc, #340]	@ (8004b24 <HAL_GPIO_Init+0x2e0>)
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	089b      	lsrs	r3, r3, #2
 80049d2:	3302      	adds	r3, #2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	589b      	ldr	r3, [r3, r2]
 80049d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2203      	movs	r2, #3
 80049de:	4013      	ands	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	220f      	movs	r2, #15
 80049e4:	409a      	lsls	r2, r3
 80049e6:	0013      	movs	r3, r2
 80049e8:	43da      	mvns	r2, r3
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4013      	ands	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	23a0      	movs	r3, #160	@ 0xa0
 80049f4:	05db      	lsls	r3, r3, #23
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d01f      	beq.n	8004a3a <HAL_GPIO_Init+0x1f6>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004b28 <HAL_GPIO_Init+0x2e4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d019      	beq.n	8004a36 <HAL_GPIO_Init+0x1f2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a49      	ldr	r2, [pc, #292]	@ (8004b2c <HAL_GPIO_Init+0x2e8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d013      	beq.n	8004a32 <HAL_GPIO_Init+0x1ee>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a48      	ldr	r2, [pc, #288]	@ (8004b30 <HAL_GPIO_Init+0x2ec>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00d      	beq.n	8004a2e <HAL_GPIO_Init+0x1ea>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a47      	ldr	r2, [pc, #284]	@ (8004b34 <HAL_GPIO_Init+0x2f0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <HAL_GPIO_Init+0x1e6>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a46      	ldr	r2, [pc, #280]	@ (8004b38 <HAL_GPIO_Init+0x2f4>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d101      	bne.n	8004a26 <HAL_GPIO_Init+0x1e2>
 8004a22:	2305      	movs	r3, #5
 8004a24:	e00a      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a26:	2306      	movs	r3, #6
 8004a28:	e008      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a2a:	2304      	movs	r3, #4
 8004a2c:	e006      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e004      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e002      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e000      	b.n	8004a3c <HAL_GPIO_Init+0x1f8>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	2103      	movs	r1, #3
 8004a40:	400a      	ands	r2, r1
 8004a42:	0092      	lsls	r2, r2, #2
 8004a44:	4093      	lsls	r3, r2
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a4c:	4935      	ldr	r1, [pc, #212]	@ (8004b24 <HAL_GPIO_Init+0x2e0>)
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	089b      	lsrs	r3, r3, #2
 8004a52:	3302      	adds	r3, #2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a5a:	4b38      	ldr	r3, [pc, #224]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	43da      	mvns	r2, r3
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	4013      	ands	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	2380      	movs	r3, #128	@ 0x80
 8004a70:	035b      	lsls	r3, r3, #13
 8004a72:	4013      	ands	r3, r2
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004a84:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	43da      	mvns	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	4013      	ands	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	2380      	movs	r3, #128	@ 0x80
 8004a9a:	039b      	lsls	r3, r3, #14
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004aa8:	4b24      	ldr	r3, [pc, #144]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004aae:	4b23      	ldr	r3, [pc, #140]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	43da      	mvns	r2, r3
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4013      	ands	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	2380      	movs	r3, #128	@ 0x80
 8004ac4:	029b      	lsls	r3, r3, #10
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004aca:	693a      	ldr	r2, [r7, #16]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ad8:	4b18      	ldr	r3, [pc, #96]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	43da      	mvns	r2, r3
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	2380      	movs	r3, #128	@ 0x80
 8004aee:	025b      	lsls	r3, r3, #9
 8004af0:	4013      	ands	r3, r2
 8004af2:	d003      	beq.n	8004afc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004afc:	4b0f      	ldr	r3, [pc, #60]	@ (8004b3c <HAL_GPIO_Init+0x2f8>)
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	3301      	adds	r3, #1
 8004b06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	40da      	lsrs	r2, r3
 8004b10:	1e13      	subs	r3, r2, #0
 8004b12:	d000      	beq.n	8004b16 <HAL_GPIO_Init+0x2d2>
 8004b14:	e6a2      	b.n	800485c <HAL_GPIO_Init+0x18>
  }
}
 8004b16:	46c0      	nop			@ (mov r8, r8)
 8004b18:	46c0      	nop			@ (mov r8, r8)
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	b006      	add	sp, #24
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40021000 	.word	0x40021000
 8004b24:	40010000 	.word	0x40010000
 8004b28:	50000400 	.word	0x50000400
 8004b2c:	50000800 	.word	0x50000800
 8004b30:	50000c00 	.word	0x50000c00
 8004b34:	50001000 	.word	0x50001000
 8004b38:	50001c00 	.word	0x50001c00
 8004b3c:	40010400 	.word	0x40010400

08004b40 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	0008      	movs	r0, r1
 8004b4a:	0011      	movs	r1, r2
 8004b4c:	1cbb      	adds	r3, r7, #2
 8004b4e:	1c02      	adds	r2, r0, #0
 8004b50:	801a      	strh	r2, [r3, #0]
 8004b52:	1c7b      	adds	r3, r7, #1
 8004b54:	1c0a      	adds	r2, r1, #0
 8004b56:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b58:	1c7b      	adds	r3, r7, #1
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d004      	beq.n	8004b6a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b60:	1cbb      	adds	r3, r7, #2
 8004b62:	881a      	ldrh	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004b68:	e003      	b.n	8004b72 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004b6a:	1cbb      	adds	r3, r7, #2
 8004b6c:	881a      	ldrh	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	46bd      	mov	sp, r7
 8004b76:	b002      	add	sp, #8
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b7c:	b5b0      	push	{r4, r5, r7, lr}
 8004b7e:	b08a      	sub	sp, #40	@ 0x28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d102      	bne.n	8004b90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	f000 fbbf 	bl	800530e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b90:	4bc9      	ldr	r3, [pc, #804]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	220c      	movs	r2, #12
 8004b96:	4013      	ands	r3, r2
 8004b98:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b9a:	4bc7      	ldr	r3, [pc, #796]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	2380      	movs	r3, #128	@ 0x80
 8004ba0:	025b      	lsls	r3, r3, #9
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2201      	movs	r2, #1
 8004bac:	4013      	ands	r3, r2
 8004bae:	d100      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x36>
 8004bb0:	e07e      	b.n	8004cb0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d007      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	2b0c      	cmp	r3, #12
 8004bbc:	d112      	bne.n	8004be4 <HAL_RCC_OscConfig+0x68>
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	2380      	movs	r3, #128	@ 0x80
 8004bc2:	025b      	lsls	r3, r3, #9
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d10d      	bne.n	8004be4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc8:	4bbb      	ldr	r3, [pc, #748]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	2380      	movs	r3, #128	@ 0x80
 8004bce:	029b      	lsls	r3, r3, #10
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d100      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x5a>
 8004bd4:	e06b      	b.n	8004cae <HAL_RCC_OscConfig+0x132>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d167      	bne.n	8004cae <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	f000 fb95 	bl	800530e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	2380      	movs	r3, #128	@ 0x80
 8004bea:	025b      	lsls	r3, r3, #9
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d107      	bne.n	8004c00 <HAL_RCC_OscConfig+0x84>
 8004bf0:	4bb1      	ldr	r3, [pc, #708]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	4bb0      	ldr	r3, [pc, #704]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004bf6:	2180      	movs	r1, #128	@ 0x80
 8004bf8:	0249      	lsls	r1, r1, #9
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e027      	b.n	8004c50 <HAL_RCC_OscConfig+0xd4>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	23a0      	movs	r3, #160	@ 0xa0
 8004c06:	02db      	lsls	r3, r3, #11
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d10e      	bne.n	8004c2a <HAL_RCC_OscConfig+0xae>
 8004c0c:	4baa      	ldr	r3, [pc, #680]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4ba9      	ldr	r3, [pc, #676]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c12:	2180      	movs	r1, #128	@ 0x80
 8004c14:	02c9      	lsls	r1, r1, #11
 8004c16:	430a      	orrs	r2, r1
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	4ba7      	ldr	r3, [pc, #668]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4ba6      	ldr	r3, [pc, #664]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c20:	2180      	movs	r1, #128	@ 0x80
 8004c22:	0249      	lsls	r1, r1, #9
 8004c24:	430a      	orrs	r2, r1
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	e012      	b.n	8004c50 <HAL_RCC_OscConfig+0xd4>
 8004c2a:	4ba3      	ldr	r3, [pc, #652]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4ba2      	ldr	r3, [pc, #648]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c30:	49a2      	ldr	r1, [pc, #648]	@ (8004ebc <HAL_RCC_OscConfig+0x340>)
 8004c32:	400a      	ands	r2, r1
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	4ba0      	ldr	r3, [pc, #640]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	2380      	movs	r3, #128	@ 0x80
 8004c3c:	025b      	lsls	r3, r3, #9
 8004c3e:	4013      	ands	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	4b9c      	ldr	r3, [pc, #624]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4b9b      	ldr	r3, [pc, #620]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c4a:	499d      	ldr	r1, [pc, #628]	@ (8004ec0 <HAL_RCC_OscConfig+0x344>)
 8004c4c:	400a      	ands	r2, r1
 8004c4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d015      	beq.n	8004c84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7ff f970 	bl	8003f3c <HAL_GetTick>
 8004c5c:	0003      	movs	r3, r0
 8004c5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c60:	e009      	b.n	8004c76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c62:	f7ff f96b 	bl	8003f3c <HAL_GetTick>
 8004c66:	0002      	movs	r2, r0
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b64      	cmp	r3, #100	@ 0x64
 8004c6e:	d902      	bls.n	8004c76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	f000 fb4c 	bl	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c76:	4b90      	ldr	r3, [pc, #576]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	2380      	movs	r3, #128	@ 0x80
 8004c7c:	029b      	lsls	r3, r3, #10
 8004c7e:	4013      	ands	r3, r2
 8004c80:	d0ef      	beq.n	8004c62 <HAL_RCC_OscConfig+0xe6>
 8004c82:	e015      	b.n	8004cb0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c84:	f7ff f95a 	bl	8003f3c <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c8e:	f7ff f955 	bl	8003f3c <HAL_GetTick>
 8004c92:	0002      	movs	r2, r0
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b64      	cmp	r3, #100	@ 0x64
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e336      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ca0:	4b85      	ldr	r3, [pc, #532]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	2380      	movs	r3, #128	@ 0x80
 8004ca6:	029b      	lsls	r3, r3, #10
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d1f0      	bne.n	8004c8e <HAL_RCC_OscConfig+0x112>
 8004cac:	e000      	b.n	8004cb0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cae:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d100      	bne.n	8004cbc <HAL_RCC_OscConfig+0x140>
 8004cba:	e099      	b.n	8004df0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d009      	beq.n	8004cde <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004cca:	4b7b      	ldr	r3, [pc, #492]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	4b7a      	ldr	r3, [pc, #488]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004cd0:	2120      	movs	r1, #32
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	2220      	movs	r2, #32
 8004cda:	4393      	bics	r3, r2
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d005      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	2b0c      	cmp	r3, #12
 8004ce8:	d13e      	bne.n	8004d68 <HAL_RCC_OscConfig+0x1ec>
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d13b      	bne.n	8004d68 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004cf0:	4b71      	ldr	r3, [pc, #452]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2204      	movs	r2, #4
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d004      	beq.n	8004d04 <HAL_RCC_OscConfig+0x188>
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e304      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d04:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	4a6e      	ldr	r2, [pc, #440]	@ (8004ec4 <HAL_RCC_OscConfig+0x348>)
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	0019      	movs	r1, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	021a      	lsls	r2, r3, #8
 8004d14:	4b68      	ldr	r3, [pc, #416]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d16:	430a      	orrs	r2, r1
 8004d18:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004d1a:	4b67      	ldr	r3, [pc, #412]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2209      	movs	r2, #9
 8004d20:	4393      	bics	r3, r2
 8004d22:	0019      	movs	r1, r3
 8004d24:	4b64      	ldr	r3, [pc, #400]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d2c:	f000 fc42 	bl	80055b4 <HAL_RCC_GetSysClockFreq>
 8004d30:	0001      	movs	r1, r0
 8004d32:	4b61      	ldr	r3, [pc, #388]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	220f      	movs	r2, #15
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	4a62      	ldr	r2, [pc, #392]	@ (8004ec8 <HAL_RCC_OscConfig+0x34c>)
 8004d3e:	5cd3      	ldrb	r3, [r2, r3]
 8004d40:	000a      	movs	r2, r1
 8004d42:	40da      	lsrs	r2, r3
 8004d44:	4b61      	ldr	r3, [pc, #388]	@ (8004ecc <HAL_RCC_OscConfig+0x350>)
 8004d46:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004d48:	4b61      	ldr	r3, [pc, #388]	@ (8004ed0 <HAL_RCC_OscConfig+0x354>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2513      	movs	r5, #19
 8004d4e:	197c      	adds	r4, r7, r5
 8004d50:	0018      	movs	r0, r3
 8004d52:	f7ff f8ad 	bl	8003eb0 <HAL_InitTick>
 8004d56:	0003      	movs	r3, r0
 8004d58:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004d5a:	197b      	adds	r3, r7, r5
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d046      	beq.n	8004df0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004d62:	197b      	adds	r3, r7, r5
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	e2d2      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d027      	beq.n	8004dbe <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004d6e:	4b52      	ldr	r3, [pc, #328]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2209      	movs	r2, #9
 8004d74:	4393      	bics	r3, r2
 8004d76:	0019      	movs	r1, r3
 8004d78:	4b4f      	ldr	r3, [pc, #316]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7ff f8dc 	bl	8003f3c <HAL_GetTick>
 8004d84:	0003      	movs	r3, r0
 8004d86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d8a:	f7ff f8d7 	bl	8003f3c <HAL_GetTick>
 8004d8e:	0002      	movs	r2, r0
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e2b8      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d9c:	4b46      	ldr	r3, [pc, #280]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2204      	movs	r2, #4
 8004da2:	4013      	ands	r3, r2
 8004da4:	d0f1      	beq.n	8004d8a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da6:	4b44      	ldr	r3, [pc, #272]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	4a46      	ldr	r2, [pc, #280]	@ (8004ec4 <HAL_RCC_OscConfig+0x348>)
 8004dac:	4013      	ands	r3, r2
 8004dae:	0019      	movs	r1, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	021a      	lsls	r2, r3, #8
 8004db6:	4b40      	ldr	r3, [pc, #256]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004db8:	430a      	orrs	r2, r1
 8004dba:	605a      	str	r2, [r3, #4]
 8004dbc:	e018      	b.n	8004df0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	438a      	bics	r2, r1
 8004dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dca:	f7ff f8b7 	bl	8003f3c <HAL_GetTick>
 8004dce:	0003      	movs	r3, r0
 8004dd0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004dd2:	e008      	b.n	8004de6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dd4:	f7ff f8b2 	bl	8003f3c <HAL_GetTick>
 8004dd8:	0002      	movs	r2, r0
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e293      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004de6:	4b34      	ldr	r3, [pc, #208]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2204      	movs	r2, #4
 8004dec:	4013      	ands	r3, r2
 8004dee:	d1f1      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2210      	movs	r2, #16
 8004df6:	4013      	ands	r3, r2
 8004df8:	d100      	bne.n	8004dfc <HAL_RCC_OscConfig+0x280>
 8004dfa:	e0a2      	b.n	8004f42 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d140      	bne.n	8004e84 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e02:	4b2d      	ldr	r3, [pc, #180]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2380      	movs	r3, #128	@ 0x80
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d005      	beq.n	8004e1a <HAL_RCC_OscConfig+0x29e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e279      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e1a:	4b27      	ldr	r3, [pc, #156]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	4a2d      	ldr	r2, [pc, #180]	@ (8004ed4 <HAL_RCC_OscConfig+0x358>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	0019      	movs	r1, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e28:	4b23      	ldr	r3, [pc, #140]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e2e:	4b22      	ldr	r3, [pc, #136]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	0a19      	lsrs	r1, r3, #8
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	061a      	lsls	r2, r3, #24
 8004e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	0b5b      	lsrs	r3, r3, #13
 8004e48:	3301      	adds	r3, #1
 8004e4a:	2280      	movs	r2, #128	@ 0x80
 8004e4c:	0212      	lsls	r2, r2, #8
 8004e4e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004e50:	4b19      	ldr	r3, [pc, #100]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	091b      	lsrs	r3, r3, #4
 8004e56:	210f      	movs	r1, #15
 8004e58:	400b      	ands	r3, r1
 8004e5a:	491b      	ldr	r1, [pc, #108]	@ (8004ec8 <HAL_RCC_OscConfig+0x34c>)
 8004e5c:	5ccb      	ldrb	r3, [r1, r3]
 8004e5e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004e60:	4b1a      	ldr	r3, [pc, #104]	@ (8004ecc <HAL_RCC_OscConfig+0x350>)
 8004e62:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004e64:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed0 <HAL_RCC_OscConfig+0x354>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2513      	movs	r5, #19
 8004e6a:	197c      	adds	r4, r7, r5
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f7ff f81f 	bl	8003eb0 <HAL_InitTick>
 8004e72:	0003      	movs	r3, r0
 8004e74:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004e76:	197b      	adds	r3, r7, r5
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d061      	beq.n	8004f42 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004e7e:	197b      	adds	r3, r7, r5
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	e244      	b.n	800530e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69db      	ldr	r3, [r3, #28]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d040      	beq.n	8004f0e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	4b09      	ldr	r3, [pc, #36]	@ (8004eb8 <HAL_RCC_OscConfig+0x33c>)
 8004e92:	2180      	movs	r1, #128	@ 0x80
 8004e94:	0049      	lsls	r1, r1, #1
 8004e96:	430a      	orrs	r2, r1
 8004e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9a:	f7ff f84f 	bl	8003f3c <HAL_GetTick>
 8004e9e:	0003      	movs	r3, r0
 8004ea0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004ea2:	e019      	b.n	8004ed8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ea4:	f7ff f84a 	bl	8003f3c <HAL_GetTick>
 8004ea8:	0002      	movs	r2, r0
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d912      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e22b      	b.n	800530e <HAL_RCC_OscConfig+0x792>
 8004eb6:	46c0      	nop			@ (mov r8, r8)
 8004eb8:	40021000 	.word	0x40021000
 8004ebc:	fffeffff 	.word	0xfffeffff
 8004ec0:	fffbffff 	.word	0xfffbffff
 8004ec4:	ffffe0ff 	.word	0xffffe0ff
 8004ec8:	0800b3dc 	.word	0x0800b3dc
 8004ecc:	2000000c 	.word	0x2000000c
 8004ed0:	20000010 	.word	0x20000010
 8004ed4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004ed8:	4bca      	ldr	r3, [pc, #808]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	2380      	movs	r3, #128	@ 0x80
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d0df      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ee4:	4bc7      	ldr	r3, [pc, #796]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	4ac7      	ldr	r2, [pc, #796]	@ (8005208 <HAL_RCC_OscConfig+0x68c>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	0019      	movs	r1, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ef2:	4bc4      	ldr	r3, [pc, #784]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ef8:	4bc2      	ldr	r3, [pc, #776]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	021b      	lsls	r3, r3, #8
 8004efe:	0a19      	lsrs	r1, r3, #8
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a1b      	ldr	r3, [r3, #32]
 8004f04:	061a      	lsls	r2, r3, #24
 8004f06:	4bbf      	ldr	r3, [pc, #764]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
 8004f0c:	e019      	b.n	8004f42 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f0e:	4bbd      	ldr	r3, [pc, #756]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	4bbc      	ldr	r3, [pc, #752]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f14:	49bd      	ldr	r1, [pc, #756]	@ (800520c <HAL_RCC_OscConfig+0x690>)
 8004f16:	400a      	ands	r2, r1
 8004f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7ff f80f 	bl	8003f3c <HAL_GetTick>
 8004f1e:	0003      	movs	r3, r0
 8004f20:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f24:	f7ff f80a 	bl	8003f3c <HAL_GetTick>
 8004f28:	0002      	movs	r2, r0
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e1eb      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f36:	4bb3      	ldr	r3, [pc, #716]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	2380      	movs	r3, #128	@ 0x80
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4013      	ands	r3, r2
 8004f40:	d1f0      	bne.n	8004f24 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2208      	movs	r2, #8
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d036      	beq.n	8004fba <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d019      	beq.n	8004f88 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f54:	4bab      	ldr	r3, [pc, #684]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f58:	4baa      	ldr	r3, [pc, #680]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f60:	f7fe ffec 	bl	8003f3c <HAL_GetTick>
 8004f64:	0003      	movs	r3, r0
 8004f66:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f6a:	f7fe ffe7 	bl	8003f3c <HAL_GetTick>
 8004f6e:	0002      	movs	r2, r0
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e1c8      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f7c:	4ba1      	ldr	r3, [pc, #644]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f80:	2202      	movs	r2, #2
 8004f82:	4013      	ands	r3, r2
 8004f84:	d0f1      	beq.n	8004f6a <HAL_RCC_OscConfig+0x3ee>
 8004f86:	e018      	b.n	8004fba <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f88:	4b9e      	ldr	r3, [pc, #632]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f8c:	4b9d      	ldr	r3, [pc, #628]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004f8e:	2101      	movs	r1, #1
 8004f90:	438a      	bics	r2, r1
 8004f92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f94:	f7fe ffd2 	bl	8003f3c <HAL_GetTick>
 8004f98:	0003      	movs	r3, r0
 8004f9a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f9e:	f7fe ffcd 	bl	8003f3c <HAL_GetTick>
 8004fa2:	0002      	movs	r2, r0
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e1ae      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004fb0:	4b94      	ldr	r3, [pc, #592]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	d1f1      	bne.n	8004f9e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	d100      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x44a>
 8004fc4:	e0ae      	b.n	8005124 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc6:	2023      	movs	r0, #35	@ 0x23
 8004fc8:	183b      	adds	r3, r7, r0
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fce:	4b8d      	ldr	r3, [pc, #564]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004fd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fd2:	2380      	movs	r3, #128	@ 0x80
 8004fd4:	055b      	lsls	r3, r3, #21
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d109      	bne.n	8004fee <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fda:	4b8a      	ldr	r3, [pc, #552]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004fdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fde:	4b89      	ldr	r3, [pc, #548]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8004fe0:	2180      	movs	r1, #128	@ 0x80
 8004fe2:	0549      	lsls	r1, r1, #21
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004fe8:	183b      	adds	r3, r7, r0
 8004fea:	2201      	movs	r2, #1
 8004fec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fee:	4b88      	ldr	r3, [pc, #544]	@ (8005210 <HAL_RCC_OscConfig+0x694>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	2380      	movs	r3, #128	@ 0x80
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	d11a      	bne.n	8005030 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ffa:	4b85      	ldr	r3, [pc, #532]	@ (8005210 <HAL_RCC_OscConfig+0x694>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	4b84      	ldr	r3, [pc, #528]	@ (8005210 <HAL_RCC_OscConfig+0x694>)
 8005000:	2180      	movs	r1, #128	@ 0x80
 8005002:	0049      	lsls	r1, r1, #1
 8005004:	430a      	orrs	r2, r1
 8005006:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005008:	f7fe ff98 	bl	8003f3c <HAL_GetTick>
 800500c:	0003      	movs	r3, r0
 800500e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005012:	f7fe ff93 	bl	8003f3c <HAL_GetTick>
 8005016:	0002      	movs	r2, r0
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b64      	cmp	r3, #100	@ 0x64
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e174      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005024:	4b7a      	ldr	r3, [pc, #488]	@ (8005210 <HAL_RCC_OscConfig+0x694>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	2380      	movs	r3, #128	@ 0x80
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	4013      	ands	r3, r2
 800502e:	d0f0      	beq.n	8005012 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	2380      	movs	r3, #128	@ 0x80
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	429a      	cmp	r2, r3
 800503a:	d107      	bne.n	800504c <HAL_RCC_OscConfig+0x4d0>
 800503c:	4b71      	ldr	r3, [pc, #452]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800503e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005040:	4b70      	ldr	r3, [pc, #448]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005042:	2180      	movs	r1, #128	@ 0x80
 8005044:	0049      	lsls	r1, r1, #1
 8005046:	430a      	orrs	r2, r1
 8005048:	651a      	str	r2, [r3, #80]	@ 0x50
 800504a:	e031      	b.n	80050b0 <HAL_RCC_OscConfig+0x534>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10c      	bne.n	800506e <HAL_RCC_OscConfig+0x4f2>
 8005054:	4b6b      	ldr	r3, [pc, #428]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005056:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005058:	4b6a      	ldr	r3, [pc, #424]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800505a:	496c      	ldr	r1, [pc, #432]	@ (800520c <HAL_RCC_OscConfig+0x690>)
 800505c:	400a      	ands	r2, r1
 800505e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005060:	4b68      	ldr	r3, [pc, #416]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005062:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005064:	4b67      	ldr	r3, [pc, #412]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005066:	496b      	ldr	r1, [pc, #428]	@ (8005214 <HAL_RCC_OscConfig+0x698>)
 8005068:	400a      	ands	r2, r1
 800506a:	651a      	str	r2, [r3, #80]	@ 0x50
 800506c:	e020      	b.n	80050b0 <HAL_RCC_OscConfig+0x534>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	689a      	ldr	r2, [r3, #8]
 8005072:	23a0      	movs	r3, #160	@ 0xa0
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	429a      	cmp	r2, r3
 8005078:	d10e      	bne.n	8005098 <HAL_RCC_OscConfig+0x51c>
 800507a:	4b62      	ldr	r3, [pc, #392]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800507c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800507e:	4b61      	ldr	r3, [pc, #388]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005080:	2180      	movs	r1, #128	@ 0x80
 8005082:	00c9      	lsls	r1, r1, #3
 8005084:	430a      	orrs	r2, r1
 8005086:	651a      	str	r2, [r3, #80]	@ 0x50
 8005088:	4b5e      	ldr	r3, [pc, #376]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800508a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800508c:	4b5d      	ldr	r3, [pc, #372]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800508e:	2180      	movs	r1, #128	@ 0x80
 8005090:	0049      	lsls	r1, r1, #1
 8005092:	430a      	orrs	r2, r1
 8005094:	651a      	str	r2, [r3, #80]	@ 0x50
 8005096:	e00b      	b.n	80050b0 <HAL_RCC_OscConfig+0x534>
 8005098:	4b5a      	ldr	r3, [pc, #360]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800509a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800509c:	4b59      	ldr	r3, [pc, #356]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800509e:	495b      	ldr	r1, [pc, #364]	@ (800520c <HAL_RCC_OscConfig+0x690>)
 80050a0:	400a      	ands	r2, r1
 80050a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80050a4:	4b57      	ldr	r3, [pc, #348]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80050a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050a8:	4b56      	ldr	r3, [pc, #344]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80050aa:	495a      	ldr	r1, [pc, #360]	@ (8005214 <HAL_RCC_OscConfig+0x698>)
 80050ac:	400a      	ands	r2, r1
 80050ae:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d015      	beq.n	80050e4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050b8:	f7fe ff40 	bl	8003f3c <HAL_GetTick>
 80050bc:	0003      	movs	r3, r0
 80050be:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050c0:	e009      	b.n	80050d6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050c2:	f7fe ff3b 	bl	8003f3c <HAL_GetTick>
 80050c6:	0002      	movs	r2, r0
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	4a52      	ldr	r2, [pc, #328]	@ (8005218 <HAL_RCC_OscConfig+0x69c>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e11b      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80050d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050da:	2380      	movs	r3, #128	@ 0x80
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	4013      	ands	r3, r2
 80050e0:	d0ef      	beq.n	80050c2 <HAL_RCC_OscConfig+0x546>
 80050e2:	e014      	b.n	800510e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050e4:	f7fe ff2a 	bl	8003f3c <HAL_GetTick>
 80050e8:	0003      	movs	r3, r0
 80050ea:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80050ec:	e009      	b.n	8005102 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050ee:	f7fe ff25 	bl	8003f3c <HAL_GetTick>
 80050f2:	0002      	movs	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	4a47      	ldr	r2, [pc, #284]	@ (8005218 <HAL_RCC_OscConfig+0x69c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e105      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005102:	4b40      	ldr	r3, [pc, #256]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005104:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005106:	2380      	movs	r3, #128	@ 0x80
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4013      	ands	r3, r2
 800510c:	d1ef      	bne.n	80050ee <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800510e:	2323      	movs	r3, #35	@ 0x23
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d105      	bne.n	8005124 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005118:	4b3a      	ldr	r3, [pc, #232]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800511a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800511c:	4b39      	ldr	r3, [pc, #228]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800511e:	493f      	ldr	r1, [pc, #252]	@ (800521c <HAL_RCC_OscConfig+0x6a0>)
 8005120:	400a      	ands	r2, r1
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2220      	movs	r2, #32
 800512a:	4013      	ands	r3, r2
 800512c:	d049      	beq.n	80051c2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d026      	beq.n	8005184 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005136:	4b33      	ldr	r3, [pc, #204]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005138:	689a      	ldr	r2, [r3, #8]
 800513a:	4b32      	ldr	r3, [pc, #200]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800513c:	2101      	movs	r1, #1
 800513e:	430a      	orrs	r2, r1
 8005140:	609a      	str	r2, [r3, #8]
 8005142:	4b30      	ldr	r3, [pc, #192]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005144:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005146:	4b2f      	ldr	r3, [pc, #188]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005148:	2101      	movs	r1, #1
 800514a:	430a      	orrs	r2, r1
 800514c:	635a      	str	r2, [r3, #52]	@ 0x34
 800514e:	4b34      	ldr	r3, [pc, #208]	@ (8005220 <HAL_RCC_OscConfig+0x6a4>)
 8005150:	6a1a      	ldr	r2, [r3, #32]
 8005152:	4b33      	ldr	r3, [pc, #204]	@ (8005220 <HAL_RCC_OscConfig+0x6a4>)
 8005154:	2180      	movs	r1, #128	@ 0x80
 8005156:	0189      	lsls	r1, r1, #6
 8005158:	430a      	orrs	r2, r1
 800515a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7fe feee 	bl	8003f3c <HAL_GetTick>
 8005160:	0003      	movs	r3, r0
 8005162:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005166:	f7fe fee9 	bl	8003f3c <HAL_GetTick>
 800516a:	0002      	movs	r2, r0
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e0ca      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005178:	4b22      	ldr	r3, [pc, #136]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2202      	movs	r2, #2
 800517e:	4013      	ands	r3, r2
 8005180:	d0f1      	beq.n	8005166 <HAL_RCC_OscConfig+0x5ea>
 8005182:	e01e      	b.n	80051c2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005184:	4b1f      	ldr	r3, [pc, #124]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	4b1e      	ldr	r3, [pc, #120]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 800518a:	2101      	movs	r1, #1
 800518c:	438a      	bics	r2, r1
 800518e:	609a      	str	r2, [r3, #8]
 8005190:	4b23      	ldr	r3, [pc, #140]	@ (8005220 <HAL_RCC_OscConfig+0x6a4>)
 8005192:	6a1a      	ldr	r2, [r3, #32]
 8005194:	4b22      	ldr	r3, [pc, #136]	@ (8005220 <HAL_RCC_OscConfig+0x6a4>)
 8005196:	4923      	ldr	r1, [pc, #140]	@ (8005224 <HAL_RCC_OscConfig+0x6a8>)
 8005198:	400a      	ands	r2, r1
 800519a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800519c:	f7fe fece 	bl	8003f3c <HAL_GetTick>
 80051a0:	0003      	movs	r3, r0
 80051a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80051a4:	e008      	b.n	80051b8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051a6:	f7fe fec9 	bl	8003f3c <HAL_GetTick>
 80051aa:	0002      	movs	r2, r0
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d901      	bls.n	80051b8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e0aa      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80051b8:	4b12      	ldr	r3, [pc, #72]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2202      	movs	r2, #2
 80051be:	4013      	ands	r3, r2
 80051c0:	d1f1      	bne.n	80051a6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d100      	bne.n	80051cc <HAL_RCC_OscConfig+0x650>
 80051ca:	e09f      	b.n	800530c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	2b0c      	cmp	r3, #12
 80051d0:	d100      	bne.n	80051d4 <HAL_RCC_OscConfig+0x658>
 80051d2:	e078      	b.n	80052c6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d159      	bne.n	8005290 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051dc:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	4b08      	ldr	r3, [pc, #32]	@ (8005204 <HAL_RCC_OscConfig+0x688>)
 80051e2:	4911      	ldr	r1, [pc, #68]	@ (8005228 <HAL_RCC_OscConfig+0x6ac>)
 80051e4:	400a      	ands	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fe fea8 	bl	8003f3c <HAL_GetTick>
 80051ec:	0003      	movs	r3, r0
 80051ee:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80051f0:	e01c      	b.n	800522c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051f2:	f7fe fea3 	bl	8003f3c <HAL_GetTick>
 80051f6:	0002      	movs	r2, r0
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d915      	bls.n	800522c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e084      	b.n	800530e <HAL_RCC_OscConfig+0x792>
 8005204:	40021000 	.word	0x40021000
 8005208:	ffff1fff 	.word	0xffff1fff
 800520c:	fffffeff 	.word	0xfffffeff
 8005210:	40007000 	.word	0x40007000
 8005214:	fffffbff 	.word	0xfffffbff
 8005218:	00001388 	.word	0x00001388
 800521c:	efffffff 	.word	0xefffffff
 8005220:	40010000 	.word	0x40010000
 8005224:	ffffdfff 	.word	0xffffdfff
 8005228:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800522c:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	049b      	lsls	r3, r3, #18
 8005234:	4013      	ands	r3, r2
 8005236:	d1dc      	bne.n	80051f2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005238:	4b37      	ldr	r3, [pc, #220]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	4a37      	ldr	r2, [pc, #220]	@ (800531c <HAL_RCC_OscConfig+0x7a0>)
 800523e:	4013      	ands	r3, r2
 8005240:	0019      	movs	r1, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005250:	431a      	orrs	r2, r3
 8005252:	4b31      	ldr	r3, [pc, #196]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 8005254:	430a      	orrs	r2, r1
 8005256:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005258:	4b2f      	ldr	r3, [pc, #188]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	4b2e      	ldr	r3, [pc, #184]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 800525e:	2180      	movs	r1, #128	@ 0x80
 8005260:	0449      	lsls	r1, r1, #17
 8005262:	430a      	orrs	r2, r1
 8005264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005266:	f7fe fe69 	bl	8003f3c <HAL_GetTick>
 800526a:	0003      	movs	r3, r0
 800526c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005270:	f7fe fe64 	bl	8003f3c <HAL_GetTick>
 8005274:	0002      	movs	r2, r0
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e045      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005282:	4b25      	ldr	r3, [pc, #148]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	2380      	movs	r3, #128	@ 0x80
 8005288:	049b      	lsls	r3, r3, #18
 800528a:	4013      	ands	r3, r2
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0x6f4>
 800528e:	e03d      	b.n	800530c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005290:	4b21      	ldr	r3, [pc, #132]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	4b20      	ldr	r3, [pc, #128]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 8005296:	4922      	ldr	r1, [pc, #136]	@ (8005320 <HAL_RCC_OscConfig+0x7a4>)
 8005298:	400a      	ands	r2, r1
 800529a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800529c:	f7fe fe4e 	bl	8003f3c <HAL_GetTick>
 80052a0:	0003      	movs	r3, r0
 80052a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052a6:	f7fe fe49 	bl	8003f3c <HAL_GetTick>
 80052aa:	0002      	movs	r2, r0
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e02a      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80052b8:	4b17      	ldr	r3, [pc, #92]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	049b      	lsls	r3, r3, #18
 80052c0:	4013      	ands	r3, r2
 80052c2:	d1f0      	bne.n	80052a6 <HAL_RCC_OscConfig+0x72a>
 80052c4:	e022      	b.n	800530c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e01d      	b.n	800530e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052d2:	4b11      	ldr	r3, [pc, #68]	@ (8005318 <HAL_RCC_OscConfig+0x79c>)
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	2380      	movs	r3, #128	@ 0x80
 80052dc:	025b      	lsls	r3, r3, #9
 80052de:	401a      	ands	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d10f      	bne.n	8005308 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	23f0      	movs	r3, #240	@ 0xf0
 80052ec:	039b      	lsls	r3, r3, #14
 80052ee:	401a      	ands	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d107      	bne.n	8005308 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	23c0      	movs	r3, #192	@ 0xc0
 80052fc:	041b      	lsls	r3, r3, #16
 80052fe:	401a      	ands	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005304:	429a      	cmp	r2, r3
 8005306:	d001      	beq.n	800530c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e000      	b.n	800530e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	0018      	movs	r0, r3
 8005310:	46bd      	mov	sp, r7
 8005312:	b00a      	add	sp, #40	@ 0x28
 8005314:	bdb0      	pop	{r4, r5, r7, pc}
 8005316:	46c0      	nop			@ (mov r8, r8)
 8005318:	40021000 	.word	0x40021000
 800531c:	ff02ffff 	.word	0xff02ffff
 8005320:	feffffff 	.word	0xfeffffff

08005324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005324:	b5b0      	push	{r4, r5, r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e128      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005338:	4b96      	ldr	r3, [pc, #600]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2201      	movs	r2, #1
 800533e:	4013      	ands	r3, r2
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d91e      	bls.n	8005384 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005346:	4b93      	ldr	r3, [pc, #588]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2201      	movs	r2, #1
 800534c:	4393      	bics	r3, r2
 800534e:	0019      	movs	r1, r3
 8005350:	4b90      	ldr	r3, [pc, #576]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	430a      	orrs	r2, r1
 8005356:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005358:	f7fe fdf0 	bl	8003f3c <HAL_GetTick>
 800535c:	0003      	movs	r3, r0
 800535e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005360:	e009      	b.n	8005376 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005362:	f7fe fdeb 	bl	8003f3c <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	4a8a      	ldr	r2, [pc, #552]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d901      	bls.n	8005376 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e109      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005376:	4b87      	ldr	r3, [pc, #540]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2201      	movs	r2, #1
 800537c:	4013      	ands	r3, r2
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	429a      	cmp	r2, r3
 8005382:	d1ee      	bne.n	8005362 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2202      	movs	r2, #2
 800538a:	4013      	ands	r3, r2
 800538c:	d009      	beq.n	80053a2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800538e:	4b83      	ldr	r3, [pc, #524]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	22f0      	movs	r2, #240	@ 0xf0
 8005394:	4393      	bics	r3, r2
 8005396:	0019      	movs	r1, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689a      	ldr	r2, [r3, #8]
 800539c:	4b7f      	ldr	r3, [pc, #508]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 800539e:	430a      	orrs	r2, r1
 80053a0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2201      	movs	r2, #1
 80053a8:	4013      	ands	r3, r2
 80053aa:	d100      	bne.n	80053ae <HAL_RCC_ClockConfig+0x8a>
 80053ac:	e089      	b.n	80054c2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d107      	bne.n	80053c6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053b6:	4b79      	ldr	r3, [pc, #484]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	2380      	movs	r3, #128	@ 0x80
 80053bc:	029b      	lsls	r3, r3, #10
 80053be:	4013      	ands	r3, r2
 80053c0:	d120      	bne.n	8005404 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e0e1      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	d107      	bne.n	80053de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053ce:	4b73      	ldr	r3, [pc, #460]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	2380      	movs	r3, #128	@ 0x80
 80053d4:	049b      	lsls	r3, r3, #18
 80053d6:	4013      	ands	r3, r2
 80053d8:	d114      	bne.n	8005404 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e0d5      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d106      	bne.n	80053f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053e6:	4b6d      	ldr	r3, [pc, #436]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2204      	movs	r2, #4
 80053ec:	4013      	ands	r3, r2
 80053ee:	d109      	bne.n	8005404 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0ca      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80053f4:	4b69      	ldr	r3, [pc, #420]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	2380      	movs	r3, #128	@ 0x80
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4013      	ands	r3, r2
 80053fe:	d101      	bne.n	8005404 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e0c2      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005404:	4b65      	ldr	r3, [pc, #404]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	2203      	movs	r2, #3
 800540a:	4393      	bics	r3, r2
 800540c:	0019      	movs	r1, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	4b62      	ldr	r3, [pc, #392]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005414:	430a      	orrs	r2, r1
 8005416:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005418:	f7fe fd90 	bl	8003f3c <HAL_GetTick>
 800541c:	0003      	movs	r3, r0
 800541e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2b02      	cmp	r3, #2
 8005426:	d111      	bne.n	800544c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005428:	e009      	b.n	800543e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800542a:	f7fe fd87 	bl	8003f3c <HAL_GetTick>
 800542e:	0002      	movs	r2, r0
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	4a58      	ldr	r2, [pc, #352]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d901      	bls.n	800543e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e0a5      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800543e:	4b57      	ldr	r3, [pc, #348]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	220c      	movs	r2, #12
 8005444:	4013      	ands	r3, r2
 8005446:	2b08      	cmp	r3, #8
 8005448:	d1ef      	bne.n	800542a <HAL_RCC_ClockConfig+0x106>
 800544a:	e03a      	b.n	80054c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	2b03      	cmp	r3, #3
 8005452:	d111      	bne.n	8005478 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005454:	e009      	b.n	800546a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005456:	f7fe fd71 	bl	8003f3c <HAL_GetTick>
 800545a:	0002      	movs	r2, r0
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	4a4d      	ldr	r2, [pc, #308]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d901      	bls.n	800546a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e08f      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800546a:	4b4c      	ldr	r3, [pc, #304]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	220c      	movs	r2, #12
 8005470:	4013      	ands	r3, r2
 8005472:	2b0c      	cmp	r3, #12
 8005474:	d1ef      	bne.n	8005456 <HAL_RCC_ClockConfig+0x132>
 8005476:	e024      	b.n	80054c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	2b01      	cmp	r3, #1
 800547e:	d11b      	bne.n	80054b8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005480:	e009      	b.n	8005496 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005482:	f7fe fd5b 	bl	8003f3c <HAL_GetTick>
 8005486:	0002      	movs	r2, r0
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	4a42      	ldr	r2, [pc, #264]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e079      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005496:	4b41      	ldr	r3, [pc, #260]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	220c      	movs	r2, #12
 800549c:	4013      	ands	r3, r2
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d1ef      	bne.n	8005482 <HAL_RCC_ClockConfig+0x15e>
 80054a2:	e00e      	b.n	80054c2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a4:	f7fe fd4a 	bl	8003f3c <HAL_GetTick>
 80054a8:	0002      	movs	r2, r0
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	4a3a      	ldr	r2, [pc, #232]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e068      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80054b8:	4b38      	ldr	r3, [pc, #224]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	220c      	movs	r2, #12
 80054be:	4013      	ands	r3, r2
 80054c0:	d1f0      	bne.n	80054a4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054c2:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2201      	movs	r2, #1
 80054c8:	4013      	ands	r3, r2
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d21e      	bcs.n	800550e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054d0:	4b30      	ldr	r3, [pc, #192]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2201      	movs	r2, #1
 80054d6:	4393      	bics	r3, r2
 80054d8:	0019      	movs	r1, r3
 80054da:	4b2e      	ldr	r3, [pc, #184]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 80054dc:	683a      	ldr	r2, [r7, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80054e2:	f7fe fd2b 	bl	8003f3c <HAL_GetTick>
 80054e6:	0003      	movs	r3, r0
 80054e8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ea:	e009      	b.n	8005500 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ec:	f7fe fd26 	bl	8003f3c <HAL_GetTick>
 80054f0:	0002      	movs	r2, r0
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	4a28      	ldr	r2, [pc, #160]	@ (8005598 <HAL_RCC_ClockConfig+0x274>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e044      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005500:	4b24      	ldr	r3, [pc, #144]	@ (8005594 <HAL_RCC_ClockConfig+0x270>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2201      	movs	r2, #1
 8005506:	4013      	ands	r3, r2
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	429a      	cmp	r2, r3
 800550c:	d1ee      	bne.n	80054ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2204      	movs	r2, #4
 8005514:	4013      	ands	r3, r2
 8005516:	d009      	beq.n	800552c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005518:	4b20      	ldr	r3, [pc, #128]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	4a20      	ldr	r2, [pc, #128]	@ (80055a0 <HAL_RCC_ClockConfig+0x27c>)
 800551e:	4013      	ands	r3, r2
 8005520:	0019      	movs	r1, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	4b1d      	ldr	r3, [pc, #116]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005528:	430a      	orrs	r2, r1
 800552a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2208      	movs	r2, #8
 8005532:	4013      	ands	r3, r2
 8005534:	d00a      	beq.n	800554c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005536:	4b19      	ldr	r3, [pc, #100]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	4a1a      	ldr	r2, [pc, #104]	@ (80055a4 <HAL_RCC_ClockConfig+0x280>)
 800553c:	4013      	ands	r3, r2
 800553e:	0019      	movs	r1, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	00da      	lsls	r2, r3, #3
 8005546:	4b15      	ldr	r3, [pc, #84]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005548:	430a      	orrs	r2, r1
 800554a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800554c:	f000 f832 	bl	80055b4 <HAL_RCC_GetSysClockFreq>
 8005550:	0001      	movs	r1, r0
 8005552:	4b12      	ldr	r3, [pc, #72]	@ (800559c <HAL_RCC_ClockConfig+0x278>)
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	220f      	movs	r2, #15
 800555a:	4013      	ands	r3, r2
 800555c:	4a12      	ldr	r2, [pc, #72]	@ (80055a8 <HAL_RCC_ClockConfig+0x284>)
 800555e:	5cd3      	ldrb	r3, [r2, r3]
 8005560:	000a      	movs	r2, r1
 8005562:	40da      	lsrs	r2, r3
 8005564:	4b11      	ldr	r3, [pc, #68]	@ (80055ac <HAL_RCC_ClockConfig+0x288>)
 8005566:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005568:	4b11      	ldr	r3, [pc, #68]	@ (80055b0 <HAL_RCC_ClockConfig+0x28c>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	250b      	movs	r5, #11
 800556e:	197c      	adds	r4, r7, r5
 8005570:	0018      	movs	r0, r3
 8005572:	f7fe fc9d 	bl	8003eb0 <HAL_InitTick>
 8005576:	0003      	movs	r3, r0
 8005578:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800557a:	197b      	adds	r3, r7, r5
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d002      	beq.n	8005588 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005582:	197b      	adds	r3, r7, r5
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	e000      	b.n	800558a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	0018      	movs	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	b004      	add	sp, #16
 8005590:	bdb0      	pop	{r4, r5, r7, pc}
 8005592:	46c0      	nop			@ (mov r8, r8)
 8005594:	40022000 	.word	0x40022000
 8005598:	00001388 	.word	0x00001388
 800559c:	40021000 	.word	0x40021000
 80055a0:	fffff8ff 	.word	0xfffff8ff
 80055a4:	ffffc7ff 	.word	0xffffc7ff
 80055a8:	0800b3dc 	.word	0x0800b3dc
 80055ac:	2000000c 	.word	0x2000000c
 80055b0:	20000010 	.word	0x20000010

080055b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80055ba:	4b3c      	ldr	r3, [pc, #240]	@ (80056ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	220c      	movs	r2, #12
 80055c4:	4013      	ands	r3, r2
 80055c6:	2b0c      	cmp	r3, #12
 80055c8:	d013      	beq.n	80055f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80055ca:	d85c      	bhi.n	8005686 <HAL_RCC_GetSysClockFreq+0xd2>
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d002      	beq.n	80055d6 <HAL_RCC_GetSysClockFreq+0x22>
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d00b      	beq.n	80055ec <HAL_RCC_GetSysClockFreq+0x38>
 80055d4:	e057      	b.n	8005686 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80055d6:	4b35      	ldr	r3, [pc, #212]	@ (80056ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2210      	movs	r2, #16
 80055dc:	4013      	ands	r3, r2
 80055de:	d002      	beq.n	80055e6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80055e0:	4b33      	ldr	r3, [pc, #204]	@ (80056b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80055e2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80055e4:	e05d      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80055e6:	4b33      	ldr	r3, [pc, #204]	@ (80056b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80055e8:	613b      	str	r3, [r7, #16]
      break;
 80055ea:	e05a      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055ec:	4b32      	ldr	r3, [pc, #200]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x104>)
 80055ee:	613b      	str	r3, [r7, #16]
      break;
 80055f0:	e057      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	0c9b      	lsrs	r3, r3, #18
 80055f6:	220f      	movs	r2, #15
 80055f8:	4013      	ands	r3, r2
 80055fa:	4a30      	ldr	r2, [pc, #192]	@ (80056bc <HAL_RCC_GetSysClockFreq+0x108>)
 80055fc:	5cd3      	ldrb	r3, [r2, r3]
 80055fe:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	0d9b      	lsrs	r3, r3, #22
 8005604:	2203      	movs	r2, #3
 8005606:	4013      	ands	r3, r2
 8005608:	3301      	adds	r3, #1
 800560a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800560c:	4b27      	ldr	r3, [pc, #156]	@ (80056ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	2380      	movs	r3, #128	@ 0x80
 8005612:	025b      	lsls	r3, r3, #9
 8005614:	4013      	ands	r3, r2
 8005616:	d00f      	beq.n	8005638 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8005618:	68b9      	ldr	r1, [r7, #8]
 800561a:	000a      	movs	r2, r1
 800561c:	0152      	lsls	r2, r2, #5
 800561e:	1a52      	subs	r2, r2, r1
 8005620:	0193      	lsls	r3, r2, #6
 8005622:	1a9b      	subs	r3, r3, r2
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	185b      	adds	r3, r3, r1
 8005628:	025b      	lsls	r3, r3, #9
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	0018      	movs	r0, r3
 800562e:	f7fa fd87 	bl	8000140 <__udivsi3>
 8005632:	0003      	movs	r3, r0
 8005634:	617b      	str	r3, [r7, #20]
 8005636:	e023      	b.n	8005680 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005638:	4b1c      	ldr	r3, [pc, #112]	@ (80056ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2210      	movs	r2, #16
 800563e:	4013      	ands	r3, r2
 8005640:	d00f      	beq.n	8005662 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005642:	68b9      	ldr	r1, [r7, #8]
 8005644:	000a      	movs	r2, r1
 8005646:	0152      	lsls	r2, r2, #5
 8005648:	1a52      	subs	r2, r2, r1
 800564a:	0193      	lsls	r3, r2, #6
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	185b      	adds	r3, r3, r1
 8005652:	021b      	lsls	r3, r3, #8
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	0018      	movs	r0, r3
 8005658:	f7fa fd72 	bl	8000140 <__udivsi3>
 800565c:	0003      	movs	r3, r0
 800565e:	617b      	str	r3, [r7, #20]
 8005660:	e00e      	b.n	8005680 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005662:	68b9      	ldr	r1, [r7, #8]
 8005664:	000a      	movs	r2, r1
 8005666:	0152      	lsls	r2, r2, #5
 8005668:	1a52      	subs	r2, r2, r1
 800566a:	0193      	lsls	r3, r2, #6
 800566c:	1a9b      	subs	r3, r3, r2
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	185b      	adds	r3, r3, r1
 8005672:	029b      	lsls	r3, r3, #10
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	0018      	movs	r0, r3
 8005678:	f7fa fd62 	bl	8000140 <__udivsi3>
 800567c:	0003      	movs	r3, r0
 800567e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	613b      	str	r3, [r7, #16]
      break;
 8005684:	e00d      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005686:	4b09      	ldr	r3, [pc, #36]	@ (80056ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0b5b      	lsrs	r3, r3, #13
 800568c:	2207      	movs	r2, #7
 800568e:	4013      	ands	r3, r2
 8005690:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	3301      	adds	r3, #1
 8005696:	2280      	movs	r2, #128	@ 0x80
 8005698:	0212      	lsls	r2, r2, #8
 800569a:	409a      	lsls	r2, r3
 800569c:	0013      	movs	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
      break;
 80056a0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80056a2:	693b      	ldr	r3, [r7, #16]
}
 80056a4:	0018      	movs	r0, r3
 80056a6:	46bd      	mov	sp, r7
 80056a8:	b006      	add	sp, #24
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40021000 	.word	0x40021000
 80056b0:	003d0900 	.word	0x003d0900
 80056b4:	00f42400 	.word	0x00f42400
 80056b8:	007a1200 	.word	0x007a1200
 80056bc:	0800b3f4 	.word	0x0800b3f4

080056c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c4:	4b02      	ldr	r3, [pc, #8]	@ (80056d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80056c6:	681b      	ldr	r3, [r3, #0]
}
 80056c8:	0018      	movs	r0, r3
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	46c0      	nop			@ (mov r8, r8)
 80056d0:	2000000c 	.word	0x2000000c

080056d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056d8:	f7ff fff2 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 80056dc:	0001      	movs	r1, r0
 80056de:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	0a1b      	lsrs	r3, r3, #8
 80056e4:	2207      	movs	r2, #7
 80056e6:	4013      	ands	r3, r2
 80056e8:	4a04      	ldr	r2, [pc, #16]	@ (80056fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80056ea:	5cd3      	ldrb	r3, [r2, r3]
 80056ec:	40d9      	lsrs	r1, r3
 80056ee:	000b      	movs	r3, r1
}
 80056f0:	0018      	movs	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	46c0      	nop			@ (mov r8, r8)
 80056f8:	40021000 	.word	0x40021000
 80056fc:	0800b3ec 	.word	0x0800b3ec

08005700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005704:	f7ff ffdc 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 8005708:	0001      	movs	r1, r0
 800570a:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	0adb      	lsrs	r3, r3, #11
 8005710:	2207      	movs	r2, #7
 8005712:	4013      	ands	r3, r2
 8005714:	4a04      	ldr	r2, [pc, #16]	@ (8005728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005716:	5cd3      	ldrb	r3, [r2, r3]
 8005718:	40d9      	lsrs	r1, r3
 800571a:	000b      	movs	r3, r1
}
 800571c:	0018      	movs	r0, r3
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	40021000 	.word	0x40021000
 8005728:	0800b3ec 	.word	0x0800b3ec

0800572c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005734:	2317      	movs	r3, #23
 8005736:	18fb      	adds	r3, r7, r3
 8005738:	2200      	movs	r2, #0
 800573a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2220      	movs	r2, #32
 8005742:	4013      	ands	r3, r2
 8005744:	d106      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	2380      	movs	r3, #128	@ 0x80
 800574c:	011b      	lsls	r3, r3, #4
 800574e:	4013      	ands	r3, r2
 8005750:	d100      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005752:	e104      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005754:	4bb9      	ldr	r3, [pc, #740]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005756:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005758:	2380      	movs	r3, #128	@ 0x80
 800575a:	055b      	lsls	r3, r3, #21
 800575c:	4013      	ands	r3, r2
 800575e:	d10a      	bne.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005760:	4bb6      	ldr	r3, [pc, #728]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005762:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005764:	4bb5      	ldr	r3, [pc, #724]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005766:	2180      	movs	r1, #128	@ 0x80
 8005768:	0549      	lsls	r1, r1, #21
 800576a:	430a      	orrs	r2, r1
 800576c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800576e:	2317      	movs	r3, #23
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	2201      	movs	r2, #1
 8005774:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005776:	4bb2      	ldr	r3, [pc, #712]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	2380      	movs	r3, #128	@ 0x80
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	4013      	ands	r3, r2
 8005780:	d11a      	bne.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005782:	4baf      	ldr	r3, [pc, #700]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	4bae      	ldr	r3, [pc, #696]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005788:	2180      	movs	r1, #128	@ 0x80
 800578a:	0049      	lsls	r1, r1, #1
 800578c:	430a      	orrs	r2, r1
 800578e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005790:	f7fe fbd4 	bl	8003f3c <HAL_GetTick>
 8005794:	0003      	movs	r3, r0
 8005796:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005798:	e008      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800579a:	f7fe fbcf 	bl	8003f3c <HAL_GetTick>
 800579e:	0002      	movs	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b64      	cmp	r3, #100	@ 0x64
 80057a6:	d901      	bls.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e143      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ac:	4ba4      	ldr	r3, [pc, #656]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	2380      	movs	r3, #128	@ 0x80
 80057b2:	005b      	lsls	r3, r3, #1
 80057b4:	4013      	ands	r3, r2
 80057b6:	d0f0      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80057b8:	4ba0      	ldr	r3, [pc, #640]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	23c0      	movs	r3, #192	@ 0xc0
 80057be:	039b      	lsls	r3, r3, #14
 80057c0:	4013      	ands	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	23c0      	movs	r3, #192	@ 0xc0
 80057ca:	039b      	lsls	r3, r3, #14
 80057cc:	4013      	ands	r3, r2
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d107      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	23c0      	movs	r3, #192	@ 0xc0
 80057da:	039b      	lsls	r3, r3, #14
 80057dc:	4013      	ands	r3, r2
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d013      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	23c0      	movs	r3, #192	@ 0xc0
 80057ea:	029b      	lsls	r3, r3, #10
 80057ec:	401a      	ands	r2, r3
 80057ee:	23c0      	movs	r3, #192	@ 0xc0
 80057f0:	029b      	lsls	r3, r3, #10
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d10a      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80057f6:	4b91      	ldr	r3, [pc, #580]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	2380      	movs	r3, #128	@ 0x80
 80057fc:	029b      	lsls	r3, r3, #10
 80057fe:	401a      	ands	r2, r3
 8005800:	2380      	movs	r3, #128	@ 0x80
 8005802:	029b      	lsls	r3, r3, #10
 8005804:	429a      	cmp	r2, r3
 8005806:	d101      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e113      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800580c:	4b8b      	ldr	r3, [pc, #556]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800580e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005810:	23c0      	movs	r3, #192	@ 0xc0
 8005812:	029b      	lsls	r3, r3, #10
 8005814:	4013      	ands	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d049      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685a      	ldr	r2, [r3, #4]
 8005822:	23c0      	movs	r3, #192	@ 0xc0
 8005824:	029b      	lsls	r3, r3, #10
 8005826:	4013      	ands	r3, r2
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	429a      	cmp	r2, r3
 800582c:	d004      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2220      	movs	r2, #32
 8005834:	4013      	ands	r3, r2
 8005836:	d10d      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	23c0      	movs	r3, #192	@ 0xc0
 800583e:	029b      	lsls	r3, r3, #10
 8005840:	4013      	ands	r3, r2
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	429a      	cmp	r2, r3
 8005846:	d034      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	2380      	movs	r3, #128	@ 0x80
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	4013      	ands	r3, r2
 8005852:	d02e      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005854:	4b79      	ldr	r3, [pc, #484]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005858:	4a7a      	ldr	r2, [pc, #488]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800585a:	4013      	ands	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800585e:	4b77      	ldr	r3, [pc, #476]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005860:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005862:	4b76      	ldr	r3, [pc, #472]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005864:	2180      	movs	r1, #128	@ 0x80
 8005866:	0309      	lsls	r1, r1, #12
 8005868:	430a      	orrs	r2, r1
 800586a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800586c:	4b73      	ldr	r3, [pc, #460]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800586e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005870:	4b72      	ldr	r3, [pc, #456]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005872:	4975      	ldr	r1, [pc, #468]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8005874:	400a      	ands	r2, r1
 8005876:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005878:	4b70      	ldr	r3, [pc, #448]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	2380      	movs	r3, #128	@ 0x80
 8005882:	005b      	lsls	r3, r3, #1
 8005884:	4013      	ands	r3, r2
 8005886:	d014      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005888:	f7fe fb58 	bl	8003f3c <HAL_GetTick>
 800588c:	0003      	movs	r3, r0
 800588e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005890:	e009      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005892:	f7fe fb53 	bl	8003f3c <HAL_GetTick>
 8005896:	0002      	movs	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	4a6b      	ldr	r2, [pc, #428]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e0c6      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058a6:	4b65      	ldr	r3, [pc, #404]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80058a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058aa:	2380      	movs	r3, #128	@ 0x80
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	4013      	ands	r3, r2
 80058b0:	d0ef      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	2380      	movs	r3, #128	@ 0x80
 80058b8:	011b      	lsls	r3, r3, #4
 80058ba:	4013      	ands	r3, r2
 80058bc:	d01f      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	23c0      	movs	r3, #192	@ 0xc0
 80058c4:	029b      	lsls	r3, r3, #10
 80058c6:	401a      	ands	r2, r3
 80058c8:	23c0      	movs	r3, #192	@ 0xc0
 80058ca:	029b      	lsls	r3, r3, #10
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d10c      	bne.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80058d0:	4b5a      	ldr	r3, [pc, #360]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a5e      	ldr	r2, [pc, #376]	@ (8005a50 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80058d6:	4013      	ands	r3, r2
 80058d8:	0019      	movs	r1, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	23c0      	movs	r3, #192	@ 0xc0
 80058e0:	039b      	lsls	r3, r3, #14
 80058e2:	401a      	ands	r2, r3
 80058e4:	4b55      	ldr	r3, [pc, #340]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80058e6:	430a      	orrs	r2, r1
 80058e8:	601a      	str	r2, [r3, #0]
 80058ea:	4b54      	ldr	r3, [pc, #336]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80058ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	23c0      	movs	r3, #192	@ 0xc0
 80058f4:	029b      	lsls	r3, r3, #10
 80058f6:	401a      	ands	r2, r3
 80058f8:	4b50      	ldr	r3, [pc, #320]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80058fa:	430a      	orrs	r2, r1
 80058fc:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	2220      	movs	r2, #32
 8005904:	4013      	ands	r3, r2
 8005906:	d01f      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	23c0      	movs	r3, #192	@ 0xc0
 800590e:	029b      	lsls	r3, r3, #10
 8005910:	401a      	ands	r2, r3
 8005912:	23c0      	movs	r3, #192	@ 0xc0
 8005914:	029b      	lsls	r3, r3, #10
 8005916:	429a      	cmp	r2, r3
 8005918:	d10c      	bne.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800591a:	4b48      	ldr	r3, [pc, #288]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a4c      	ldr	r2, [pc, #304]	@ (8005a50 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005920:	4013      	ands	r3, r2
 8005922:	0019      	movs	r1, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	23c0      	movs	r3, #192	@ 0xc0
 800592a:	039b      	lsls	r3, r3, #14
 800592c:	401a      	ands	r2, r3
 800592e:	4b43      	ldr	r3, [pc, #268]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005930:	430a      	orrs	r2, r1
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	4b41      	ldr	r3, [pc, #260]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005936:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685a      	ldr	r2, [r3, #4]
 800593c:	23c0      	movs	r3, #192	@ 0xc0
 800593e:	029b      	lsls	r3, r3, #10
 8005940:	401a      	ands	r2, r3
 8005942:	4b3e      	ldr	r3, [pc, #248]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005944:	430a      	orrs	r2, r1
 8005946:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005948:	2317      	movs	r3, #23
 800594a:	18fb      	adds	r3, r7, r3
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d105      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005952:	4b3a      	ldr	r3, [pc, #232]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005954:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005956:	4b39      	ldr	r3, [pc, #228]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005958:	493e      	ldr	r1, [pc, #248]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800595a:	400a      	ands	r2, r1
 800595c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2201      	movs	r2, #1
 8005964:	4013      	ands	r3, r2
 8005966:	d009      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005968:	4b34      	ldr	r3, [pc, #208]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800596a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800596c:	2203      	movs	r2, #3
 800596e:	4393      	bics	r3, r2
 8005970:	0019      	movs	r1, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	4b31      	ldr	r3, [pc, #196]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005978:	430a      	orrs	r2, r1
 800597a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2202      	movs	r2, #2
 8005982:	4013      	ands	r3, r2
 8005984:	d009      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005986:	4b2d      	ldr	r3, [pc, #180]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800598a:	220c      	movs	r2, #12
 800598c:	4393      	bics	r3, r2
 800598e:	0019      	movs	r1, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	4b29      	ldr	r3, [pc, #164]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005996:	430a      	orrs	r2, r1
 8005998:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2204      	movs	r2, #4
 80059a0:	4013      	ands	r3, r2
 80059a2:	d009      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80059a4:	4b25      	ldr	r3, [pc, #148]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80059aa:	4013      	ands	r3, r2
 80059ac:	0019      	movs	r1, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	695a      	ldr	r2, [r3, #20]
 80059b2:	4b22      	ldr	r3, [pc, #136]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059b4:	430a      	orrs	r2, r1
 80059b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2208      	movs	r2, #8
 80059be:	4013      	ands	r3, r2
 80059c0:	d009      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059c2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059c6:	4a25      	ldr	r2, [pc, #148]	@ (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	0019      	movs	r1, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	699a      	ldr	r2, [r3, #24]
 80059d0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059d2:	430a      	orrs	r2, r1
 80059d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	2380      	movs	r3, #128	@ 0x80
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	4013      	ands	r3, r2
 80059e0:	d009      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059e2:	4b16      	ldr	r3, [pc, #88]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059e6:	4a17      	ldr	r2, [pc, #92]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80059e8:	4013      	ands	r3, r2
 80059ea:	0019      	movs	r1, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69da      	ldr	r2, [r3, #28]
 80059f0:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80059f2:	430a      	orrs	r2, r1
 80059f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2240      	movs	r2, #64	@ 0x40
 80059fc:	4013      	ands	r3, r2
 80059fe:	d009      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a00:	4b0e      	ldr	r3, [pc, #56]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a04:	4a16      	ldr	r2, [pc, #88]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	0019      	movs	r1, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005a10:	430a      	orrs	r2, r1
 8005a12:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2280      	movs	r2, #128	@ 0x80
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	d009      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005a1e:	4b07      	ldr	r3, [pc, #28]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a22:	4a10      	ldr	r2, [pc, #64]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	0019      	movs	r1, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1a      	ldr	r2, [r3, #32]
 8005a2c:	4b03      	ldr	r3, [pc, #12]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	0018      	movs	r0, r3
 8005a36:	46bd      	mov	sp, r7
 8005a38:	b006      	add	sp, #24
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40007000 	.word	0x40007000
 8005a44:	fffcffff 	.word	0xfffcffff
 8005a48:	fff7ffff 	.word	0xfff7ffff
 8005a4c:	00001388 	.word	0x00001388
 8005a50:	ffcfffff 	.word	0xffcfffff
 8005a54:	efffffff 	.word	0xefffffff
 8005a58:	fffff3ff 	.word	0xfffff3ff
 8005a5c:	ffffcfff 	.word	0xffffcfff
 8005a60:	fbffffff 	.word	0xfbffffff
 8005a64:	fff3ffff 	.word	0xfff3ffff

08005a68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e083      	b.n	8005b82 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d109      	bne.n	8005a96 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	2382      	movs	r3, #130	@ 0x82
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d009      	beq.n	8005aa2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	61da      	str	r2, [r3, #28]
 8005a94:	e005      	b.n	8005aa2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2251      	movs	r2, #81	@ 0x51
 8005aac:	5c9b      	ldrb	r3, [r3, r2]
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d107      	bne.n	8005ac4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2250      	movs	r2, #80	@ 0x50
 8005ab8:	2100      	movs	r1, #0
 8005aba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	0018      	movs	r0, r3
 8005ac0:	f7fe f80a 	bl	8003ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2251      	movs	r2, #81	@ 0x51
 8005ac8:	2102      	movs	r1, #2
 8005aca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2140      	movs	r1, #64	@ 0x40
 8005ad8:	438a      	bics	r2, r1
 8005ada:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	2382      	movs	r3, #130	@ 0x82
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	401a      	ands	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6899      	ldr	r1, [r3, #8]
 8005aea:	2384      	movs	r3, #132	@ 0x84
 8005aec:	021b      	lsls	r3, r3, #8
 8005aee:	400b      	ands	r3, r1
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68d9      	ldr	r1, [r3, #12]
 8005af6:	2380      	movs	r3, #128	@ 0x80
 8005af8:	011b      	lsls	r3, r3, #4
 8005afa:	400b      	ands	r3, r1
 8005afc:	431a      	orrs	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	2102      	movs	r1, #2
 8005b04:	400b      	ands	r3, r1
 8005b06:	431a      	orrs	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	695b      	ldr	r3, [r3, #20]
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	400b      	ands	r3, r1
 8005b10:	431a      	orrs	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6999      	ldr	r1, [r3, #24]
 8005b16:	2380      	movs	r3, #128	@ 0x80
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	400b      	ands	r3, r1
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	2138      	movs	r1, #56	@ 0x38
 8005b24:	400b      	ands	r3, r1
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	2180      	movs	r1, #128	@ 0x80
 8005b2e:	400b      	ands	r3, r1
 8005b30:	431a      	orrs	r2, r3
 8005b32:	0011      	movs	r1, r2
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b38:	2380      	movs	r3, #128	@ 0x80
 8005b3a:	019b      	lsls	r3, r3, #6
 8005b3c:	401a      	ands	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	0c1b      	lsrs	r3, r3, #16
 8005b4c:	2204      	movs	r2, #4
 8005b4e:	4013      	ands	r3, r2
 8005b50:	0019      	movs	r1, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b56:	2210      	movs	r2, #16
 8005b58:	401a      	ands	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	69da      	ldr	r2, [r3, #28]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4907      	ldr	r1, [pc, #28]	@ (8005b8c <HAL_SPI_Init+0x124>)
 8005b6e:	400a      	ands	r2, r1
 8005b70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2251      	movs	r2, #81	@ 0x51
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	0018      	movs	r0, r3
 8005b84:	46bd      	mov	sp, r7
 8005b86:	b002      	add	sp, #8
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	46c0      	nop			@ (mov r8, r8)
 8005b8c:	fffff7ff 	.word	0xfffff7ff

08005b90 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	603b      	str	r3, [r7, #0]
 8005b9c:	1dbb      	adds	r3, r7, #6
 8005b9e:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ba0:	f7fe f9cc 	bl	8003f3c <HAL_GetTick>
 8005ba4:	0003      	movs	r3, r0
 8005ba6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005ba8:	231a      	movs	r3, #26
 8005baa:	18fb      	adds	r3, r7, r3
 8005bac:	1dba      	adds	r2, r7, #6
 8005bae:	8812      	ldrh	r2, [r2, #0]
 8005bb0:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2251      	movs	r2, #81	@ 0x51
 8005bb6:	5c9b      	ldrb	r3, [r3, r2]
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d001      	beq.n	8005bc2 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e132      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_SPI_Transmit+0x40>
 8005bc8:	1dbb      	adds	r3, r7, #6
 8005bca:	881b      	ldrh	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d101      	bne.n	8005bd4 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e129      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2250      	movs	r2, #80	@ 0x50
 8005bd8:	5c9b      	ldrb	r3, [r3, r2]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_SPI_Transmit+0x52>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e122      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2250      	movs	r2, #80	@ 0x50
 8005be6:	2101      	movs	r1, #1
 8005be8:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2251      	movs	r2, #81	@ 0x51
 8005bee:	2103      	movs	r1, #3
 8005bf0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	1dba      	adds	r2, r7, #6
 8005c02:	8812      	ldrh	r2, [r2, #0]
 8005c04:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	1dba      	adds	r2, r7, #6
 8005c0a:	8812      	ldrh	r2, [r2, #0]
 8005c0c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d110      	bne.n	8005c5a <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2140      	movs	r1, #64	@ 0x40
 8005c44:	438a      	bics	r2, r1
 8005c46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2180      	movs	r1, #128	@ 0x80
 8005c54:	01c9      	lsls	r1, r1, #7
 8005c56:	430a      	orrs	r2, r1
 8005c58:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2240      	movs	r2, #64	@ 0x40
 8005c62:	4013      	ands	r3, r2
 8005c64:	2b40      	cmp	r3, #64	@ 0x40
 8005c66:	d007      	beq.n	8005c78 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2140      	movs	r1, #64	@ 0x40
 8005c74:	430a      	orrs	r2, r1
 8005c76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	2380      	movs	r3, #128	@ 0x80
 8005c7e:	011b      	lsls	r3, r3, #4
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d153      	bne.n	8005d2c <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d004      	beq.n	8005c96 <HAL_SPI_Transmit+0x106>
 8005c8c:	231a      	movs	r3, #26
 8005c8e:	18fb      	adds	r3, r7, r3
 8005c90:	881b      	ldrh	r3, [r3, #0]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d144      	bne.n	8005d20 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9a:	881a      	ldrh	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005cba:	e031      	b.n	8005d20 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d112      	bne.n	8005cf0 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cce:	881a      	ldrh	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cda:	1c9a      	adds	r2, r3, #2
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005cee:	e017      	b.n	8005d20 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cf0:	f7fe f924 	bl	8003f3c <HAL_GetTick>
 8005cf4:	0002      	movs	r2, r0
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d802      	bhi.n	8005d06 <HAL_SPI_Transmit+0x176>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	3301      	adds	r3, #1
 8005d04:	d102      	bne.n	8005d0c <HAL_SPI_Transmit+0x17c>
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d109      	bne.n	8005d20 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2251      	movs	r2, #81	@ 0x51
 8005d10:	2101      	movs	r1, #1
 8005d12:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2250      	movs	r2, #80	@ 0x50
 8005d18:	2100      	movs	r1, #0
 8005d1a:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e083      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1c8      	bne.n	8005cbc <HAL_SPI_Transmit+0x12c>
 8005d2a:	e054      	b.n	8005dd6 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d004      	beq.n	8005d3e <HAL_SPI_Transmit+0x1ae>
 8005d34:	231a      	movs	r3, #26
 8005d36:	18fb      	adds	r3, r7, r3
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d146      	bne.n	8005dcc <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	330c      	adds	r3, #12
 8005d48:	7812      	ldrb	r2, [r2, #0]
 8005d4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005d64:	e032      	b.n	8005dcc <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	4013      	ands	r3, r2
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d113      	bne.n	8005d9c <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	7812      	ldrb	r2, [r2, #0]
 8005d80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d9a:	e017      	b.n	8005dcc <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d9c:	f7fe f8ce 	bl	8003f3c <HAL_GetTick>
 8005da0:	0002      	movs	r2, r0
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d802      	bhi.n	8005db2 <HAL_SPI_Transmit+0x222>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	3301      	adds	r3, #1
 8005db0:	d102      	bne.n	8005db8 <HAL_SPI_Transmit+0x228>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d109      	bne.n	8005dcc <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2251      	movs	r2, #81	@ 0x51
 8005dbc:	2101      	movs	r1, #1
 8005dbe:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2250      	movs	r2, #80	@ 0x50
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e02d      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1c7      	bne.n	8005d66 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dd6:	69fa      	ldr	r2, [r7, #28]
 8005dd8:	6839      	ldr	r1, [r7, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	0018      	movs	r0, r3
 8005dde:	f000 f8b5 	bl	8005f4c <SPI_EndRxTxTransaction>
 8005de2:	1e03      	subs	r3, r0, #0
 8005de4:	d002      	beq.n	8005dec <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2220      	movs	r2, #32
 8005dea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10a      	bne.n	8005e0a <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005df4:	2300      	movs	r3, #0
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	617b      	str	r3, [r7, #20]
 8005e08:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2251      	movs	r2, #81	@ 0x51
 8005e0e:	2101      	movs	r1, #1
 8005e10:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2250      	movs	r2, #80	@ 0x50
 8005e16:	2100      	movs	r1, #0
 8005e18:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d001      	beq.n	8005e26 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e000      	b.n	8005e28 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8005e26:	2300      	movs	r3, #0
  }
}
 8005e28:	0018      	movs	r0, r3
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	b008      	add	sp, #32
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	1dfb      	adds	r3, r7, #7
 8005e3e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e40:	f7fe f87c 	bl	8003f3c <HAL_GetTick>
 8005e44:	0002      	movs	r2, r0
 8005e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e48:	1a9b      	subs	r3, r3, r2
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	18d3      	adds	r3, r2, r3
 8005e4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e50:	f7fe f874 	bl	8003f3c <HAL_GetTick>
 8005e54:	0003      	movs	r3, r0
 8005e56:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e58:	4b3a      	ldr	r3, [pc, #232]	@ (8005f44 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	015b      	lsls	r3, r3, #5
 8005e5e:	0d1b      	lsrs	r3, r3, #20
 8005e60:	69fa      	ldr	r2, [r7, #28]
 8005e62:	4353      	muls	r3, r2
 8005e64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e66:	e059      	b.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	d056      	beq.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e6e:	f7fe f865 	bl	8003f3c <HAL_GetTick>
 8005e72:	0002      	movs	r2, r0
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	69fa      	ldr	r2, [r7, #28]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d902      	bls.n	8005e84 <SPI_WaitFlagStateUntilTimeout+0x54>
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d142      	bne.n	8005f0a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	21e0      	movs	r1, #224	@ 0xe0
 8005e90:	438a      	bics	r2, r1
 8005e92:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	2382      	movs	r3, #130	@ 0x82
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d113      	bne.n	8005ec8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	2380      	movs	r3, #128	@ 0x80
 8005ea6:	021b      	lsls	r3, r3, #8
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d005      	beq.n	8005eb8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	2380      	movs	r3, #128	@ 0x80
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d107      	bne.n	8005ec8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2140      	movs	r1, #64	@ 0x40
 8005ec4:	438a      	bics	r2, r1
 8005ec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ecc:	2380      	movs	r3, #128	@ 0x80
 8005ece:	019b      	lsls	r3, r3, #6
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d110      	bne.n	8005ef6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	491a      	ldr	r1, [pc, #104]	@ (8005f48 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005ee0:	400a      	ands	r2, r1
 8005ee2:	601a      	str	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2180      	movs	r1, #128	@ 0x80
 8005ef0:	0189      	lsls	r1, r1, #6
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2251      	movs	r2, #81	@ 0x51
 8005efa:	2101      	movs	r1, #1
 8005efc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2250      	movs	r2, #80	@ 0x50
 8005f02:	2100      	movs	r1, #0
 8005f04:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e018      	b.n	8005f3c <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d102      	bne.n	8005f16 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	61fb      	str	r3, [r7, #28]
 8005f14:	e002      	b.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	4013      	ands	r3, r2
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	425a      	negs	r2, r3
 8005f2c:	4153      	adcs	r3, r2
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	001a      	movs	r2, r3
 8005f32:	1dfb      	adds	r3, r7, #7
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d196      	bne.n	8005e68 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	b008      	add	sp, #32
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	2000000c 	.word	0x2000000c
 8005f48:	ffffdfff 	.word	0xffffdfff

08005f4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	0013      	movs	r3, r2
 8005f62:	2201      	movs	r2, #1
 8005f64:	2102      	movs	r1, #2
 8005f66:	f7ff ff63 	bl	8005e30 <SPI_WaitFlagStateUntilTimeout>
 8005f6a:	1e03      	subs	r3, r0, #0
 8005f6c:	d007      	beq.n	8005f7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	2220      	movs	r2, #32
 8005f74:	431a      	orrs	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e037      	b.n	8005fee <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ff8 <SPI_EndRxTxTransaction+0xac>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	491e      	ldr	r1, [pc, #120]	@ (8005ffc <SPI_EndRxTxTransaction+0xb0>)
 8005f84:	0018      	movs	r0, r3
 8005f86:	f7fa f8db 	bl	8000140 <__udivsi3>
 8005f8a:	0003      	movs	r3, r0
 8005f8c:	001a      	movs	r2, r3
 8005f8e:	0013      	movs	r3, r2
 8005f90:	015b      	lsls	r3, r3, #5
 8005f92:	1a9b      	subs	r3, r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	189b      	adds	r3, r3, r2
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	2382      	movs	r3, #130	@ 0x82
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d112      	bne.n	8005fce <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	0013      	movs	r3, r2
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	2180      	movs	r1, #128	@ 0x80
 8005fb6:	f7ff ff3b 	bl	8005e30 <SPI_WaitFlagStateUntilTimeout>
 8005fba:	1e03      	subs	r3, r0, #0
 8005fbc:	d016      	beq.n	8005fec <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e00f      	b.n	8005fee <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00a      	beq.n	8005fea <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	2280      	movs	r2, #128	@ 0x80
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	2b80      	cmp	r3, #128	@ 0x80
 8005fe6:	d0f2      	beq.n	8005fce <SPI_EndRxTxTransaction+0x82>
 8005fe8:	e000      	b.n	8005fec <SPI_EndRxTxTransaction+0xa0>
        break;
 8005fea:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	0018      	movs	r0, r3
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	b006      	add	sp, #24
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	2000000c 	.word	0x2000000c
 8005ffc:	016e3600 	.word	0x016e3600

08006000 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e044      	b.n	800609c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006016:	2b00      	cmp	r3, #0
 8006018:	d107      	bne.n	800602a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2278      	movs	r2, #120	@ 0x78
 800601e:	2100      	movs	r1, #0
 8006020:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	0018      	movs	r0, r3
 8006026:	f7fd fdbf 	bl	8003ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2224      	movs	r2, #36	@ 0x24
 800602e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2101      	movs	r1, #1
 800603c:	438a      	bics	r2, r1
 800603e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	0018      	movs	r0, r3
 800604c:	f000 fb6a 	bl	8006724 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	0018      	movs	r0, r3
 8006054:	f000 f8c8 	bl	80061e8 <UART_SetConfig>
 8006058:	0003      	movs	r3, r0
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e01c      	b.n	800609c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	490d      	ldr	r1, [pc, #52]	@ (80060a4 <HAL_UART_Init+0xa4>)
 800606e:	400a      	ands	r2, r1
 8006070:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	212a      	movs	r1, #42	@ 0x2a
 800607e:	438a      	bics	r2, r1
 8006080:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2101      	movs	r1, #1
 800608e:	430a      	orrs	r2, r1
 8006090:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	0018      	movs	r0, r3
 8006096:	f000 fbf9 	bl	800688c <UART_CheckIdleState>
 800609a:	0003      	movs	r3, r0
}
 800609c:	0018      	movs	r0, r3
 800609e:	46bd      	mov	sp, r7
 80060a0:	b002      	add	sp, #8
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	ffffb7ff 	.word	0xffffb7ff

080060a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08a      	sub	sp, #40	@ 0x28
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	603b      	str	r3, [r7, #0]
 80060b4:	1dbb      	adds	r3, r7, #6
 80060b6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060bc:	2b20      	cmp	r3, #32
 80060be:	d000      	beq.n	80060c2 <HAL_UART_Transmit+0x1a>
 80060c0:	e08c      	b.n	80061dc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <HAL_UART_Transmit+0x28>
 80060c8:	1dbb      	adds	r3, r7, #6
 80060ca:	881b      	ldrh	r3, [r3, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e084      	b.n	80061de <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	2380      	movs	r3, #128	@ 0x80
 80060da:	015b      	lsls	r3, r3, #5
 80060dc:	429a      	cmp	r2, r3
 80060de:	d109      	bne.n	80060f4 <HAL_UART_Transmit+0x4c>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d105      	bne.n	80060f4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2201      	movs	r2, #1
 80060ec:	4013      	ands	r3, r2
 80060ee:	d001      	beq.n	80060f4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e074      	b.n	80061de <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2284      	movs	r2, #132	@ 0x84
 80060f8:	2100      	movs	r1, #0
 80060fa:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2221      	movs	r2, #33	@ 0x21
 8006100:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006102:	f7fd ff1b 	bl	8003f3c <HAL_GetTick>
 8006106:	0003      	movs	r3, r0
 8006108:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	1dba      	adds	r2, r7, #6
 800610e:	2150      	movs	r1, #80	@ 0x50
 8006110:	8812      	ldrh	r2, [r2, #0]
 8006112:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	1dba      	adds	r2, r7, #6
 8006118:	2152      	movs	r1, #82	@ 0x52
 800611a:	8812      	ldrh	r2, [r2, #0]
 800611c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	2380      	movs	r3, #128	@ 0x80
 8006124:	015b      	lsls	r3, r3, #5
 8006126:	429a      	cmp	r2, r3
 8006128:	d108      	bne.n	800613c <HAL_UART_Transmit+0x94>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d104      	bne.n	800613c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006132:	2300      	movs	r3, #0
 8006134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	61bb      	str	r3, [r7, #24]
 800613a:	e003      	b.n	8006144 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006140:	2300      	movs	r3, #0
 8006142:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006144:	e02f      	b.n	80061a6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	0013      	movs	r3, r2
 8006150:	2200      	movs	r2, #0
 8006152:	2180      	movs	r1, #128	@ 0x80
 8006154:	f000 fc42 	bl	80069dc <UART_WaitOnFlagUntilTimeout>
 8006158:	1e03      	subs	r3, r0, #0
 800615a:	d004      	beq.n	8006166 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2220      	movs	r2, #32
 8006160:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e03b      	b.n	80061de <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	881b      	ldrh	r3, [r3, #0]
 8006170:	001a      	movs	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	05d2      	lsls	r2, r2, #23
 8006178:	0dd2      	lsrs	r2, r2, #23
 800617a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	3302      	adds	r3, #2
 8006180:	61bb      	str	r3, [r7, #24]
 8006182:	e007      	b.n	8006194 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	781a      	ldrb	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	3301      	adds	r3, #1
 8006192:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2252      	movs	r2, #82	@ 0x52
 8006198:	5a9b      	ldrh	r3, [r3, r2]
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b299      	uxth	r1, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2252      	movs	r2, #82	@ 0x52
 80061a4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2252      	movs	r2, #82	@ 0x52
 80061aa:	5a9b      	ldrh	r3, [r3, r2]
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1c9      	bne.n	8006146 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	0013      	movs	r3, r2
 80061bc:	2200      	movs	r2, #0
 80061be:	2140      	movs	r1, #64	@ 0x40
 80061c0:	f000 fc0c 	bl	80069dc <UART_WaitOnFlagUntilTimeout>
 80061c4:	1e03      	subs	r3, r0, #0
 80061c6:	d004      	beq.n	80061d2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e005      	b.n	80061de <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2220      	movs	r2, #32
 80061d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80061d8:	2300      	movs	r3, #0
 80061da:	e000      	b.n	80061de <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80061dc:	2302      	movs	r3, #2
  }
}
 80061de:	0018      	movs	r0, r3
 80061e0:	46bd      	mov	sp, r7
 80061e2:	b008      	add	sp, #32
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e8:	b5b0      	push	{r4, r5, r7, lr}
 80061ea:	b08e      	sub	sp, #56	@ 0x38
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061f0:	231a      	movs	r3, #26
 80061f2:	2218      	movs	r2, #24
 80061f4:	189b      	adds	r3, r3, r2
 80061f6:	19db      	adds	r3, r3, r7
 80061f8:	2200      	movs	r2, #0
 80061fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	431a      	orrs	r2, r3
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	431a      	orrs	r2, r3
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	4313      	orrs	r3, r2
 8006212:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4ac3      	ldr	r2, [pc, #780]	@ (8006528 <UART_SetConfig+0x340>)
 800621c:	4013      	ands	r3, r2
 800621e:	0019      	movs	r1, r3
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006226:	430a      	orrs	r2, r1
 8006228:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	4abe      	ldr	r2, [pc, #760]	@ (800652c <UART_SetConfig+0x344>)
 8006232:	4013      	ands	r3, r2
 8006234:	0019      	movs	r1, r3
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	68da      	ldr	r2, [r3, #12]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	430a      	orrs	r2, r1
 8006240:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4ab8      	ldr	r2, [pc, #736]	@ (8006530 <UART_SetConfig+0x348>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006258:	4313      	orrs	r3, r2
 800625a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	4ab4      	ldr	r2, [pc, #720]	@ (8006534 <UART_SetConfig+0x34c>)
 8006264:	4013      	ands	r3, r2
 8006266:	0019      	movs	r1, r3
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800626e:	430a      	orrs	r2, r1
 8006270:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4ab0      	ldr	r2, [pc, #704]	@ (8006538 <UART_SetConfig+0x350>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d131      	bne.n	80062e0 <UART_SetConfig+0xf8>
 800627c:	4baf      	ldr	r3, [pc, #700]	@ (800653c <UART_SetConfig+0x354>)
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	2203      	movs	r2, #3
 8006282:	4013      	ands	r3, r2
 8006284:	2b03      	cmp	r3, #3
 8006286:	d01d      	beq.n	80062c4 <UART_SetConfig+0xdc>
 8006288:	d823      	bhi.n	80062d2 <UART_SetConfig+0xea>
 800628a:	2b02      	cmp	r3, #2
 800628c:	d00c      	beq.n	80062a8 <UART_SetConfig+0xc0>
 800628e:	d820      	bhi.n	80062d2 <UART_SetConfig+0xea>
 8006290:	2b00      	cmp	r3, #0
 8006292:	d002      	beq.n	800629a <UART_SetConfig+0xb2>
 8006294:	2b01      	cmp	r3, #1
 8006296:	d00e      	beq.n	80062b6 <UART_SetConfig+0xce>
 8006298:	e01b      	b.n	80062d2 <UART_SetConfig+0xea>
 800629a:	231b      	movs	r3, #27
 800629c:	2218      	movs	r2, #24
 800629e:	189b      	adds	r3, r3, r2
 80062a0:	19db      	adds	r3, r3, r7
 80062a2:	2201      	movs	r2, #1
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e0b4      	b.n	8006412 <UART_SetConfig+0x22a>
 80062a8:	231b      	movs	r3, #27
 80062aa:	2218      	movs	r2, #24
 80062ac:	189b      	adds	r3, r3, r2
 80062ae:	19db      	adds	r3, r3, r7
 80062b0:	2202      	movs	r2, #2
 80062b2:	701a      	strb	r2, [r3, #0]
 80062b4:	e0ad      	b.n	8006412 <UART_SetConfig+0x22a>
 80062b6:	231b      	movs	r3, #27
 80062b8:	2218      	movs	r2, #24
 80062ba:	189b      	adds	r3, r3, r2
 80062bc:	19db      	adds	r3, r3, r7
 80062be:	2204      	movs	r2, #4
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	e0a6      	b.n	8006412 <UART_SetConfig+0x22a>
 80062c4:	231b      	movs	r3, #27
 80062c6:	2218      	movs	r2, #24
 80062c8:	189b      	adds	r3, r3, r2
 80062ca:	19db      	adds	r3, r3, r7
 80062cc:	2208      	movs	r2, #8
 80062ce:	701a      	strb	r2, [r3, #0]
 80062d0:	e09f      	b.n	8006412 <UART_SetConfig+0x22a>
 80062d2:	231b      	movs	r3, #27
 80062d4:	2218      	movs	r2, #24
 80062d6:	189b      	adds	r3, r3, r2
 80062d8:	19db      	adds	r3, r3, r7
 80062da:	2210      	movs	r2, #16
 80062dc:	701a      	strb	r2, [r3, #0]
 80062de:	e098      	b.n	8006412 <UART_SetConfig+0x22a>
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a96      	ldr	r2, [pc, #600]	@ (8006540 <UART_SetConfig+0x358>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d131      	bne.n	800634e <UART_SetConfig+0x166>
 80062ea:	4b94      	ldr	r3, [pc, #592]	@ (800653c <UART_SetConfig+0x354>)
 80062ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ee:	220c      	movs	r2, #12
 80062f0:	4013      	ands	r3, r2
 80062f2:	2b0c      	cmp	r3, #12
 80062f4:	d01d      	beq.n	8006332 <UART_SetConfig+0x14a>
 80062f6:	d823      	bhi.n	8006340 <UART_SetConfig+0x158>
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d00c      	beq.n	8006316 <UART_SetConfig+0x12e>
 80062fc:	d820      	bhi.n	8006340 <UART_SetConfig+0x158>
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <UART_SetConfig+0x120>
 8006302:	2b04      	cmp	r3, #4
 8006304:	d00e      	beq.n	8006324 <UART_SetConfig+0x13c>
 8006306:	e01b      	b.n	8006340 <UART_SetConfig+0x158>
 8006308:	231b      	movs	r3, #27
 800630a:	2218      	movs	r2, #24
 800630c:	189b      	adds	r3, r3, r2
 800630e:	19db      	adds	r3, r3, r7
 8006310:	2200      	movs	r2, #0
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	e07d      	b.n	8006412 <UART_SetConfig+0x22a>
 8006316:	231b      	movs	r3, #27
 8006318:	2218      	movs	r2, #24
 800631a:	189b      	adds	r3, r3, r2
 800631c:	19db      	adds	r3, r3, r7
 800631e:	2202      	movs	r2, #2
 8006320:	701a      	strb	r2, [r3, #0]
 8006322:	e076      	b.n	8006412 <UART_SetConfig+0x22a>
 8006324:	231b      	movs	r3, #27
 8006326:	2218      	movs	r2, #24
 8006328:	189b      	adds	r3, r3, r2
 800632a:	19db      	adds	r3, r3, r7
 800632c:	2204      	movs	r2, #4
 800632e:	701a      	strb	r2, [r3, #0]
 8006330:	e06f      	b.n	8006412 <UART_SetConfig+0x22a>
 8006332:	231b      	movs	r3, #27
 8006334:	2218      	movs	r2, #24
 8006336:	189b      	adds	r3, r3, r2
 8006338:	19db      	adds	r3, r3, r7
 800633a:	2208      	movs	r2, #8
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	e068      	b.n	8006412 <UART_SetConfig+0x22a>
 8006340:	231b      	movs	r3, #27
 8006342:	2218      	movs	r2, #24
 8006344:	189b      	adds	r3, r3, r2
 8006346:	19db      	adds	r3, r3, r7
 8006348:	2210      	movs	r2, #16
 800634a:	701a      	strb	r2, [r3, #0]
 800634c:	e061      	b.n	8006412 <UART_SetConfig+0x22a>
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a7c      	ldr	r2, [pc, #496]	@ (8006544 <UART_SetConfig+0x35c>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d106      	bne.n	8006366 <UART_SetConfig+0x17e>
 8006358:	231b      	movs	r3, #27
 800635a:	2218      	movs	r2, #24
 800635c:	189b      	adds	r3, r3, r2
 800635e:	19db      	adds	r3, r3, r7
 8006360:	2200      	movs	r2, #0
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e055      	b.n	8006412 <UART_SetConfig+0x22a>
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a77      	ldr	r2, [pc, #476]	@ (8006548 <UART_SetConfig+0x360>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d106      	bne.n	800637e <UART_SetConfig+0x196>
 8006370:	231b      	movs	r3, #27
 8006372:	2218      	movs	r2, #24
 8006374:	189b      	adds	r3, r3, r2
 8006376:	19db      	adds	r3, r3, r7
 8006378:	2200      	movs	r2, #0
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	e049      	b.n	8006412 <UART_SetConfig+0x22a>
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a6b      	ldr	r2, [pc, #428]	@ (8006530 <UART_SetConfig+0x348>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d13e      	bne.n	8006406 <UART_SetConfig+0x21e>
 8006388:	4b6c      	ldr	r3, [pc, #432]	@ (800653c <UART_SetConfig+0x354>)
 800638a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800638c:	23c0      	movs	r3, #192	@ 0xc0
 800638e:	011b      	lsls	r3, r3, #4
 8006390:	4013      	ands	r3, r2
 8006392:	22c0      	movs	r2, #192	@ 0xc0
 8006394:	0112      	lsls	r2, r2, #4
 8006396:	4293      	cmp	r3, r2
 8006398:	d027      	beq.n	80063ea <UART_SetConfig+0x202>
 800639a:	22c0      	movs	r2, #192	@ 0xc0
 800639c:	0112      	lsls	r2, r2, #4
 800639e:	4293      	cmp	r3, r2
 80063a0:	d82a      	bhi.n	80063f8 <UART_SetConfig+0x210>
 80063a2:	2280      	movs	r2, #128	@ 0x80
 80063a4:	0112      	lsls	r2, r2, #4
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d011      	beq.n	80063ce <UART_SetConfig+0x1e6>
 80063aa:	2280      	movs	r2, #128	@ 0x80
 80063ac:	0112      	lsls	r2, r2, #4
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d822      	bhi.n	80063f8 <UART_SetConfig+0x210>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d004      	beq.n	80063c0 <UART_SetConfig+0x1d8>
 80063b6:	2280      	movs	r2, #128	@ 0x80
 80063b8:	00d2      	lsls	r2, r2, #3
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00e      	beq.n	80063dc <UART_SetConfig+0x1f4>
 80063be:	e01b      	b.n	80063f8 <UART_SetConfig+0x210>
 80063c0:	231b      	movs	r3, #27
 80063c2:	2218      	movs	r2, #24
 80063c4:	189b      	adds	r3, r3, r2
 80063c6:	19db      	adds	r3, r3, r7
 80063c8:	2200      	movs	r2, #0
 80063ca:	701a      	strb	r2, [r3, #0]
 80063cc:	e021      	b.n	8006412 <UART_SetConfig+0x22a>
 80063ce:	231b      	movs	r3, #27
 80063d0:	2218      	movs	r2, #24
 80063d2:	189b      	adds	r3, r3, r2
 80063d4:	19db      	adds	r3, r3, r7
 80063d6:	2202      	movs	r2, #2
 80063d8:	701a      	strb	r2, [r3, #0]
 80063da:	e01a      	b.n	8006412 <UART_SetConfig+0x22a>
 80063dc:	231b      	movs	r3, #27
 80063de:	2218      	movs	r2, #24
 80063e0:	189b      	adds	r3, r3, r2
 80063e2:	19db      	adds	r3, r3, r7
 80063e4:	2204      	movs	r2, #4
 80063e6:	701a      	strb	r2, [r3, #0]
 80063e8:	e013      	b.n	8006412 <UART_SetConfig+0x22a>
 80063ea:	231b      	movs	r3, #27
 80063ec:	2218      	movs	r2, #24
 80063ee:	189b      	adds	r3, r3, r2
 80063f0:	19db      	adds	r3, r3, r7
 80063f2:	2208      	movs	r2, #8
 80063f4:	701a      	strb	r2, [r3, #0]
 80063f6:	e00c      	b.n	8006412 <UART_SetConfig+0x22a>
 80063f8:	231b      	movs	r3, #27
 80063fa:	2218      	movs	r2, #24
 80063fc:	189b      	adds	r3, r3, r2
 80063fe:	19db      	adds	r3, r3, r7
 8006400:	2210      	movs	r2, #16
 8006402:	701a      	strb	r2, [r3, #0]
 8006404:	e005      	b.n	8006412 <UART_SetConfig+0x22a>
 8006406:	231b      	movs	r3, #27
 8006408:	2218      	movs	r2, #24
 800640a:	189b      	adds	r3, r3, r2
 800640c:	19db      	adds	r3, r3, r7
 800640e:	2210      	movs	r2, #16
 8006410:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a46      	ldr	r2, [pc, #280]	@ (8006530 <UART_SetConfig+0x348>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d000      	beq.n	800641e <UART_SetConfig+0x236>
 800641c:	e09a      	b.n	8006554 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800641e:	231b      	movs	r3, #27
 8006420:	2218      	movs	r2, #24
 8006422:	189b      	adds	r3, r3, r2
 8006424:	19db      	adds	r3, r3, r7
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	2b08      	cmp	r3, #8
 800642a:	d01d      	beq.n	8006468 <UART_SetConfig+0x280>
 800642c:	dc20      	bgt.n	8006470 <UART_SetConfig+0x288>
 800642e:	2b04      	cmp	r3, #4
 8006430:	d015      	beq.n	800645e <UART_SetConfig+0x276>
 8006432:	dc1d      	bgt.n	8006470 <UART_SetConfig+0x288>
 8006434:	2b00      	cmp	r3, #0
 8006436:	d002      	beq.n	800643e <UART_SetConfig+0x256>
 8006438:	2b02      	cmp	r3, #2
 800643a:	d005      	beq.n	8006448 <UART_SetConfig+0x260>
 800643c:	e018      	b.n	8006470 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800643e:	f7ff f949 	bl	80056d4 <HAL_RCC_GetPCLK1Freq>
 8006442:	0003      	movs	r3, r0
 8006444:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006446:	e01c      	b.n	8006482 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006448:	4b3c      	ldr	r3, [pc, #240]	@ (800653c <UART_SetConfig+0x354>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2210      	movs	r2, #16
 800644e:	4013      	ands	r3, r2
 8006450:	d002      	beq.n	8006458 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006452:	4b3e      	ldr	r3, [pc, #248]	@ (800654c <UART_SetConfig+0x364>)
 8006454:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006456:	e014      	b.n	8006482 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006458:	4b3d      	ldr	r3, [pc, #244]	@ (8006550 <UART_SetConfig+0x368>)
 800645a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800645c:	e011      	b.n	8006482 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800645e:	f7ff f8a9 	bl	80055b4 <HAL_RCC_GetSysClockFreq>
 8006462:	0003      	movs	r3, r0
 8006464:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006466:	e00c      	b.n	8006482 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006468:	2380      	movs	r3, #128	@ 0x80
 800646a:	021b      	lsls	r3, r3, #8
 800646c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800646e:	e008      	b.n	8006482 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006470:	2300      	movs	r3, #0
 8006472:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006474:	231a      	movs	r3, #26
 8006476:	2218      	movs	r2, #24
 8006478:	189b      	adds	r3, r3, r2
 800647a:	19db      	adds	r3, r3, r7
 800647c:	2201      	movs	r2, #1
 800647e:	701a      	strb	r2, [r3, #0]
        break;
 8006480:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006484:	2b00      	cmp	r3, #0
 8006486:	d100      	bne.n	800648a <UART_SetConfig+0x2a2>
 8006488:	e133      	b.n	80066f2 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	0013      	movs	r3, r2
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	189b      	adds	r3, r3, r2
 8006494:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006496:	429a      	cmp	r2, r3
 8006498:	d305      	bcc.n	80064a6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d906      	bls.n	80064b4 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80064a6:	231a      	movs	r3, #26
 80064a8:	2218      	movs	r2, #24
 80064aa:	189b      	adds	r3, r3, r2
 80064ac:	19db      	adds	r3, r3, r7
 80064ae:	2201      	movs	r2, #1
 80064b0:	701a      	strb	r2, [r3, #0]
 80064b2:	e11e      	b.n	80066f2 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b6:	613b      	str	r3, [r7, #16]
 80064b8:	2300      	movs	r3, #0
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	6939      	ldr	r1, [r7, #16]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	000b      	movs	r3, r1
 80064c2:	0e1b      	lsrs	r3, r3, #24
 80064c4:	0010      	movs	r0, r2
 80064c6:	0205      	lsls	r5, r0, #8
 80064c8:	431d      	orrs	r5, r3
 80064ca:	000b      	movs	r3, r1
 80064cc:	021c      	lsls	r4, r3, #8
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	60bb      	str	r3, [r7, #8]
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
 80064da:	68b8      	ldr	r0, [r7, #8]
 80064dc:	68f9      	ldr	r1, [r7, #12]
 80064de:	1900      	adds	r0, r0, r4
 80064e0:	4169      	adcs	r1, r5
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	2300      	movs	r3, #0
 80064ea:	607b      	str	r3, [r7, #4]
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f7f9 ffda 	bl	80004a8 <__aeabi_uldivmod>
 80064f4:	0002      	movs	r2, r0
 80064f6:	000b      	movs	r3, r1
 80064f8:	0013      	movs	r3, r2
 80064fa:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064fe:	23c0      	movs	r3, #192	@ 0xc0
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	429a      	cmp	r2, r3
 8006504:	d309      	bcc.n	800651a <UART_SetConfig+0x332>
 8006506:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006508:	2380      	movs	r3, #128	@ 0x80
 800650a:	035b      	lsls	r3, r3, #13
 800650c:	429a      	cmp	r2, r3
 800650e:	d204      	bcs.n	800651a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006516:	60da      	str	r2, [r3, #12]
 8006518:	e0eb      	b.n	80066f2 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800651a:	231a      	movs	r3, #26
 800651c:	2218      	movs	r2, #24
 800651e:	189b      	adds	r3, r3, r2
 8006520:	19db      	adds	r3, r3, r7
 8006522:	2201      	movs	r2, #1
 8006524:	701a      	strb	r2, [r3, #0]
 8006526:	e0e4      	b.n	80066f2 <UART_SetConfig+0x50a>
 8006528:	efff69f3 	.word	0xefff69f3
 800652c:	ffffcfff 	.word	0xffffcfff
 8006530:	40004800 	.word	0x40004800
 8006534:	fffff4ff 	.word	0xfffff4ff
 8006538:	40013800 	.word	0x40013800
 800653c:	40021000 	.word	0x40021000
 8006540:	40004400 	.word	0x40004400
 8006544:	40004c00 	.word	0x40004c00
 8006548:	40005000 	.word	0x40005000
 800654c:	003d0900 	.word	0x003d0900
 8006550:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	69da      	ldr	r2, [r3, #28]
 8006558:	2380      	movs	r3, #128	@ 0x80
 800655a:	021b      	lsls	r3, r3, #8
 800655c:	429a      	cmp	r2, r3
 800655e:	d000      	beq.n	8006562 <UART_SetConfig+0x37a>
 8006560:	e070      	b.n	8006644 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006562:	231b      	movs	r3, #27
 8006564:	2218      	movs	r2, #24
 8006566:	189b      	adds	r3, r3, r2
 8006568:	19db      	adds	r3, r3, r7
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b08      	cmp	r3, #8
 800656e:	d822      	bhi.n	80065b6 <UART_SetConfig+0x3ce>
 8006570:	009a      	lsls	r2, r3, #2
 8006572:	4b67      	ldr	r3, [pc, #412]	@ (8006710 <UART_SetConfig+0x528>)
 8006574:	18d3      	adds	r3, r2, r3
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800657a:	f7ff f8ab 	bl	80056d4 <HAL_RCC_GetPCLK1Freq>
 800657e:	0003      	movs	r3, r0
 8006580:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006582:	e021      	b.n	80065c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006584:	f7ff f8bc 	bl	8005700 <HAL_RCC_GetPCLK2Freq>
 8006588:	0003      	movs	r3, r0
 800658a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800658c:	e01c      	b.n	80065c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800658e:	4b61      	ldr	r3, [pc, #388]	@ (8006714 <UART_SetConfig+0x52c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2210      	movs	r2, #16
 8006594:	4013      	ands	r3, r2
 8006596:	d002      	beq.n	800659e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006598:	4b5f      	ldr	r3, [pc, #380]	@ (8006718 <UART_SetConfig+0x530>)
 800659a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800659c:	e014      	b.n	80065c8 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800659e:	4b5f      	ldr	r3, [pc, #380]	@ (800671c <UART_SetConfig+0x534>)
 80065a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065a2:	e011      	b.n	80065c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065a4:	f7ff f806 	bl	80055b4 <HAL_RCC_GetSysClockFreq>
 80065a8:	0003      	movs	r3, r0
 80065aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065ac:	e00c      	b.n	80065c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ae:	2380      	movs	r3, #128	@ 0x80
 80065b0:	021b      	lsls	r3, r3, #8
 80065b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80065b4:	e008      	b.n	80065c8 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80065ba:	231a      	movs	r3, #26
 80065bc:	2218      	movs	r2, #24
 80065be:	189b      	adds	r3, r3, r2
 80065c0:	19db      	adds	r3, r3, r7
 80065c2:	2201      	movs	r2, #1
 80065c4:	701a      	strb	r2, [r3, #0]
        break;
 80065c6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d100      	bne.n	80065d0 <UART_SetConfig+0x3e8>
 80065ce:	e090      	b.n	80066f2 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d2:	005a      	lsls	r2, r3, #1
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	085b      	lsrs	r3, r3, #1
 80065da:	18d2      	adds	r2, r2, r3
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	0019      	movs	r1, r3
 80065e2:	0010      	movs	r0, r2
 80065e4:	f7f9 fdac 	bl	8000140 <__udivsi3>
 80065e8:	0003      	movs	r3, r0
 80065ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	2b0f      	cmp	r3, #15
 80065f0:	d921      	bls.n	8006636 <UART_SetConfig+0x44e>
 80065f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065f4:	2380      	movs	r3, #128	@ 0x80
 80065f6:	025b      	lsls	r3, r3, #9
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d21c      	bcs.n	8006636 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	b29a      	uxth	r2, r3
 8006600:	200e      	movs	r0, #14
 8006602:	2418      	movs	r4, #24
 8006604:	1903      	adds	r3, r0, r4
 8006606:	19db      	adds	r3, r3, r7
 8006608:	210f      	movs	r1, #15
 800660a:	438a      	bics	r2, r1
 800660c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800660e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006610:	085b      	lsrs	r3, r3, #1
 8006612:	b29b      	uxth	r3, r3
 8006614:	2207      	movs	r2, #7
 8006616:	4013      	ands	r3, r2
 8006618:	b299      	uxth	r1, r3
 800661a:	1903      	adds	r3, r0, r4
 800661c:	19db      	adds	r3, r3, r7
 800661e:	1902      	adds	r2, r0, r4
 8006620:	19d2      	adds	r2, r2, r7
 8006622:	8812      	ldrh	r2, [r2, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	1902      	adds	r2, r0, r4
 800662e:	19d2      	adds	r2, r2, r7
 8006630:	8812      	ldrh	r2, [r2, #0]
 8006632:	60da      	str	r2, [r3, #12]
 8006634:	e05d      	b.n	80066f2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006636:	231a      	movs	r3, #26
 8006638:	2218      	movs	r2, #24
 800663a:	189b      	adds	r3, r3, r2
 800663c:	19db      	adds	r3, r3, r7
 800663e:	2201      	movs	r2, #1
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e056      	b.n	80066f2 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006644:	231b      	movs	r3, #27
 8006646:	2218      	movs	r2, #24
 8006648:	189b      	adds	r3, r3, r2
 800664a:	19db      	adds	r3, r3, r7
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	2b08      	cmp	r3, #8
 8006650:	d822      	bhi.n	8006698 <UART_SetConfig+0x4b0>
 8006652:	009a      	lsls	r2, r3, #2
 8006654:	4b32      	ldr	r3, [pc, #200]	@ (8006720 <UART_SetConfig+0x538>)
 8006656:	18d3      	adds	r3, r2, r3
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800665c:	f7ff f83a 	bl	80056d4 <HAL_RCC_GetPCLK1Freq>
 8006660:	0003      	movs	r3, r0
 8006662:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006664:	e021      	b.n	80066aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006666:	f7ff f84b 	bl	8005700 <HAL_RCC_GetPCLK2Freq>
 800666a:	0003      	movs	r3, r0
 800666c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800666e:	e01c      	b.n	80066aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006670:	4b28      	ldr	r3, [pc, #160]	@ (8006714 <UART_SetConfig+0x52c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2210      	movs	r2, #16
 8006676:	4013      	ands	r3, r2
 8006678:	d002      	beq.n	8006680 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800667a:	4b27      	ldr	r3, [pc, #156]	@ (8006718 <UART_SetConfig+0x530>)
 800667c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800667e:	e014      	b.n	80066aa <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006680:	4b26      	ldr	r3, [pc, #152]	@ (800671c <UART_SetConfig+0x534>)
 8006682:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006684:	e011      	b.n	80066aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006686:	f7fe ff95 	bl	80055b4 <HAL_RCC_GetSysClockFreq>
 800668a:	0003      	movs	r3, r0
 800668c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800668e:	e00c      	b.n	80066aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006690:	2380      	movs	r3, #128	@ 0x80
 8006692:	021b      	lsls	r3, r3, #8
 8006694:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006696:	e008      	b.n	80066aa <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800669c:	231a      	movs	r3, #26
 800669e:	2218      	movs	r2, #24
 80066a0:	189b      	adds	r3, r3, r2
 80066a2:	19db      	adds	r3, r3, r7
 80066a4:	2201      	movs	r2, #1
 80066a6:	701a      	strb	r2, [r3, #0]
        break;
 80066a8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80066aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d020      	beq.n	80066f2 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	085a      	lsrs	r2, r3, #1
 80066b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b8:	18d2      	adds	r2, r2, r3
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	0019      	movs	r1, r3
 80066c0:	0010      	movs	r0, r2
 80066c2:	f7f9 fd3d 	bl	8000140 <__udivsi3>
 80066c6:	0003      	movs	r3, r0
 80066c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066cc:	2b0f      	cmp	r3, #15
 80066ce:	d90a      	bls.n	80066e6 <UART_SetConfig+0x4fe>
 80066d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066d2:	2380      	movs	r3, #128	@ 0x80
 80066d4:	025b      	lsls	r3, r3, #9
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d205      	bcs.n	80066e6 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066dc:	b29a      	uxth	r2, r3
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	60da      	str	r2, [r3, #12]
 80066e4:	e005      	b.n	80066f2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80066e6:	231a      	movs	r3, #26
 80066e8:	2218      	movs	r2, #24
 80066ea:	189b      	adds	r3, r3, r2
 80066ec:	19db      	adds	r3, r3, r7
 80066ee:	2201      	movs	r2, #1
 80066f0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	2200      	movs	r2, #0
 80066f6:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	2200      	movs	r2, #0
 80066fc:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80066fe:	231a      	movs	r3, #26
 8006700:	2218      	movs	r2, #24
 8006702:	189b      	adds	r3, r3, r2
 8006704:	19db      	adds	r3, r3, r7
 8006706:	781b      	ldrb	r3, [r3, #0]
}
 8006708:	0018      	movs	r0, r3
 800670a:	46bd      	mov	sp, r7
 800670c:	b00e      	add	sp, #56	@ 0x38
 800670e:	bdb0      	pop	{r4, r5, r7, pc}
 8006710:	0800b400 	.word	0x0800b400
 8006714:	40021000 	.word	0x40021000
 8006718:	003d0900 	.word	0x003d0900
 800671c:	00f42400 	.word	0x00f42400
 8006720:	0800b424 	.word	0x0800b424

08006724 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006730:	2208      	movs	r2, #8
 8006732:	4013      	ands	r3, r2
 8006734:	d00b      	beq.n	800674e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	4a4a      	ldr	r2, [pc, #296]	@ (8006868 <UART_AdvFeatureConfig+0x144>)
 800673e:	4013      	ands	r3, r2
 8006740:	0019      	movs	r1, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006752:	2201      	movs	r2, #1
 8006754:	4013      	ands	r3, r2
 8006756:	d00b      	beq.n	8006770 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	4a43      	ldr	r2, [pc, #268]	@ (800686c <UART_AdvFeatureConfig+0x148>)
 8006760:	4013      	ands	r3, r2
 8006762:	0019      	movs	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006774:	2202      	movs	r2, #2
 8006776:	4013      	ands	r3, r2
 8006778:	d00b      	beq.n	8006792 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4a3b      	ldr	r2, [pc, #236]	@ (8006870 <UART_AdvFeatureConfig+0x14c>)
 8006782:	4013      	ands	r3, r2
 8006784:	0019      	movs	r1, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006796:	2204      	movs	r2, #4
 8006798:	4013      	ands	r3, r2
 800679a:	d00b      	beq.n	80067b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	4a34      	ldr	r2, [pc, #208]	@ (8006874 <UART_AdvFeatureConfig+0x150>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	0019      	movs	r1, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b8:	2210      	movs	r2, #16
 80067ba:	4013      	ands	r3, r2
 80067bc:	d00b      	beq.n	80067d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006878 <UART_AdvFeatureConfig+0x154>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	0019      	movs	r1, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067da:	2220      	movs	r2, #32
 80067dc:	4013      	ands	r3, r2
 80067de:	d00b      	beq.n	80067f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	4a25      	ldr	r2, [pc, #148]	@ (800687c <UART_AdvFeatureConfig+0x158>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	0019      	movs	r1, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fc:	2240      	movs	r2, #64	@ 0x40
 80067fe:	4013      	ands	r3, r2
 8006800:	d01d      	beq.n	800683e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	4a1d      	ldr	r2, [pc, #116]	@ (8006880 <UART_AdvFeatureConfig+0x15c>)
 800680a:	4013      	ands	r3, r2
 800680c:	0019      	movs	r1, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800681e:	2380      	movs	r3, #128	@ 0x80
 8006820:	035b      	lsls	r3, r3, #13
 8006822:	429a      	cmp	r2, r3
 8006824:	d10b      	bne.n	800683e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	4a15      	ldr	r2, [pc, #84]	@ (8006884 <UART_AdvFeatureConfig+0x160>)
 800682e:	4013      	ands	r3, r2
 8006830:	0019      	movs	r1, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006842:	2280      	movs	r2, #128	@ 0x80
 8006844:	4013      	ands	r3, r2
 8006846:	d00b      	beq.n	8006860 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	4a0e      	ldr	r2, [pc, #56]	@ (8006888 <UART_AdvFeatureConfig+0x164>)
 8006850:	4013      	ands	r3, r2
 8006852:	0019      	movs	r1, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	430a      	orrs	r2, r1
 800685e:	605a      	str	r2, [r3, #4]
  }
}
 8006860:	46c0      	nop			@ (mov r8, r8)
 8006862:	46bd      	mov	sp, r7
 8006864:	b002      	add	sp, #8
 8006866:	bd80      	pop	{r7, pc}
 8006868:	ffff7fff 	.word	0xffff7fff
 800686c:	fffdffff 	.word	0xfffdffff
 8006870:	fffeffff 	.word	0xfffeffff
 8006874:	fffbffff 	.word	0xfffbffff
 8006878:	ffffefff 	.word	0xffffefff
 800687c:	ffffdfff 	.word	0xffffdfff
 8006880:	ffefffff 	.word	0xffefffff
 8006884:	ff9fffff 	.word	0xff9fffff
 8006888:	fff7ffff 	.word	0xfff7ffff

0800688c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b092      	sub	sp, #72	@ 0x48
 8006890:	af02      	add	r7, sp, #8
 8006892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2284      	movs	r2, #132	@ 0x84
 8006898:	2100      	movs	r1, #0
 800689a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800689c:	f7fd fb4e 	bl	8003f3c <HAL_GetTick>
 80068a0:	0003      	movs	r3, r0
 80068a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2208      	movs	r2, #8
 80068ac:	4013      	ands	r3, r2
 80068ae:	2b08      	cmp	r3, #8
 80068b0:	d12c      	bne.n	800690c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b4:	2280      	movs	r2, #128	@ 0x80
 80068b6:	0391      	lsls	r1, r2, #14
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	4a46      	ldr	r2, [pc, #280]	@ (80069d4 <UART_CheckIdleState+0x148>)
 80068bc:	9200      	str	r2, [sp, #0]
 80068be:	2200      	movs	r2, #0
 80068c0:	f000 f88c 	bl	80069dc <UART_WaitOnFlagUntilTimeout>
 80068c4:	1e03      	subs	r3, r0, #0
 80068c6:	d021      	beq.n	800690c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068c8:	f3ef 8310 	mrs	r3, PRIMASK
 80068cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80068ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80068d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068d2:	2301      	movs	r3, #1
 80068d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d8:	f383 8810 	msr	PRIMASK, r3
}
 80068dc:	46c0      	nop			@ (mov r8, r8)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2180      	movs	r1, #128	@ 0x80
 80068ea:	438a      	bics	r2, r1
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f4:	f383 8810 	msr	PRIMASK, r3
}
 80068f8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2278      	movs	r2, #120	@ 0x78
 8006904:	2100      	movs	r1, #0
 8006906:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e05f      	b.n	80069cc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2204      	movs	r2, #4
 8006914:	4013      	ands	r3, r2
 8006916:	2b04      	cmp	r3, #4
 8006918:	d146      	bne.n	80069a8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800691a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800691c:	2280      	movs	r2, #128	@ 0x80
 800691e:	03d1      	lsls	r1, r2, #15
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	4a2c      	ldr	r2, [pc, #176]	@ (80069d4 <UART_CheckIdleState+0x148>)
 8006924:	9200      	str	r2, [sp, #0]
 8006926:	2200      	movs	r2, #0
 8006928:	f000 f858 	bl	80069dc <UART_WaitOnFlagUntilTimeout>
 800692c:	1e03      	subs	r3, r0, #0
 800692e:	d03b      	beq.n	80069a8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006930:	f3ef 8310 	mrs	r3, PRIMASK
 8006934:	60fb      	str	r3, [r7, #12]
  return(result);
 8006936:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006938:	637b      	str	r3, [r7, #52]	@ 0x34
 800693a:	2301      	movs	r3, #1
 800693c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f383 8810 	msr	PRIMASK, r3
}
 8006944:	46c0      	nop			@ (mov r8, r8)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4921      	ldr	r1, [pc, #132]	@ (80069d8 <UART_CheckIdleState+0x14c>)
 8006952:	400a      	ands	r2, r1
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006958:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f383 8810 	msr	PRIMASK, r3
}
 8006960:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006962:	f3ef 8310 	mrs	r3, PRIMASK
 8006966:	61bb      	str	r3, [r7, #24]
  return(result);
 8006968:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800696a:	633b      	str	r3, [r7, #48]	@ 0x30
 800696c:	2301      	movs	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	f383 8810 	msr	PRIMASK, r3
}
 8006976:	46c0      	nop			@ (mov r8, r8)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689a      	ldr	r2, [r3, #8]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2101      	movs	r1, #1
 8006984:	438a      	bics	r2, r1
 8006986:	609a      	str	r2, [r3, #8]
 8006988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800698a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	f383 8810 	msr	PRIMASK, r3
}
 8006992:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2280      	movs	r2, #128	@ 0x80
 8006998:	2120      	movs	r1, #32
 800699a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2278      	movs	r2, #120	@ 0x78
 80069a0:	2100      	movs	r1, #0
 80069a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e011      	b.n	80069cc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2220      	movs	r2, #32
 80069ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2280      	movs	r2, #128	@ 0x80
 80069b2:	2120      	movs	r1, #32
 80069b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2278      	movs	r2, #120	@ 0x78
 80069c6:	2100      	movs	r1, #0
 80069c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	0018      	movs	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	b010      	add	sp, #64	@ 0x40
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	01ffffff 	.word	0x01ffffff
 80069d8:	fffffedf 	.word	0xfffffedf

080069dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	603b      	str	r3, [r7, #0]
 80069e8:	1dfb      	adds	r3, r7, #7
 80069ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ec:	e051      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	3301      	adds	r3, #1
 80069f2:	d04e      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069f4:	f7fd faa2 	bl	8003f3c <HAL_GetTick>
 80069f8:	0002      	movs	r2, r0
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	69ba      	ldr	r2, [r7, #24]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d302      	bcc.n	8006a0a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e051      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2204      	movs	r2, #4
 8006a16:	4013      	ands	r3, r2
 8006a18:	d03b      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	2b80      	cmp	r3, #128	@ 0x80
 8006a1e:	d038      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b40      	cmp	r3, #64	@ 0x40
 8006a24:	d035      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	4013      	ands	r3, r2
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d111      	bne.n	8006a58 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2208      	movs	r2, #8
 8006a3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	0018      	movs	r0, r3
 8006a40:	f000 f83c 	bl	8006abc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2284      	movs	r2, #132	@ 0x84
 8006a48:	2108      	movs	r1, #8
 8006a4a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2278      	movs	r2, #120	@ 0x78
 8006a50:	2100      	movs	r1, #0
 8006a52:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e02c      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	69da      	ldr	r2, [r3, #28]
 8006a5e:	2380      	movs	r3, #128	@ 0x80
 8006a60:	011b      	lsls	r3, r3, #4
 8006a62:	401a      	ands	r2, r3
 8006a64:	2380      	movs	r3, #128	@ 0x80
 8006a66:	011b      	lsls	r3, r3, #4
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d112      	bne.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2280      	movs	r2, #128	@ 0x80
 8006a72:	0112      	lsls	r2, r2, #4
 8006a74:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	0018      	movs	r0, r3
 8006a7a:	f000 f81f 	bl	8006abc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2284      	movs	r2, #132	@ 0x84
 8006a82:	2120      	movs	r1, #32
 8006a84:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2278      	movs	r2, #120	@ 0x78
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e00f      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	425a      	negs	r2, r3
 8006aa2:	4153      	adcs	r3, r2
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	001a      	movs	r2, r3
 8006aa8:	1dfb      	adds	r3, r7, #7
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d09e      	beq.n	80069ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b004      	add	sp, #16
 8006ab8:	bd80      	pop	{r7, pc}
	...

08006abc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08e      	sub	sp, #56	@ 0x38
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ac4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ac8:	617b      	str	r3, [r7, #20]
  return(result);
 8006aca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ace:	2301      	movs	r3, #1
 8006ad0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	f383 8810 	msr	PRIMASK, r3
}
 8006ad8:	46c0      	nop			@ (mov r8, r8)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4926      	ldr	r1, [pc, #152]	@ (8006b80 <UART_EndRxTransfer+0xc4>)
 8006ae6:	400a      	ands	r2, r1
 8006ae8:	601a      	str	r2, [r3, #0]
 8006aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	f383 8810 	msr	PRIMASK, r3
}
 8006af4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006af6:	f3ef 8310 	mrs	r3, PRIMASK
 8006afa:	623b      	str	r3, [r7, #32]
  return(result);
 8006afc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b00:	2301      	movs	r3, #1
 8006b02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	f383 8810 	msr	PRIMASK, r3
}
 8006b0a:	46c0      	nop			@ (mov r8, r8)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2101      	movs	r1, #1
 8006b18:	438a      	bics	r2, r1
 8006b1a:	609a      	str	r2, [r3, #8]
 8006b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b22:	f383 8810 	msr	PRIMASK, r3
}
 8006b26:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d118      	bne.n	8006b62 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b30:	f3ef 8310 	mrs	r3, PRIMASK
 8006b34:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b36:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f383 8810 	msr	PRIMASK, r3
}
 8006b44:	46c0      	nop			@ (mov r8, r8)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2110      	movs	r1, #16
 8006b52:	438a      	bics	r2, r1
 8006b54:	601a      	str	r2, [r3, #0]
 8006b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f383 8810 	msr	PRIMASK, r3
}
 8006b60:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2280      	movs	r2, #128	@ 0x80
 8006b66:	2120      	movs	r1, #32
 8006b68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006b76:	46c0      	nop			@ (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b00e      	add	sp, #56	@ 0x38
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			@ (mov r8, r8)
 8006b80:	fffffedf 	.word	0xfffffedf

08006b84 <malloc>:
 8006b84:	b510      	push	{r4, lr}
 8006b86:	4b03      	ldr	r3, [pc, #12]	@ (8006b94 <malloc+0x10>)
 8006b88:	0001      	movs	r1, r0
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	f000 f826 	bl	8006bdc <_malloc_r>
 8006b90:	bd10      	pop	{r4, pc}
 8006b92:	46c0      	nop			@ (mov r8, r8)
 8006b94:	20000024 	.word	0x20000024

08006b98 <sbrk_aligned>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	4e0f      	ldr	r6, [pc, #60]	@ (8006bd8 <sbrk_aligned+0x40>)
 8006b9c:	000d      	movs	r5, r1
 8006b9e:	6831      	ldr	r1, [r6, #0]
 8006ba0:	0004      	movs	r4, r0
 8006ba2:	2900      	cmp	r1, #0
 8006ba4:	d102      	bne.n	8006bac <sbrk_aligned+0x14>
 8006ba6:	f000 fe81 	bl	80078ac <_sbrk_r>
 8006baa:	6030      	str	r0, [r6, #0]
 8006bac:	0029      	movs	r1, r5
 8006bae:	0020      	movs	r0, r4
 8006bb0:	f000 fe7c 	bl	80078ac <_sbrk_r>
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	d103      	bne.n	8006bc0 <sbrk_aligned+0x28>
 8006bb8:	2501      	movs	r5, #1
 8006bba:	426d      	negs	r5, r5
 8006bbc:	0028      	movs	r0, r5
 8006bbe:	bd70      	pop	{r4, r5, r6, pc}
 8006bc0:	2303      	movs	r3, #3
 8006bc2:	1cc5      	adds	r5, r0, #3
 8006bc4:	439d      	bics	r5, r3
 8006bc6:	42a8      	cmp	r0, r5
 8006bc8:	d0f8      	beq.n	8006bbc <sbrk_aligned+0x24>
 8006bca:	1a29      	subs	r1, r5, r0
 8006bcc:	0020      	movs	r0, r4
 8006bce:	f000 fe6d 	bl	80078ac <_sbrk_r>
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	d1f2      	bne.n	8006bbc <sbrk_aligned+0x24>
 8006bd6:	e7ef      	b.n	8006bb8 <sbrk_aligned+0x20>
 8006bd8:	20000538 	.word	0x20000538

08006bdc <_malloc_r>:
 8006bdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bde:	2203      	movs	r2, #3
 8006be0:	1ccb      	adds	r3, r1, #3
 8006be2:	4393      	bics	r3, r2
 8006be4:	3308      	adds	r3, #8
 8006be6:	0005      	movs	r5, r0
 8006be8:	001f      	movs	r7, r3
 8006bea:	2b0c      	cmp	r3, #12
 8006bec:	d234      	bcs.n	8006c58 <_malloc_r+0x7c>
 8006bee:	270c      	movs	r7, #12
 8006bf0:	42b9      	cmp	r1, r7
 8006bf2:	d833      	bhi.n	8006c5c <_malloc_r+0x80>
 8006bf4:	0028      	movs	r0, r5
 8006bf6:	f000 f871 	bl	8006cdc <__malloc_lock>
 8006bfa:	4e37      	ldr	r6, [pc, #220]	@ (8006cd8 <_malloc_r+0xfc>)
 8006bfc:	6833      	ldr	r3, [r6, #0]
 8006bfe:	001c      	movs	r4, r3
 8006c00:	2c00      	cmp	r4, #0
 8006c02:	d12f      	bne.n	8006c64 <_malloc_r+0x88>
 8006c04:	0039      	movs	r1, r7
 8006c06:	0028      	movs	r0, r5
 8006c08:	f7ff ffc6 	bl	8006b98 <sbrk_aligned>
 8006c0c:	0004      	movs	r4, r0
 8006c0e:	1c43      	adds	r3, r0, #1
 8006c10:	d15f      	bne.n	8006cd2 <_malloc_r+0xf6>
 8006c12:	6834      	ldr	r4, [r6, #0]
 8006c14:	9400      	str	r4, [sp, #0]
 8006c16:	9b00      	ldr	r3, [sp, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d14a      	bne.n	8006cb2 <_malloc_r+0xd6>
 8006c1c:	2c00      	cmp	r4, #0
 8006c1e:	d052      	beq.n	8006cc6 <_malloc_r+0xea>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	0028      	movs	r0, r5
 8006c24:	18e3      	adds	r3, r4, r3
 8006c26:	9900      	ldr	r1, [sp, #0]
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	f000 fe3f 	bl	80078ac <_sbrk_r>
 8006c2e:	9b01      	ldr	r3, [sp, #4]
 8006c30:	4283      	cmp	r3, r0
 8006c32:	d148      	bne.n	8006cc6 <_malloc_r+0xea>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	0028      	movs	r0, r5
 8006c38:	1aff      	subs	r7, r7, r3
 8006c3a:	0039      	movs	r1, r7
 8006c3c:	f7ff ffac 	bl	8006b98 <sbrk_aligned>
 8006c40:	3001      	adds	r0, #1
 8006c42:	d040      	beq.n	8006cc6 <_malloc_r+0xea>
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	19db      	adds	r3, r3, r7
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	6833      	ldr	r3, [r6, #0]
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	2a00      	cmp	r2, #0
 8006c50:	d133      	bne.n	8006cba <_malloc_r+0xde>
 8006c52:	9b00      	ldr	r3, [sp, #0]
 8006c54:	6033      	str	r3, [r6, #0]
 8006c56:	e019      	b.n	8006c8c <_malloc_r+0xb0>
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	dac9      	bge.n	8006bf0 <_malloc_r+0x14>
 8006c5c:	230c      	movs	r3, #12
 8006c5e:	602b      	str	r3, [r5, #0]
 8006c60:	2000      	movs	r0, #0
 8006c62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c64:	6821      	ldr	r1, [r4, #0]
 8006c66:	1bc9      	subs	r1, r1, r7
 8006c68:	d420      	bmi.n	8006cac <_malloc_r+0xd0>
 8006c6a:	290b      	cmp	r1, #11
 8006c6c:	d90a      	bls.n	8006c84 <_malloc_r+0xa8>
 8006c6e:	19e2      	adds	r2, r4, r7
 8006c70:	6027      	str	r7, [r4, #0]
 8006c72:	42a3      	cmp	r3, r4
 8006c74:	d104      	bne.n	8006c80 <_malloc_r+0xa4>
 8006c76:	6032      	str	r2, [r6, #0]
 8006c78:	6863      	ldr	r3, [r4, #4]
 8006c7a:	6011      	str	r1, [r2, #0]
 8006c7c:	6053      	str	r3, [r2, #4]
 8006c7e:	e005      	b.n	8006c8c <_malloc_r+0xb0>
 8006c80:	605a      	str	r2, [r3, #4]
 8006c82:	e7f9      	b.n	8006c78 <_malloc_r+0x9c>
 8006c84:	6862      	ldr	r2, [r4, #4]
 8006c86:	42a3      	cmp	r3, r4
 8006c88:	d10e      	bne.n	8006ca8 <_malloc_r+0xcc>
 8006c8a:	6032      	str	r2, [r6, #0]
 8006c8c:	0028      	movs	r0, r5
 8006c8e:	f000 f82d 	bl	8006cec <__malloc_unlock>
 8006c92:	0020      	movs	r0, r4
 8006c94:	2207      	movs	r2, #7
 8006c96:	300b      	adds	r0, #11
 8006c98:	1d23      	adds	r3, r4, #4
 8006c9a:	4390      	bics	r0, r2
 8006c9c:	1ac2      	subs	r2, r0, r3
 8006c9e:	4298      	cmp	r0, r3
 8006ca0:	d0df      	beq.n	8006c62 <_malloc_r+0x86>
 8006ca2:	1a1b      	subs	r3, r3, r0
 8006ca4:	50a3      	str	r3, [r4, r2]
 8006ca6:	e7dc      	b.n	8006c62 <_malloc_r+0x86>
 8006ca8:	605a      	str	r2, [r3, #4]
 8006caa:	e7ef      	b.n	8006c8c <_malloc_r+0xb0>
 8006cac:	0023      	movs	r3, r4
 8006cae:	6864      	ldr	r4, [r4, #4]
 8006cb0:	e7a6      	b.n	8006c00 <_malloc_r+0x24>
 8006cb2:	9c00      	ldr	r4, [sp, #0]
 8006cb4:	6863      	ldr	r3, [r4, #4]
 8006cb6:	9300      	str	r3, [sp, #0]
 8006cb8:	e7ad      	b.n	8006c16 <_malloc_r+0x3a>
 8006cba:	001a      	movs	r2, r3
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	42a3      	cmp	r3, r4
 8006cc0:	d1fb      	bne.n	8006cba <_malloc_r+0xde>
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e7da      	b.n	8006c7c <_malloc_r+0xa0>
 8006cc6:	230c      	movs	r3, #12
 8006cc8:	0028      	movs	r0, r5
 8006cca:	602b      	str	r3, [r5, #0]
 8006ccc:	f000 f80e 	bl	8006cec <__malloc_unlock>
 8006cd0:	e7c6      	b.n	8006c60 <_malloc_r+0x84>
 8006cd2:	6007      	str	r7, [r0, #0]
 8006cd4:	e7da      	b.n	8006c8c <_malloc_r+0xb0>
 8006cd6:	46c0      	nop			@ (mov r8, r8)
 8006cd8:	2000053c 	.word	0x2000053c

08006cdc <__malloc_lock>:
 8006cdc:	b510      	push	{r4, lr}
 8006cde:	4802      	ldr	r0, [pc, #8]	@ (8006ce8 <__malloc_lock+0xc>)
 8006ce0:	f000 fe35 	bl	800794e <__retarget_lock_acquire_recursive>
 8006ce4:	bd10      	pop	{r4, pc}
 8006ce6:	46c0      	nop			@ (mov r8, r8)
 8006ce8:	20000680 	.word	0x20000680

08006cec <__malloc_unlock>:
 8006cec:	b510      	push	{r4, lr}
 8006cee:	4802      	ldr	r0, [pc, #8]	@ (8006cf8 <__malloc_unlock+0xc>)
 8006cf0:	f000 fe2e 	bl	8007950 <__retarget_lock_release_recursive>
 8006cf4:	bd10      	pop	{r4, pc}
 8006cf6:	46c0      	nop			@ (mov r8, r8)
 8006cf8:	20000680 	.word	0x20000680

08006cfc <__cvt>:
 8006cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cfe:	001f      	movs	r7, r3
 8006d00:	2300      	movs	r3, #0
 8006d02:	0016      	movs	r6, r2
 8006d04:	b08b      	sub	sp, #44	@ 0x2c
 8006d06:	429f      	cmp	r7, r3
 8006d08:	da04      	bge.n	8006d14 <__cvt+0x18>
 8006d0a:	2180      	movs	r1, #128	@ 0x80
 8006d0c:	0609      	lsls	r1, r1, #24
 8006d0e:	187b      	adds	r3, r7, r1
 8006d10:	001f      	movs	r7, r3
 8006d12:	232d      	movs	r3, #45	@ 0x2d
 8006d14:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d16:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006d18:	7013      	strb	r3, [r2, #0]
 8006d1a:	2320      	movs	r3, #32
 8006d1c:	2203      	movs	r2, #3
 8006d1e:	439d      	bics	r5, r3
 8006d20:	2d46      	cmp	r5, #70	@ 0x46
 8006d22:	d007      	beq.n	8006d34 <__cvt+0x38>
 8006d24:	002b      	movs	r3, r5
 8006d26:	3b45      	subs	r3, #69	@ 0x45
 8006d28:	4259      	negs	r1, r3
 8006d2a:	414b      	adcs	r3, r1
 8006d2c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006d2e:	3a01      	subs	r2, #1
 8006d30:	18cb      	adds	r3, r1, r3
 8006d32:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d34:	ab09      	add	r3, sp, #36	@ 0x24
 8006d36:	9304      	str	r3, [sp, #16]
 8006d38:	ab08      	add	r3, sp, #32
 8006d3a:	9303      	str	r3, [sp, #12]
 8006d3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d3e:	9200      	str	r2, [sp, #0]
 8006d40:	9302      	str	r3, [sp, #8]
 8006d42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d44:	0032      	movs	r2, r6
 8006d46:	9301      	str	r3, [sp, #4]
 8006d48:	003b      	movs	r3, r7
 8006d4a:	f000 fe9b 	bl	8007a84 <_dtoa_r>
 8006d4e:	0004      	movs	r4, r0
 8006d50:	2d47      	cmp	r5, #71	@ 0x47
 8006d52:	d11b      	bne.n	8006d8c <__cvt+0x90>
 8006d54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d56:	07db      	lsls	r3, r3, #31
 8006d58:	d511      	bpl.n	8006d7e <__cvt+0x82>
 8006d5a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d5c:	18c3      	adds	r3, r0, r3
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	2200      	movs	r2, #0
 8006d62:	2300      	movs	r3, #0
 8006d64:	0030      	movs	r0, r6
 8006d66:	0039      	movs	r1, r7
 8006d68:	f7f9 fb70 	bl	800044c <__aeabi_dcmpeq>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d001      	beq.n	8006d74 <__cvt+0x78>
 8006d70:	9b07      	ldr	r3, [sp, #28]
 8006d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d74:	2230      	movs	r2, #48	@ 0x30
 8006d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d78:	9907      	ldr	r1, [sp, #28]
 8006d7a:	428b      	cmp	r3, r1
 8006d7c:	d320      	bcc.n	8006dc0 <__cvt+0xc4>
 8006d7e:	0020      	movs	r0, r4
 8006d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d82:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006d84:	1b1b      	subs	r3, r3, r4
 8006d86:	6013      	str	r3, [r2, #0]
 8006d88:	b00b      	add	sp, #44	@ 0x2c
 8006d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d8e:	18c3      	adds	r3, r0, r3
 8006d90:	9307      	str	r3, [sp, #28]
 8006d92:	2d46      	cmp	r5, #70	@ 0x46
 8006d94:	d1e4      	bne.n	8006d60 <__cvt+0x64>
 8006d96:	7803      	ldrb	r3, [r0, #0]
 8006d98:	2b30      	cmp	r3, #48	@ 0x30
 8006d9a:	d10c      	bne.n	8006db6 <__cvt+0xba>
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2300      	movs	r3, #0
 8006da0:	0030      	movs	r0, r6
 8006da2:	0039      	movs	r1, r7
 8006da4:	f7f9 fb52 	bl	800044c <__aeabi_dcmpeq>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d104      	bne.n	8006db6 <__cvt+0xba>
 8006dac:	2301      	movs	r3, #1
 8006dae:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006db0:	1a9b      	subs	r3, r3, r2
 8006db2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006db4:	6013      	str	r3, [r2, #0]
 8006db6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006db8:	9a07      	ldr	r2, [sp, #28]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	18d3      	adds	r3, r2, r3
 8006dbe:	e7ce      	b.n	8006d5e <__cvt+0x62>
 8006dc0:	1c59      	adds	r1, r3, #1
 8006dc2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006dc4:	701a      	strb	r2, [r3, #0]
 8006dc6:	e7d6      	b.n	8006d76 <__cvt+0x7a>

08006dc8 <__exponent>:
 8006dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dca:	232b      	movs	r3, #43	@ 0x2b
 8006dcc:	b085      	sub	sp, #20
 8006dce:	0005      	movs	r5, r0
 8006dd0:	1e0c      	subs	r4, r1, #0
 8006dd2:	7002      	strb	r2, [r0, #0]
 8006dd4:	da01      	bge.n	8006dda <__exponent+0x12>
 8006dd6:	424c      	negs	r4, r1
 8006dd8:	3302      	adds	r3, #2
 8006dda:	706b      	strb	r3, [r5, #1]
 8006ddc:	2c09      	cmp	r4, #9
 8006dde:	dd2c      	ble.n	8006e3a <__exponent+0x72>
 8006de0:	ab02      	add	r3, sp, #8
 8006de2:	1dde      	adds	r6, r3, #7
 8006de4:	0020      	movs	r0, r4
 8006de6:	210a      	movs	r1, #10
 8006de8:	f7f9 fb1a 	bl	8000420 <__aeabi_idivmod>
 8006dec:	0037      	movs	r7, r6
 8006dee:	3130      	adds	r1, #48	@ 0x30
 8006df0:	3e01      	subs	r6, #1
 8006df2:	0020      	movs	r0, r4
 8006df4:	7031      	strb	r1, [r6, #0]
 8006df6:	210a      	movs	r1, #10
 8006df8:	9401      	str	r4, [sp, #4]
 8006dfa:	f7f9 fa2b 	bl	8000254 <__divsi3>
 8006dfe:	9b01      	ldr	r3, [sp, #4]
 8006e00:	0004      	movs	r4, r0
 8006e02:	2b63      	cmp	r3, #99	@ 0x63
 8006e04:	dcee      	bgt.n	8006de4 <__exponent+0x1c>
 8006e06:	1eba      	subs	r2, r7, #2
 8006e08:	1ca8      	adds	r0, r5, #2
 8006e0a:	0001      	movs	r1, r0
 8006e0c:	0013      	movs	r3, r2
 8006e0e:	3430      	adds	r4, #48	@ 0x30
 8006e10:	7014      	strb	r4, [r2, #0]
 8006e12:	ac02      	add	r4, sp, #8
 8006e14:	3407      	adds	r4, #7
 8006e16:	429c      	cmp	r4, r3
 8006e18:	d80a      	bhi.n	8006e30 <__exponent+0x68>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	4294      	cmp	r4, r2
 8006e1e:	d303      	bcc.n	8006e28 <__exponent+0x60>
 8006e20:	3309      	adds	r3, #9
 8006e22:	aa02      	add	r2, sp, #8
 8006e24:	189b      	adds	r3, r3, r2
 8006e26:	1bdb      	subs	r3, r3, r7
 8006e28:	18c0      	adds	r0, r0, r3
 8006e2a:	1b40      	subs	r0, r0, r5
 8006e2c:	b005      	add	sp, #20
 8006e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e30:	781c      	ldrb	r4, [r3, #0]
 8006e32:	3301      	adds	r3, #1
 8006e34:	700c      	strb	r4, [r1, #0]
 8006e36:	3101      	adds	r1, #1
 8006e38:	e7eb      	b.n	8006e12 <__exponent+0x4a>
 8006e3a:	2330      	movs	r3, #48	@ 0x30
 8006e3c:	18e4      	adds	r4, r4, r3
 8006e3e:	70ab      	strb	r3, [r5, #2]
 8006e40:	1d28      	adds	r0, r5, #4
 8006e42:	70ec      	strb	r4, [r5, #3]
 8006e44:	e7f1      	b.n	8006e2a <__exponent+0x62>
	...

08006e48 <_printf_float>:
 8006e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e4a:	b097      	sub	sp, #92	@ 0x5c
 8006e4c:	000d      	movs	r5, r1
 8006e4e:	920a      	str	r2, [sp, #40]	@ 0x28
 8006e50:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006e52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e54:	9009      	str	r0, [sp, #36]	@ 0x24
 8006e56:	f000 fceb 	bl	8007830 <_localeconv_r>
 8006e5a:	6803      	ldr	r3, [r0, #0]
 8006e5c:	0018      	movs	r0, r3
 8006e5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e60:	f7f9 f952 	bl	8000108 <strlen>
 8006e64:	2300      	movs	r3, #0
 8006e66:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006e68:	9314      	str	r3, [sp, #80]	@ 0x50
 8006e6a:	7e2b      	ldrb	r3, [r5, #24]
 8006e6c:	2207      	movs	r2, #7
 8006e6e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e70:	682b      	ldr	r3, [r5, #0]
 8006e72:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e74:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	05c9      	lsls	r1, r1, #23
 8006e7a:	d545      	bpl.n	8006f08 <_printf_float+0xc0>
 8006e7c:	189b      	adds	r3, r3, r2
 8006e7e:	4393      	bics	r3, r2
 8006e80:	001a      	movs	r2, r3
 8006e82:	3208      	adds	r2, #8
 8006e84:	6022      	str	r2, [r4, #0]
 8006e86:	2201      	movs	r2, #1
 8006e88:	681e      	ldr	r6, [r3, #0]
 8006e8a:	685f      	ldr	r7, [r3, #4]
 8006e8c:	007b      	lsls	r3, r7, #1
 8006e8e:	085b      	lsrs	r3, r3, #1
 8006e90:	9311      	str	r3, [sp, #68]	@ 0x44
 8006e92:	9610      	str	r6, [sp, #64]	@ 0x40
 8006e94:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006e96:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006e98:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006e9a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006e9c:	4ba7      	ldr	r3, [pc, #668]	@ (800713c <_printf_float+0x2f4>)
 8006e9e:	4252      	negs	r2, r2
 8006ea0:	f7fb fd42 	bl	8002928 <__aeabi_dcmpun>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d131      	bne.n	8006f0c <_printf_float+0xc4>
 8006ea8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006eaa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006eac:	2201      	movs	r2, #1
 8006eae:	4ba3      	ldr	r3, [pc, #652]	@ (800713c <_printf_float+0x2f4>)
 8006eb0:	4252      	negs	r2, r2
 8006eb2:	f7f9 fadb 	bl	800046c <__aeabi_dcmple>
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	d128      	bne.n	8006f0c <_printf_float+0xc4>
 8006eba:	2200      	movs	r2, #0
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	0030      	movs	r0, r6
 8006ec0:	0039      	movs	r1, r7
 8006ec2:	f7f9 fac9 	bl	8000458 <__aeabi_dcmplt>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d003      	beq.n	8006ed2 <_printf_float+0x8a>
 8006eca:	002b      	movs	r3, r5
 8006ecc:	222d      	movs	r2, #45	@ 0x2d
 8006ece:	3343      	adds	r3, #67	@ 0x43
 8006ed0:	701a      	strb	r2, [r3, #0]
 8006ed2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ed4:	4f9a      	ldr	r7, [pc, #616]	@ (8007140 <_printf_float+0x2f8>)
 8006ed6:	2b47      	cmp	r3, #71	@ 0x47
 8006ed8:	d800      	bhi.n	8006edc <_printf_float+0x94>
 8006eda:	4f9a      	ldr	r7, [pc, #616]	@ (8007144 <_printf_float+0x2fc>)
 8006edc:	2303      	movs	r3, #3
 8006ede:	2400      	movs	r4, #0
 8006ee0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ee2:	612b      	str	r3, [r5, #16]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	439a      	bics	r2, r3
 8006ee8:	602a      	str	r2, [r5, #0]
 8006eea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eec:	0029      	movs	r1, r5
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ef2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ef4:	aa15      	add	r2, sp, #84	@ 0x54
 8006ef6:	f000 f9e5 	bl	80072c4 <_printf_common>
 8006efa:	3001      	adds	r0, #1
 8006efc:	d000      	beq.n	8006f00 <_printf_float+0xb8>
 8006efe:	e09e      	b.n	800703e <_printf_float+0x1f6>
 8006f00:	2001      	movs	r0, #1
 8006f02:	4240      	negs	r0, r0
 8006f04:	b017      	add	sp, #92	@ 0x5c
 8006f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f08:	3307      	adds	r3, #7
 8006f0a:	e7b8      	b.n	8006e7e <_printf_float+0x36>
 8006f0c:	0032      	movs	r2, r6
 8006f0e:	003b      	movs	r3, r7
 8006f10:	0030      	movs	r0, r6
 8006f12:	0039      	movs	r1, r7
 8006f14:	f7fb fd08 	bl	8002928 <__aeabi_dcmpun>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d00b      	beq.n	8006f34 <_printf_float+0xec>
 8006f1c:	2f00      	cmp	r7, #0
 8006f1e:	da03      	bge.n	8006f28 <_printf_float+0xe0>
 8006f20:	002b      	movs	r3, r5
 8006f22:	222d      	movs	r2, #45	@ 0x2d
 8006f24:	3343      	adds	r3, #67	@ 0x43
 8006f26:	701a      	strb	r2, [r3, #0]
 8006f28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f2a:	4f87      	ldr	r7, [pc, #540]	@ (8007148 <_printf_float+0x300>)
 8006f2c:	2b47      	cmp	r3, #71	@ 0x47
 8006f2e:	d8d5      	bhi.n	8006edc <_printf_float+0x94>
 8006f30:	4f86      	ldr	r7, [pc, #536]	@ (800714c <_printf_float+0x304>)
 8006f32:	e7d3      	b.n	8006edc <_printf_float+0x94>
 8006f34:	2220      	movs	r2, #32
 8006f36:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006f38:	686b      	ldr	r3, [r5, #4]
 8006f3a:	4394      	bics	r4, r2
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	d146      	bne.n	8006fce <_printf_float+0x186>
 8006f40:	3307      	adds	r3, #7
 8006f42:	606b      	str	r3, [r5, #4]
 8006f44:	2380      	movs	r3, #128	@ 0x80
 8006f46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f48:	00db      	lsls	r3, r3, #3
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	602b      	str	r3, [r5, #0]
 8006f50:	9206      	str	r2, [sp, #24]
 8006f52:	aa14      	add	r2, sp, #80	@ 0x50
 8006f54:	9205      	str	r2, [sp, #20]
 8006f56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f58:	a90a      	add	r1, sp, #40	@ 0x28
 8006f5a:	9204      	str	r2, [sp, #16]
 8006f5c:	aa13      	add	r2, sp, #76	@ 0x4c
 8006f5e:	9203      	str	r2, [sp, #12]
 8006f60:	2223      	movs	r2, #35	@ 0x23
 8006f62:	1852      	adds	r2, r2, r1
 8006f64:	9202      	str	r2, [sp, #8]
 8006f66:	9301      	str	r3, [sp, #4]
 8006f68:	686b      	ldr	r3, [r5, #4]
 8006f6a:	0032      	movs	r2, r6
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f70:	003b      	movs	r3, r7
 8006f72:	f7ff fec3 	bl	8006cfc <__cvt>
 8006f76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f78:	0007      	movs	r7, r0
 8006f7a:	2c47      	cmp	r4, #71	@ 0x47
 8006f7c:	d12d      	bne.n	8006fda <_printf_float+0x192>
 8006f7e:	1cd3      	adds	r3, r2, #3
 8006f80:	db02      	blt.n	8006f88 <_printf_float+0x140>
 8006f82:	686b      	ldr	r3, [r5, #4]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	dd47      	ble.n	8007018 <_printf_float+0x1d0>
 8006f88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f8a:	3b02      	subs	r3, #2
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f90:	0028      	movs	r0, r5
 8006f92:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006f94:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f96:	3901      	subs	r1, #1
 8006f98:	3050      	adds	r0, #80	@ 0x50
 8006f9a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006f9c:	f7ff ff14 	bl	8006dc8 <__exponent>
 8006fa0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006fa2:	0004      	movs	r4, r0
 8006fa4:	1813      	adds	r3, r2, r0
 8006fa6:	612b      	str	r3, [r5, #16]
 8006fa8:	2a01      	cmp	r2, #1
 8006faa:	dc02      	bgt.n	8006fb2 <_printf_float+0x16a>
 8006fac:	682a      	ldr	r2, [r5, #0]
 8006fae:	07d2      	lsls	r2, r2, #31
 8006fb0:	d501      	bpl.n	8006fb6 <_printf_float+0x16e>
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	612b      	str	r3, [r5, #16]
 8006fb6:	2323      	movs	r3, #35	@ 0x23
 8006fb8:	aa0a      	add	r2, sp, #40	@ 0x28
 8006fba:	189b      	adds	r3, r3, r2
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d100      	bne.n	8006fc4 <_printf_float+0x17c>
 8006fc2:	e792      	b.n	8006eea <_printf_float+0xa2>
 8006fc4:	002b      	movs	r3, r5
 8006fc6:	222d      	movs	r2, #45	@ 0x2d
 8006fc8:	3343      	adds	r3, #67	@ 0x43
 8006fca:	701a      	strb	r2, [r3, #0]
 8006fcc:	e78d      	b.n	8006eea <_printf_float+0xa2>
 8006fce:	2c47      	cmp	r4, #71	@ 0x47
 8006fd0:	d1b8      	bne.n	8006f44 <_printf_float+0xfc>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1b6      	bne.n	8006f44 <_printf_float+0xfc>
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	e7b3      	b.n	8006f42 <_printf_float+0xfa>
 8006fda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fdc:	2b65      	cmp	r3, #101	@ 0x65
 8006fde:	d9d7      	bls.n	8006f90 <_printf_float+0x148>
 8006fe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fe2:	2b66      	cmp	r3, #102	@ 0x66
 8006fe4:	d11a      	bne.n	800701c <_printf_float+0x1d4>
 8006fe6:	686b      	ldr	r3, [r5, #4]
 8006fe8:	2a00      	cmp	r2, #0
 8006fea:	dd09      	ble.n	8007000 <_printf_float+0x1b8>
 8006fec:	612a      	str	r2, [r5, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d102      	bne.n	8006ff8 <_printf_float+0x1b0>
 8006ff2:	6829      	ldr	r1, [r5, #0]
 8006ff4:	07c9      	lsls	r1, r1, #31
 8006ff6:	d50b      	bpl.n	8007010 <_printf_float+0x1c8>
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	189b      	adds	r3, r3, r2
 8006ffc:	612b      	str	r3, [r5, #16]
 8006ffe:	e007      	b.n	8007010 <_printf_float+0x1c8>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d103      	bne.n	800700c <_printf_float+0x1c4>
 8007004:	2201      	movs	r2, #1
 8007006:	6829      	ldr	r1, [r5, #0]
 8007008:	4211      	tst	r1, r2
 800700a:	d000      	beq.n	800700e <_printf_float+0x1c6>
 800700c:	1c9a      	adds	r2, r3, #2
 800700e:	612a      	str	r2, [r5, #16]
 8007010:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007012:	2400      	movs	r4, #0
 8007014:	65ab      	str	r3, [r5, #88]	@ 0x58
 8007016:	e7ce      	b.n	8006fb6 <_printf_float+0x16e>
 8007018:	2367      	movs	r3, #103	@ 0x67
 800701a:	930c      	str	r3, [sp, #48]	@ 0x30
 800701c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800701e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007020:	4299      	cmp	r1, r3
 8007022:	db06      	blt.n	8007032 <_printf_float+0x1ea>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	6129      	str	r1, [r5, #16]
 8007028:	07db      	lsls	r3, r3, #31
 800702a:	d5f1      	bpl.n	8007010 <_printf_float+0x1c8>
 800702c:	3101      	adds	r1, #1
 800702e:	6129      	str	r1, [r5, #16]
 8007030:	e7ee      	b.n	8007010 <_printf_float+0x1c8>
 8007032:	2201      	movs	r2, #1
 8007034:	2900      	cmp	r1, #0
 8007036:	dce0      	bgt.n	8006ffa <_printf_float+0x1b2>
 8007038:	1892      	adds	r2, r2, r2
 800703a:	1a52      	subs	r2, r2, r1
 800703c:	e7dd      	b.n	8006ffa <_printf_float+0x1b2>
 800703e:	682a      	ldr	r2, [r5, #0]
 8007040:	0553      	lsls	r3, r2, #21
 8007042:	d408      	bmi.n	8007056 <_printf_float+0x20e>
 8007044:	692b      	ldr	r3, [r5, #16]
 8007046:	003a      	movs	r2, r7
 8007048:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800704a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800704c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800704e:	47a0      	blx	r4
 8007050:	3001      	adds	r0, #1
 8007052:	d129      	bne.n	80070a8 <_printf_float+0x260>
 8007054:	e754      	b.n	8006f00 <_printf_float+0xb8>
 8007056:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007058:	2b65      	cmp	r3, #101	@ 0x65
 800705a:	d800      	bhi.n	800705e <_printf_float+0x216>
 800705c:	e0db      	b.n	8007216 <_printf_float+0x3ce>
 800705e:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007060:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007062:	2200      	movs	r2, #0
 8007064:	2300      	movs	r3, #0
 8007066:	f7f9 f9f1 	bl	800044c <__aeabi_dcmpeq>
 800706a:	2800      	cmp	r0, #0
 800706c:	d033      	beq.n	80070d6 <_printf_float+0x28e>
 800706e:	2301      	movs	r3, #1
 8007070:	4a37      	ldr	r2, [pc, #220]	@ (8007150 <_printf_float+0x308>)
 8007072:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007074:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007076:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007078:	47a0      	blx	r4
 800707a:	3001      	adds	r0, #1
 800707c:	d100      	bne.n	8007080 <_printf_float+0x238>
 800707e:	e73f      	b.n	8006f00 <_printf_float+0xb8>
 8007080:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007082:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007084:	42b3      	cmp	r3, r6
 8007086:	db02      	blt.n	800708e <_printf_float+0x246>
 8007088:	682b      	ldr	r3, [r5, #0]
 800708a:	07db      	lsls	r3, r3, #31
 800708c:	d50c      	bpl.n	80070a8 <_printf_float+0x260>
 800708e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007092:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007094:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007096:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007098:	47a0      	blx	r4
 800709a:	2400      	movs	r4, #0
 800709c:	3001      	adds	r0, #1
 800709e:	d100      	bne.n	80070a2 <_printf_float+0x25a>
 80070a0:	e72e      	b.n	8006f00 <_printf_float+0xb8>
 80070a2:	1e73      	subs	r3, r6, #1
 80070a4:	42a3      	cmp	r3, r4
 80070a6:	dc0a      	bgt.n	80070be <_printf_float+0x276>
 80070a8:	682b      	ldr	r3, [r5, #0]
 80070aa:	079b      	lsls	r3, r3, #30
 80070ac:	d500      	bpl.n	80070b0 <_printf_float+0x268>
 80070ae:	e106      	b.n	80072be <_printf_float+0x476>
 80070b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070b2:	68e8      	ldr	r0, [r5, #12]
 80070b4:	4298      	cmp	r0, r3
 80070b6:	db00      	blt.n	80070ba <_printf_float+0x272>
 80070b8:	e724      	b.n	8006f04 <_printf_float+0xbc>
 80070ba:	0018      	movs	r0, r3
 80070bc:	e722      	b.n	8006f04 <_printf_float+0xbc>
 80070be:	002a      	movs	r2, r5
 80070c0:	2301      	movs	r3, #1
 80070c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80070c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070c6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80070c8:	321a      	adds	r2, #26
 80070ca:	47b8      	blx	r7
 80070cc:	3001      	adds	r0, #1
 80070ce:	d100      	bne.n	80070d2 <_printf_float+0x28a>
 80070d0:	e716      	b.n	8006f00 <_printf_float+0xb8>
 80070d2:	3401      	adds	r4, #1
 80070d4:	e7e5      	b.n	80070a2 <_printf_float+0x25a>
 80070d6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dc3b      	bgt.n	8007154 <_printf_float+0x30c>
 80070dc:	2301      	movs	r3, #1
 80070de:	4a1c      	ldr	r2, [pc, #112]	@ (8007150 <_printf_float+0x308>)
 80070e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80070e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070e4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80070e6:	47a0      	blx	r4
 80070e8:	3001      	adds	r0, #1
 80070ea:	d100      	bne.n	80070ee <_printf_float+0x2a6>
 80070ec:	e708      	b.n	8006f00 <_printf_float+0xb8>
 80070ee:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80070f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80070f2:	4333      	orrs	r3, r6
 80070f4:	d102      	bne.n	80070fc <_printf_float+0x2b4>
 80070f6:	682b      	ldr	r3, [r5, #0]
 80070f8:	07db      	lsls	r3, r3, #31
 80070fa:	d5d5      	bpl.n	80070a8 <_printf_float+0x260>
 80070fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007100:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007104:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007106:	47a0      	blx	r4
 8007108:	2300      	movs	r3, #0
 800710a:	3001      	adds	r0, #1
 800710c:	d100      	bne.n	8007110 <_printf_float+0x2c8>
 800710e:	e6f7      	b.n	8006f00 <_printf_float+0xb8>
 8007110:	930c      	str	r3, [sp, #48]	@ 0x30
 8007112:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007114:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007116:	425b      	negs	r3, r3
 8007118:	4293      	cmp	r3, r2
 800711a:	dc01      	bgt.n	8007120 <_printf_float+0x2d8>
 800711c:	0033      	movs	r3, r6
 800711e:	e792      	b.n	8007046 <_printf_float+0x1fe>
 8007120:	002a      	movs	r2, r5
 8007122:	2301      	movs	r3, #1
 8007124:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007128:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800712a:	321a      	adds	r2, #26
 800712c:	47a0      	blx	r4
 800712e:	3001      	adds	r0, #1
 8007130:	d100      	bne.n	8007134 <_printf_float+0x2ec>
 8007132:	e6e5      	b.n	8006f00 <_printf_float+0xb8>
 8007134:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007136:	3301      	adds	r3, #1
 8007138:	e7ea      	b.n	8007110 <_printf_float+0x2c8>
 800713a:	46c0      	nop			@ (mov r8, r8)
 800713c:	7fefffff 	.word	0x7fefffff
 8007140:	0800b44c 	.word	0x0800b44c
 8007144:	0800b448 	.word	0x0800b448
 8007148:	0800b454 	.word	0x0800b454
 800714c:	0800b450 	.word	0x0800b450
 8007150:	0800b458 	.word	0x0800b458
 8007154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007156:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007158:	930c      	str	r3, [sp, #48]	@ 0x30
 800715a:	429e      	cmp	r6, r3
 800715c:	dd00      	ble.n	8007160 <_printf_float+0x318>
 800715e:	001e      	movs	r6, r3
 8007160:	2e00      	cmp	r6, #0
 8007162:	dc31      	bgt.n	80071c8 <_printf_float+0x380>
 8007164:	43f3      	mvns	r3, r6
 8007166:	2400      	movs	r4, #0
 8007168:	17db      	asrs	r3, r3, #31
 800716a:	4033      	ands	r3, r6
 800716c:	930e      	str	r3, [sp, #56]	@ 0x38
 800716e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007172:	1af3      	subs	r3, r6, r3
 8007174:	42a3      	cmp	r3, r4
 8007176:	dc30      	bgt.n	80071da <_printf_float+0x392>
 8007178:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800717a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800717c:	429a      	cmp	r2, r3
 800717e:	dc38      	bgt.n	80071f2 <_printf_float+0x3aa>
 8007180:	682b      	ldr	r3, [r5, #0]
 8007182:	07db      	lsls	r3, r3, #31
 8007184:	d435      	bmi.n	80071f2 <_printf_float+0x3aa>
 8007186:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007188:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800718a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800718c:	1b9b      	subs	r3, r3, r6
 800718e:	1b14      	subs	r4, r2, r4
 8007190:	429c      	cmp	r4, r3
 8007192:	dd00      	ble.n	8007196 <_printf_float+0x34e>
 8007194:	001c      	movs	r4, r3
 8007196:	2c00      	cmp	r4, #0
 8007198:	dc34      	bgt.n	8007204 <_printf_float+0x3bc>
 800719a:	43e3      	mvns	r3, r4
 800719c:	2600      	movs	r6, #0
 800719e:	17db      	asrs	r3, r3, #31
 80071a0:	401c      	ands	r4, r3
 80071a2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	1b1b      	subs	r3, r3, r4
 80071aa:	42b3      	cmp	r3, r6
 80071ac:	dc00      	bgt.n	80071b0 <_printf_float+0x368>
 80071ae:	e77b      	b.n	80070a8 <_printf_float+0x260>
 80071b0:	002a      	movs	r2, r5
 80071b2:	2301      	movs	r3, #1
 80071b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071b8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80071ba:	321a      	adds	r2, #26
 80071bc:	47b8      	blx	r7
 80071be:	3001      	adds	r0, #1
 80071c0:	d100      	bne.n	80071c4 <_printf_float+0x37c>
 80071c2:	e69d      	b.n	8006f00 <_printf_float+0xb8>
 80071c4:	3601      	adds	r6, #1
 80071c6:	e7ec      	b.n	80071a2 <_printf_float+0x35a>
 80071c8:	0033      	movs	r3, r6
 80071ca:	003a      	movs	r2, r7
 80071cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071d0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80071d2:	47a0      	blx	r4
 80071d4:	3001      	adds	r0, #1
 80071d6:	d1c5      	bne.n	8007164 <_printf_float+0x31c>
 80071d8:	e692      	b.n	8006f00 <_printf_float+0xb8>
 80071da:	002a      	movs	r2, r5
 80071dc:	2301      	movs	r3, #1
 80071de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071e2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80071e4:	321a      	adds	r2, #26
 80071e6:	47b0      	blx	r6
 80071e8:	3001      	adds	r0, #1
 80071ea:	d100      	bne.n	80071ee <_printf_float+0x3a6>
 80071ec:	e688      	b.n	8006f00 <_printf_float+0xb8>
 80071ee:	3401      	adds	r4, #1
 80071f0:	e7bd      	b.n	800716e <_printf_float+0x326>
 80071f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80071f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80071fc:	47a0      	blx	r4
 80071fe:	3001      	adds	r0, #1
 8007200:	d1c1      	bne.n	8007186 <_printf_float+0x33e>
 8007202:	e67d      	b.n	8006f00 <_printf_float+0xb8>
 8007204:	19ba      	adds	r2, r7, r6
 8007206:	0023      	movs	r3, r4
 8007208:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800720a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800720c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800720e:	47b0      	blx	r6
 8007210:	3001      	adds	r0, #1
 8007212:	d1c2      	bne.n	800719a <_printf_float+0x352>
 8007214:	e674      	b.n	8006f00 <_printf_float+0xb8>
 8007216:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007218:	930c      	str	r3, [sp, #48]	@ 0x30
 800721a:	2b01      	cmp	r3, #1
 800721c:	dc02      	bgt.n	8007224 <_printf_float+0x3dc>
 800721e:	2301      	movs	r3, #1
 8007220:	421a      	tst	r2, r3
 8007222:	d039      	beq.n	8007298 <_printf_float+0x450>
 8007224:	2301      	movs	r3, #1
 8007226:	003a      	movs	r2, r7
 8007228:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800722a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800722c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800722e:	47b0      	blx	r6
 8007230:	3001      	adds	r0, #1
 8007232:	d100      	bne.n	8007236 <_printf_float+0x3ee>
 8007234:	e664      	b.n	8006f00 <_printf_float+0xb8>
 8007236:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007238:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800723a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800723c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800723e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007240:	47b0      	blx	r6
 8007242:	3001      	adds	r0, #1
 8007244:	d100      	bne.n	8007248 <_printf_float+0x400>
 8007246:	e65b      	b.n	8006f00 <_printf_float+0xb8>
 8007248:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800724a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800724c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800724e:	2200      	movs	r2, #0
 8007250:	3b01      	subs	r3, #1
 8007252:	930c      	str	r3, [sp, #48]	@ 0x30
 8007254:	2300      	movs	r3, #0
 8007256:	f7f9 f8f9 	bl	800044c <__aeabi_dcmpeq>
 800725a:	2800      	cmp	r0, #0
 800725c:	d11a      	bne.n	8007294 <_printf_float+0x44c>
 800725e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007260:	1c7a      	adds	r2, r7, #1
 8007262:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007264:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007266:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007268:	47b0      	blx	r6
 800726a:	3001      	adds	r0, #1
 800726c:	d10e      	bne.n	800728c <_printf_float+0x444>
 800726e:	e647      	b.n	8006f00 <_printf_float+0xb8>
 8007270:	002a      	movs	r2, r5
 8007272:	2301      	movs	r3, #1
 8007274:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007278:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800727a:	321a      	adds	r2, #26
 800727c:	47b8      	blx	r7
 800727e:	3001      	adds	r0, #1
 8007280:	d100      	bne.n	8007284 <_printf_float+0x43c>
 8007282:	e63d      	b.n	8006f00 <_printf_float+0xb8>
 8007284:	3601      	adds	r6, #1
 8007286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007288:	429e      	cmp	r6, r3
 800728a:	dbf1      	blt.n	8007270 <_printf_float+0x428>
 800728c:	002a      	movs	r2, r5
 800728e:	0023      	movs	r3, r4
 8007290:	3250      	adds	r2, #80	@ 0x50
 8007292:	e6d9      	b.n	8007048 <_printf_float+0x200>
 8007294:	2600      	movs	r6, #0
 8007296:	e7f6      	b.n	8007286 <_printf_float+0x43e>
 8007298:	003a      	movs	r2, r7
 800729a:	e7e2      	b.n	8007262 <_printf_float+0x41a>
 800729c:	002a      	movs	r2, r5
 800729e:	2301      	movs	r3, #1
 80072a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072a4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80072a6:	3219      	adds	r2, #25
 80072a8:	47b0      	blx	r6
 80072aa:	3001      	adds	r0, #1
 80072ac:	d100      	bne.n	80072b0 <_printf_float+0x468>
 80072ae:	e627      	b.n	8006f00 <_printf_float+0xb8>
 80072b0:	3401      	adds	r4, #1
 80072b2:	68eb      	ldr	r3, [r5, #12]
 80072b4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80072b6:	1a9b      	subs	r3, r3, r2
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	dcef      	bgt.n	800729c <_printf_float+0x454>
 80072bc:	e6f8      	b.n	80070b0 <_printf_float+0x268>
 80072be:	2400      	movs	r4, #0
 80072c0:	e7f7      	b.n	80072b2 <_printf_float+0x46a>
 80072c2:	46c0      	nop			@ (mov r8, r8)

080072c4 <_printf_common>:
 80072c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072c6:	0016      	movs	r6, r2
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	688a      	ldr	r2, [r1, #8]
 80072cc:	690b      	ldr	r3, [r1, #16]
 80072ce:	000c      	movs	r4, r1
 80072d0:	9000      	str	r0, [sp, #0]
 80072d2:	4293      	cmp	r3, r2
 80072d4:	da00      	bge.n	80072d8 <_printf_common+0x14>
 80072d6:	0013      	movs	r3, r2
 80072d8:	0022      	movs	r2, r4
 80072da:	6033      	str	r3, [r6, #0]
 80072dc:	3243      	adds	r2, #67	@ 0x43
 80072de:	7812      	ldrb	r2, [r2, #0]
 80072e0:	2a00      	cmp	r2, #0
 80072e2:	d001      	beq.n	80072e8 <_printf_common+0x24>
 80072e4:	3301      	adds	r3, #1
 80072e6:	6033      	str	r3, [r6, #0]
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	069b      	lsls	r3, r3, #26
 80072ec:	d502      	bpl.n	80072f4 <_printf_common+0x30>
 80072ee:	6833      	ldr	r3, [r6, #0]
 80072f0:	3302      	adds	r3, #2
 80072f2:	6033      	str	r3, [r6, #0]
 80072f4:	6822      	ldr	r2, [r4, #0]
 80072f6:	2306      	movs	r3, #6
 80072f8:	0015      	movs	r5, r2
 80072fa:	401d      	ands	r5, r3
 80072fc:	421a      	tst	r2, r3
 80072fe:	d027      	beq.n	8007350 <_printf_common+0x8c>
 8007300:	0023      	movs	r3, r4
 8007302:	3343      	adds	r3, #67	@ 0x43
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	1e5a      	subs	r2, r3, #1
 8007308:	4193      	sbcs	r3, r2
 800730a:	6822      	ldr	r2, [r4, #0]
 800730c:	0692      	lsls	r2, r2, #26
 800730e:	d430      	bmi.n	8007372 <_printf_common+0xae>
 8007310:	0022      	movs	r2, r4
 8007312:	9901      	ldr	r1, [sp, #4]
 8007314:	9800      	ldr	r0, [sp, #0]
 8007316:	9d08      	ldr	r5, [sp, #32]
 8007318:	3243      	adds	r2, #67	@ 0x43
 800731a:	47a8      	blx	r5
 800731c:	3001      	adds	r0, #1
 800731e:	d025      	beq.n	800736c <_printf_common+0xa8>
 8007320:	2206      	movs	r2, #6
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	2500      	movs	r5, #0
 8007326:	4013      	ands	r3, r2
 8007328:	2b04      	cmp	r3, #4
 800732a:	d105      	bne.n	8007338 <_printf_common+0x74>
 800732c:	6833      	ldr	r3, [r6, #0]
 800732e:	68e5      	ldr	r5, [r4, #12]
 8007330:	1aed      	subs	r5, r5, r3
 8007332:	43eb      	mvns	r3, r5
 8007334:	17db      	asrs	r3, r3, #31
 8007336:	401d      	ands	r5, r3
 8007338:	68a3      	ldr	r3, [r4, #8]
 800733a:	6922      	ldr	r2, [r4, #16]
 800733c:	4293      	cmp	r3, r2
 800733e:	dd01      	ble.n	8007344 <_printf_common+0x80>
 8007340:	1a9b      	subs	r3, r3, r2
 8007342:	18ed      	adds	r5, r5, r3
 8007344:	2600      	movs	r6, #0
 8007346:	42b5      	cmp	r5, r6
 8007348:	d120      	bne.n	800738c <_printf_common+0xc8>
 800734a:	2000      	movs	r0, #0
 800734c:	e010      	b.n	8007370 <_printf_common+0xac>
 800734e:	3501      	adds	r5, #1
 8007350:	68e3      	ldr	r3, [r4, #12]
 8007352:	6832      	ldr	r2, [r6, #0]
 8007354:	1a9b      	subs	r3, r3, r2
 8007356:	42ab      	cmp	r3, r5
 8007358:	ddd2      	ble.n	8007300 <_printf_common+0x3c>
 800735a:	0022      	movs	r2, r4
 800735c:	2301      	movs	r3, #1
 800735e:	9901      	ldr	r1, [sp, #4]
 8007360:	9800      	ldr	r0, [sp, #0]
 8007362:	9f08      	ldr	r7, [sp, #32]
 8007364:	3219      	adds	r2, #25
 8007366:	47b8      	blx	r7
 8007368:	3001      	adds	r0, #1
 800736a:	d1f0      	bne.n	800734e <_printf_common+0x8a>
 800736c:	2001      	movs	r0, #1
 800736e:	4240      	negs	r0, r0
 8007370:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007372:	2030      	movs	r0, #48	@ 0x30
 8007374:	18e1      	adds	r1, r4, r3
 8007376:	3143      	adds	r1, #67	@ 0x43
 8007378:	7008      	strb	r0, [r1, #0]
 800737a:	0021      	movs	r1, r4
 800737c:	1c5a      	adds	r2, r3, #1
 800737e:	3145      	adds	r1, #69	@ 0x45
 8007380:	7809      	ldrb	r1, [r1, #0]
 8007382:	18a2      	adds	r2, r4, r2
 8007384:	3243      	adds	r2, #67	@ 0x43
 8007386:	3302      	adds	r3, #2
 8007388:	7011      	strb	r1, [r2, #0]
 800738a:	e7c1      	b.n	8007310 <_printf_common+0x4c>
 800738c:	0022      	movs	r2, r4
 800738e:	2301      	movs	r3, #1
 8007390:	9901      	ldr	r1, [sp, #4]
 8007392:	9800      	ldr	r0, [sp, #0]
 8007394:	9f08      	ldr	r7, [sp, #32]
 8007396:	321a      	adds	r2, #26
 8007398:	47b8      	blx	r7
 800739a:	3001      	adds	r0, #1
 800739c:	d0e6      	beq.n	800736c <_printf_common+0xa8>
 800739e:	3601      	adds	r6, #1
 80073a0:	e7d1      	b.n	8007346 <_printf_common+0x82>
	...

080073a4 <_printf_i>:
 80073a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073a6:	b08b      	sub	sp, #44	@ 0x2c
 80073a8:	9206      	str	r2, [sp, #24]
 80073aa:	000a      	movs	r2, r1
 80073ac:	3243      	adds	r2, #67	@ 0x43
 80073ae:	9307      	str	r3, [sp, #28]
 80073b0:	9005      	str	r0, [sp, #20]
 80073b2:	9203      	str	r2, [sp, #12]
 80073b4:	7e0a      	ldrb	r2, [r1, #24]
 80073b6:	000c      	movs	r4, r1
 80073b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073ba:	2a78      	cmp	r2, #120	@ 0x78
 80073bc:	d809      	bhi.n	80073d2 <_printf_i+0x2e>
 80073be:	2a62      	cmp	r2, #98	@ 0x62
 80073c0:	d80b      	bhi.n	80073da <_printf_i+0x36>
 80073c2:	2a00      	cmp	r2, #0
 80073c4:	d100      	bne.n	80073c8 <_printf_i+0x24>
 80073c6:	e0ba      	b.n	800753e <_printf_i+0x19a>
 80073c8:	497a      	ldr	r1, [pc, #488]	@ (80075b4 <_printf_i+0x210>)
 80073ca:	9104      	str	r1, [sp, #16]
 80073cc:	2a58      	cmp	r2, #88	@ 0x58
 80073ce:	d100      	bne.n	80073d2 <_printf_i+0x2e>
 80073d0:	e08e      	b.n	80074f0 <_printf_i+0x14c>
 80073d2:	0025      	movs	r5, r4
 80073d4:	3542      	adds	r5, #66	@ 0x42
 80073d6:	702a      	strb	r2, [r5, #0]
 80073d8:	e022      	b.n	8007420 <_printf_i+0x7c>
 80073da:	0010      	movs	r0, r2
 80073dc:	3863      	subs	r0, #99	@ 0x63
 80073de:	2815      	cmp	r0, #21
 80073e0:	d8f7      	bhi.n	80073d2 <_printf_i+0x2e>
 80073e2:	f7f8 fea3 	bl	800012c <__gnu_thumb1_case_shi>
 80073e6:	0016      	.short	0x0016
 80073e8:	fff6001f 	.word	0xfff6001f
 80073ec:	fff6fff6 	.word	0xfff6fff6
 80073f0:	001ffff6 	.word	0x001ffff6
 80073f4:	fff6fff6 	.word	0xfff6fff6
 80073f8:	fff6fff6 	.word	0xfff6fff6
 80073fc:	0036009f 	.word	0x0036009f
 8007400:	fff6007e 	.word	0xfff6007e
 8007404:	00b0fff6 	.word	0x00b0fff6
 8007408:	0036fff6 	.word	0x0036fff6
 800740c:	fff6fff6 	.word	0xfff6fff6
 8007410:	0082      	.short	0x0082
 8007412:	0025      	movs	r5, r4
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	3542      	adds	r5, #66	@ 0x42
 8007418:	1d11      	adds	r1, r2, #4
 800741a:	6019      	str	r1, [r3, #0]
 800741c:	6813      	ldr	r3, [r2, #0]
 800741e:	702b      	strb	r3, [r5, #0]
 8007420:	2301      	movs	r3, #1
 8007422:	e09e      	b.n	8007562 <_printf_i+0x1be>
 8007424:	6818      	ldr	r0, [r3, #0]
 8007426:	6809      	ldr	r1, [r1, #0]
 8007428:	1d02      	adds	r2, r0, #4
 800742a:	060d      	lsls	r5, r1, #24
 800742c:	d50b      	bpl.n	8007446 <_printf_i+0xa2>
 800742e:	6806      	ldr	r6, [r0, #0]
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	2e00      	cmp	r6, #0
 8007434:	da03      	bge.n	800743e <_printf_i+0x9a>
 8007436:	232d      	movs	r3, #45	@ 0x2d
 8007438:	9a03      	ldr	r2, [sp, #12]
 800743a:	4276      	negs	r6, r6
 800743c:	7013      	strb	r3, [r2, #0]
 800743e:	4b5d      	ldr	r3, [pc, #372]	@ (80075b4 <_printf_i+0x210>)
 8007440:	270a      	movs	r7, #10
 8007442:	9304      	str	r3, [sp, #16]
 8007444:	e018      	b.n	8007478 <_printf_i+0xd4>
 8007446:	6806      	ldr	r6, [r0, #0]
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	0649      	lsls	r1, r1, #25
 800744c:	d5f1      	bpl.n	8007432 <_printf_i+0x8e>
 800744e:	b236      	sxth	r6, r6
 8007450:	e7ef      	b.n	8007432 <_printf_i+0x8e>
 8007452:	6808      	ldr	r0, [r1, #0]
 8007454:	6819      	ldr	r1, [r3, #0]
 8007456:	c940      	ldmia	r1!, {r6}
 8007458:	0605      	lsls	r5, r0, #24
 800745a:	d402      	bmi.n	8007462 <_printf_i+0xbe>
 800745c:	0640      	lsls	r0, r0, #25
 800745e:	d500      	bpl.n	8007462 <_printf_i+0xbe>
 8007460:	b2b6      	uxth	r6, r6
 8007462:	6019      	str	r1, [r3, #0]
 8007464:	4b53      	ldr	r3, [pc, #332]	@ (80075b4 <_printf_i+0x210>)
 8007466:	270a      	movs	r7, #10
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	2a6f      	cmp	r2, #111	@ 0x6f
 800746c:	d100      	bne.n	8007470 <_printf_i+0xcc>
 800746e:	3f02      	subs	r7, #2
 8007470:	0023      	movs	r3, r4
 8007472:	2200      	movs	r2, #0
 8007474:	3343      	adds	r3, #67	@ 0x43
 8007476:	701a      	strb	r2, [r3, #0]
 8007478:	6863      	ldr	r3, [r4, #4]
 800747a:	60a3      	str	r3, [r4, #8]
 800747c:	2b00      	cmp	r3, #0
 800747e:	db06      	blt.n	800748e <_printf_i+0xea>
 8007480:	2104      	movs	r1, #4
 8007482:	6822      	ldr	r2, [r4, #0]
 8007484:	9d03      	ldr	r5, [sp, #12]
 8007486:	438a      	bics	r2, r1
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	4333      	orrs	r3, r6
 800748c:	d00c      	beq.n	80074a8 <_printf_i+0x104>
 800748e:	9d03      	ldr	r5, [sp, #12]
 8007490:	0030      	movs	r0, r6
 8007492:	0039      	movs	r1, r7
 8007494:	f7f8 feda 	bl	800024c <__aeabi_uidivmod>
 8007498:	9b04      	ldr	r3, [sp, #16]
 800749a:	3d01      	subs	r5, #1
 800749c:	5c5b      	ldrb	r3, [r3, r1]
 800749e:	702b      	strb	r3, [r5, #0]
 80074a0:	0033      	movs	r3, r6
 80074a2:	0006      	movs	r6, r0
 80074a4:	429f      	cmp	r7, r3
 80074a6:	d9f3      	bls.n	8007490 <_printf_i+0xec>
 80074a8:	2f08      	cmp	r7, #8
 80074aa:	d109      	bne.n	80074c0 <_printf_i+0x11c>
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	07db      	lsls	r3, r3, #31
 80074b0:	d506      	bpl.n	80074c0 <_printf_i+0x11c>
 80074b2:	6862      	ldr	r2, [r4, #4]
 80074b4:	6923      	ldr	r3, [r4, #16]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	dc02      	bgt.n	80074c0 <_printf_i+0x11c>
 80074ba:	2330      	movs	r3, #48	@ 0x30
 80074bc:	3d01      	subs	r5, #1
 80074be:	702b      	strb	r3, [r5, #0]
 80074c0:	9b03      	ldr	r3, [sp, #12]
 80074c2:	1b5b      	subs	r3, r3, r5
 80074c4:	6123      	str	r3, [r4, #16]
 80074c6:	9b07      	ldr	r3, [sp, #28]
 80074c8:	0021      	movs	r1, r4
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	9805      	ldr	r0, [sp, #20]
 80074ce:	9b06      	ldr	r3, [sp, #24]
 80074d0:	aa09      	add	r2, sp, #36	@ 0x24
 80074d2:	f7ff fef7 	bl	80072c4 <_printf_common>
 80074d6:	3001      	adds	r0, #1
 80074d8:	d148      	bne.n	800756c <_printf_i+0x1c8>
 80074da:	2001      	movs	r0, #1
 80074dc:	4240      	negs	r0, r0
 80074de:	b00b      	add	sp, #44	@ 0x2c
 80074e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074e2:	2220      	movs	r2, #32
 80074e4:	6809      	ldr	r1, [r1, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	6022      	str	r2, [r4, #0]
 80074ea:	2278      	movs	r2, #120	@ 0x78
 80074ec:	4932      	ldr	r1, [pc, #200]	@ (80075b8 <_printf_i+0x214>)
 80074ee:	9104      	str	r1, [sp, #16]
 80074f0:	0021      	movs	r1, r4
 80074f2:	3145      	adds	r1, #69	@ 0x45
 80074f4:	700a      	strb	r2, [r1, #0]
 80074f6:	6819      	ldr	r1, [r3, #0]
 80074f8:	6822      	ldr	r2, [r4, #0]
 80074fa:	c940      	ldmia	r1!, {r6}
 80074fc:	0610      	lsls	r0, r2, #24
 80074fe:	d402      	bmi.n	8007506 <_printf_i+0x162>
 8007500:	0650      	lsls	r0, r2, #25
 8007502:	d500      	bpl.n	8007506 <_printf_i+0x162>
 8007504:	b2b6      	uxth	r6, r6
 8007506:	6019      	str	r1, [r3, #0]
 8007508:	07d3      	lsls	r3, r2, #31
 800750a:	d502      	bpl.n	8007512 <_printf_i+0x16e>
 800750c:	2320      	movs	r3, #32
 800750e:	4313      	orrs	r3, r2
 8007510:	6023      	str	r3, [r4, #0]
 8007512:	2e00      	cmp	r6, #0
 8007514:	d001      	beq.n	800751a <_printf_i+0x176>
 8007516:	2710      	movs	r7, #16
 8007518:	e7aa      	b.n	8007470 <_printf_i+0xcc>
 800751a:	2220      	movs	r2, #32
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	4393      	bics	r3, r2
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	e7f8      	b.n	8007516 <_printf_i+0x172>
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	680d      	ldr	r5, [r1, #0]
 8007528:	1d10      	adds	r0, r2, #4
 800752a:	6949      	ldr	r1, [r1, #20]
 800752c:	6018      	str	r0, [r3, #0]
 800752e:	6813      	ldr	r3, [r2, #0]
 8007530:	062e      	lsls	r6, r5, #24
 8007532:	d501      	bpl.n	8007538 <_printf_i+0x194>
 8007534:	6019      	str	r1, [r3, #0]
 8007536:	e002      	b.n	800753e <_printf_i+0x19a>
 8007538:	066d      	lsls	r5, r5, #25
 800753a:	d5fb      	bpl.n	8007534 <_printf_i+0x190>
 800753c:	8019      	strh	r1, [r3, #0]
 800753e:	2300      	movs	r3, #0
 8007540:	9d03      	ldr	r5, [sp, #12]
 8007542:	6123      	str	r3, [r4, #16]
 8007544:	e7bf      	b.n	80074c6 <_printf_i+0x122>
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	1d11      	adds	r1, r2, #4
 800754a:	6019      	str	r1, [r3, #0]
 800754c:	6815      	ldr	r5, [r2, #0]
 800754e:	2100      	movs	r1, #0
 8007550:	0028      	movs	r0, r5
 8007552:	6862      	ldr	r2, [r4, #4]
 8007554:	f000 f9fd 	bl	8007952 <memchr>
 8007558:	2800      	cmp	r0, #0
 800755a:	d001      	beq.n	8007560 <_printf_i+0x1bc>
 800755c:	1b40      	subs	r0, r0, r5
 800755e:	6060      	str	r0, [r4, #4]
 8007560:	6863      	ldr	r3, [r4, #4]
 8007562:	6123      	str	r3, [r4, #16]
 8007564:	2300      	movs	r3, #0
 8007566:	9a03      	ldr	r2, [sp, #12]
 8007568:	7013      	strb	r3, [r2, #0]
 800756a:	e7ac      	b.n	80074c6 <_printf_i+0x122>
 800756c:	002a      	movs	r2, r5
 800756e:	6923      	ldr	r3, [r4, #16]
 8007570:	9906      	ldr	r1, [sp, #24]
 8007572:	9805      	ldr	r0, [sp, #20]
 8007574:	9d07      	ldr	r5, [sp, #28]
 8007576:	47a8      	blx	r5
 8007578:	3001      	adds	r0, #1
 800757a:	d0ae      	beq.n	80074da <_printf_i+0x136>
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	079b      	lsls	r3, r3, #30
 8007580:	d415      	bmi.n	80075ae <_printf_i+0x20a>
 8007582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007584:	68e0      	ldr	r0, [r4, #12]
 8007586:	4298      	cmp	r0, r3
 8007588:	daa9      	bge.n	80074de <_printf_i+0x13a>
 800758a:	0018      	movs	r0, r3
 800758c:	e7a7      	b.n	80074de <_printf_i+0x13a>
 800758e:	0022      	movs	r2, r4
 8007590:	2301      	movs	r3, #1
 8007592:	9906      	ldr	r1, [sp, #24]
 8007594:	9805      	ldr	r0, [sp, #20]
 8007596:	9e07      	ldr	r6, [sp, #28]
 8007598:	3219      	adds	r2, #25
 800759a:	47b0      	blx	r6
 800759c:	3001      	adds	r0, #1
 800759e:	d09c      	beq.n	80074da <_printf_i+0x136>
 80075a0:	3501      	adds	r5, #1
 80075a2:	68e3      	ldr	r3, [r4, #12]
 80075a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075a6:	1a9b      	subs	r3, r3, r2
 80075a8:	42ab      	cmp	r3, r5
 80075aa:	dcf0      	bgt.n	800758e <_printf_i+0x1ea>
 80075ac:	e7e9      	b.n	8007582 <_printf_i+0x1de>
 80075ae:	2500      	movs	r5, #0
 80075b0:	e7f7      	b.n	80075a2 <_printf_i+0x1fe>
 80075b2:	46c0      	nop			@ (mov r8, r8)
 80075b4:	0800b45a 	.word	0x0800b45a
 80075b8:	0800b46b 	.word	0x0800b46b

080075bc <std>:
 80075bc:	2300      	movs	r3, #0
 80075be:	b510      	push	{r4, lr}
 80075c0:	0004      	movs	r4, r0
 80075c2:	6003      	str	r3, [r0, #0]
 80075c4:	6043      	str	r3, [r0, #4]
 80075c6:	6083      	str	r3, [r0, #8]
 80075c8:	8181      	strh	r1, [r0, #12]
 80075ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80075cc:	81c2      	strh	r2, [r0, #14]
 80075ce:	6103      	str	r3, [r0, #16]
 80075d0:	6143      	str	r3, [r0, #20]
 80075d2:	6183      	str	r3, [r0, #24]
 80075d4:	0019      	movs	r1, r3
 80075d6:	2208      	movs	r2, #8
 80075d8:	305c      	adds	r0, #92	@ 0x5c
 80075da:	f000 f921 	bl	8007820 <memset>
 80075de:	4b0b      	ldr	r3, [pc, #44]	@ (800760c <std+0x50>)
 80075e0:	6224      	str	r4, [r4, #32]
 80075e2:	6263      	str	r3, [r4, #36]	@ 0x24
 80075e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007610 <std+0x54>)
 80075e6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007614 <std+0x58>)
 80075ea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007618 <std+0x5c>)
 80075ee:	6323      	str	r3, [r4, #48]	@ 0x30
 80075f0:	4b0a      	ldr	r3, [pc, #40]	@ (800761c <std+0x60>)
 80075f2:	429c      	cmp	r4, r3
 80075f4:	d005      	beq.n	8007602 <std+0x46>
 80075f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007620 <std+0x64>)
 80075f8:	429c      	cmp	r4, r3
 80075fa:	d002      	beq.n	8007602 <std+0x46>
 80075fc:	4b09      	ldr	r3, [pc, #36]	@ (8007624 <std+0x68>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d103      	bne.n	800760a <std+0x4e>
 8007602:	0020      	movs	r0, r4
 8007604:	3058      	adds	r0, #88	@ 0x58
 8007606:	f000 f9a1 	bl	800794c <__retarget_lock_init_recursive>
 800760a:	bd10      	pop	{r4, pc}
 800760c:	08007789 	.word	0x08007789
 8007610:	080077b1 	.word	0x080077b1
 8007614:	080077e9 	.word	0x080077e9
 8007618:	08007815 	.word	0x08007815
 800761c:	20000540 	.word	0x20000540
 8007620:	200005a8 	.word	0x200005a8
 8007624:	20000610 	.word	0x20000610

08007628 <stdio_exit_handler>:
 8007628:	b510      	push	{r4, lr}
 800762a:	4a03      	ldr	r2, [pc, #12]	@ (8007638 <stdio_exit_handler+0x10>)
 800762c:	4903      	ldr	r1, [pc, #12]	@ (800763c <stdio_exit_handler+0x14>)
 800762e:	4804      	ldr	r0, [pc, #16]	@ (8007640 <stdio_exit_handler+0x18>)
 8007630:	f000 f86c 	bl	800770c <_fwalk_sglue>
 8007634:	bd10      	pop	{r4, pc}
 8007636:	46c0      	nop			@ (mov r8, r8)
 8007638:	20000018 	.word	0x20000018
 800763c:	080091f9 	.word	0x080091f9
 8007640:	20000028 	.word	0x20000028

08007644 <cleanup_stdio>:
 8007644:	6841      	ldr	r1, [r0, #4]
 8007646:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <cleanup_stdio+0x30>)
 8007648:	b510      	push	{r4, lr}
 800764a:	0004      	movs	r4, r0
 800764c:	4299      	cmp	r1, r3
 800764e:	d001      	beq.n	8007654 <cleanup_stdio+0x10>
 8007650:	f001 fdd2 	bl	80091f8 <_fflush_r>
 8007654:	68a1      	ldr	r1, [r4, #8]
 8007656:	4b08      	ldr	r3, [pc, #32]	@ (8007678 <cleanup_stdio+0x34>)
 8007658:	4299      	cmp	r1, r3
 800765a:	d002      	beq.n	8007662 <cleanup_stdio+0x1e>
 800765c:	0020      	movs	r0, r4
 800765e:	f001 fdcb 	bl	80091f8 <_fflush_r>
 8007662:	68e1      	ldr	r1, [r4, #12]
 8007664:	4b05      	ldr	r3, [pc, #20]	@ (800767c <cleanup_stdio+0x38>)
 8007666:	4299      	cmp	r1, r3
 8007668:	d002      	beq.n	8007670 <cleanup_stdio+0x2c>
 800766a:	0020      	movs	r0, r4
 800766c:	f001 fdc4 	bl	80091f8 <_fflush_r>
 8007670:	bd10      	pop	{r4, pc}
 8007672:	46c0      	nop			@ (mov r8, r8)
 8007674:	20000540 	.word	0x20000540
 8007678:	200005a8 	.word	0x200005a8
 800767c:	20000610 	.word	0x20000610

08007680 <global_stdio_init.part.0>:
 8007680:	b510      	push	{r4, lr}
 8007682:	4b09      	ldr	r3, [pc, #36]	@ (80076a8 <global_stdio_init.part.0+0x28>)
 8007684:	4a09      	ldr	r2, [pc, #36]	@ (80076ac <global_stdio_init.part.0+0x2c>)
 8007686:	2104      	movs	r1, #4
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	4809      	ldr	r0, [pc, #36]	@ (80076b0 <global_stdio_init.part.0+0x30>)
 800768c:	2200      	movs	r2, #0
 800768e:	f7ff ff95 	bl	80075bc <std>
 8007692:	2201      	movs	r2, #1
 8007694:	2109      	movs	r1, #9
 8007696:	4807      	ldr	r0, [pc, #28]	@ (80076b4 <global_stdio_init.part.0+0x34>)
 8007698:	f7ff ff90 	bl	80075bc <std>
 800769c:	2202      	movs	r2, #2
 800769e:	2112      	movs	r1, #18
 80076a0:	4805      	ldr	r0, [pc, #20]	@ (80076b8 <global_stdio_init.part.0+0x38>)
 80076a2:	f7ff ff8b 	bl	80075bc <std>
 80076a6:	bd10      	pop	{r4, pc}
 80076a8:	20000678 	.word	0x20000678
 80076ac:	08007629 	.word	0x08007629
 80076b0:	20000540 	.word	0x20000540
 80076b4:	200005a8 	.word	0x200005a8
 80076b8:	20000610 	.word	0x20000610

080076bc <__sfp_lock_acquire>:
 80076bc:	b510      	push	{r4, lr}
 80076be:	4802      	ldr	r0, [pc, #8]	@ (80076c8 <__sfp_lock_acquire+0xc>)
 80076c0:	f000 f945 	bl	800794e <__retarget_lock_acquire_recursive>
 80076c4:	bd10      	pop	{r4, pc}
 80076c6:	46c0      	nop			@ (mov r8, r8)
 80076c8:	20000681 	.word	0x20000681

080076cc <__sfp_lock_release>:
 80076cc:	b510      	push	{r4, lr}
 80076ce:	4802      	ldr	r0, [pc, #8]	@ (80076d8 <__sfp_lock_release+0xc>)
 80076d0:	f000 f93e 	bl	8007950 <__retarget_lock_release_recursive>
 80076d4:	bd10      	pop	{r4, pc}
 80076d6:	46c0      	nop			@ (mov r8, r8)
 80076d8:	20000681 	.word	0x20000681

080076dc <__sinit>:
 80076dc:	b510      	push	{r4, lr}
 80076de:	0004      	movs	r4, r0
 80076e0:	f7ff ffec 	bl	80076bc <__sfp_lock_acquire>
 80076e4:	6a23      	ldr	r3, [r4, #32]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d002      	beq.n	80076f0 <__sinit+0x14>
 80076ea:	f7ff ffef 	bl	80076cc <__sfp_lock_release>
 80076ee:	bd10      	pop	{r4, pc}
 80076f0:	4b04      	ldr	r3, [pc, #16]	@ (8007704 <__sinit+0x28>)
 80076f2:	6223      	str	r3, [r4, #32]
 80076f4:	4b04      	ldr	r3, [pc, #16]	@ (8007708 <__sinit+0x2c>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1f6      	bne.n	80076ea <__sinit+0xe>
 80076fc:	f7ff ffc0 	bl	8007680 <global_stdio_init.part.0>
 8007700:	e7f3      	b.n	80076ea <__sinit+0xe>
 8007702:	46c0      	nop			@ (mov r8, r8)
 8007704:	08007645 	.word	0x08007645
 8007708:	20000678 	.word	0x20000678

0800770c <_fwalk_sglue>:
 800770c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800770e:	0014      	movs	r4, r2
 8007710:	2600      	movs	r6, #0
 8007712:	9000      	str	r0, [sp, #0]
 8007714:	9101      	str	r1, [sp, #4]
 8007716:	68a5      	ldr	r5, [r4, #8]
 8007718:	6867      	ldr	r7, [r4, #4]
 800771a:	3f01      	subs	r7, #1
 800771c:	d504      	bpl.n	8007728 <_fwalk_sglue+0x1c>
 800771e:	6824      	ldr	r4, [r4, #0]
 8007720:	2c00      	cmp	r4, #0
 8007722:	d1f8      	bne.n	8007716 <_fwalk_sglue+0xa>
 8007724:	0030      	movs	r0, r6
 8007726:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007728:	89ab      	ldrh	r3, [r5, #12]
 800772a:	2b01      	cmp	r3, #1
 800772c:	d908      	bls.n	8007740 <_fwalk_sglue+0x34>
 800772e:	220e      	movs	r2, #14
 8007730:	5eab      	ldrsh	r3, [r5, r2]
 8007732:	3301      	adds	r3, #1
 8007734:	d004      	beq.n	8007740 <_fwalk_sglue+0x34>
 8007736:	0029      	movs	r1, r5
 8007738:	9800      	ldr	r0, [sp, #0]
 800773a:	9b01      	ldr	r3, [sp, #4]
 800773c:	4798      	blx	r3
 800773e:	4306      	orrs	r6, r0
 8007740:	3568      	adds	r5, #104	@ 0x68
 8007742:	e7ea      	b.n	800771a <_fwalk_sglue+0xe>

08007744 <siprintf>:
 8007744:	b40e      	push	{r1, r2, r3}
 8007746:	b510      	push	{r4, lr}
 8007748:	2400      	movs	r4, #0
 800774a:	490c      	ldr	r1, [pc, #48]	@ (800777c <siprintf+0x38>)
 800774c:	b09d      	sub	sp, #116	@ 0x74
 800774e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007750:	9002      	str	r0, [sp, #8]
 8007752:	9006      	str	r0, [sp, #24]
 8007754:	9107      	str	r1, [sp, #28]
 8007756:	9104      	str	r1, [sp, #16]
 8007758:	4809      	ldr	r0, [pc, #36]	@ (8007780 <siprintf+0x3c>)
 800775a:	490a      	ldr	r1, [pc, #40]	@ (8007784 <siprintf+0x40>)
 800775c:	cb04      	ldmia	r3!, {r2}
 800775e:	9105      	str	r1, [sp, #20]
 8007760:	6800      	ldr	r0, [r0, #0]
 8007762:	a902      	add	r1, sp, #8
 8007764:	9301      	str	r3, [sp, #4]
 8007766:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007768:	f001 fbc2 	bl	8008ef0 <_svfiprintf_r>
 800776c:	9b02      	ldr	r3, [sp, #8]
 800776e:	701c      	strb	r4, [r3, #0]
 8007770:	b01d      	add	sp, #116	@ 0x74
 8007772:	bc10      	pop	{r4}
 8007774:	bc08      	pop	{r3}
 8007776:	b003      	add	sp, #12
 8007778:	4718      	bx	r3
 800777a:	46c0      	nop			@ (mov r8, r8)
 800777c:	7fffffff 	.word	0x7fffffff
 8007780:	20000024 	.word	0x20000024
 8007784:	ffff0208 	.word	0xffff0208

08007788 <__sread>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	000c      	movs	r4, r1
 800778c:	250e      	movs	r5, #14
 800778e:	5f49      	ldrsh	r1, [r1, r5]
 8007790:	f000 f878 	bl	8007884 <_read_r>
 8007794:	2800      	cmp	r0, #0
 8007796:	db03      	blt.n	80077a0 <__sread+0x18>
 8007798:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800779a:	181b      	adds	r3, r3, r0
 800779c:	6563      	str	r3, [r4, #84]	@ 0x54
 800779e:	bd70      	pop	{r4, r5, r6, pc}
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	4a02      	ldr	r2, [pc, #8]	@ (80077ac <__sread+0x24>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	81a3      	strh	r3, [r4, #12]
 80077a8:	e7f9      	b.n	800779e <__sread+0x16>
 80077aa:	46c0      	nop			@ (mov r8, r8)
 80077ac:	ffffefff 	.word	0xffffefff

080077b0 <__swrite>:
 80077b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b2:	001f      	movs	r7, r3
 80077b4:	898b      	ldrh	r3, [r1, #12]
 80077b6:	0005      	movs	r5, r0
 80077b8:	000c      	movs	r4, r1
 80077ba:	0016      	movs	r6, r2
 80077bc:	05db      	lsls	r3, r3, #23
 80077be:	d505      	bpl.n	80077cc <__swrite+0x1c>
 80077c0:	230e      	movs	r3, #14
 80077c2:	5ec9      	ldrsh	r1, [r1, r3]
 80077c4:	2200      	movs	r2, #0
 80077c6:	2302      	movs	r3, #2
 80077c8:	f000 f848 	bl	800785c <_lseek_r>
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	4a05      	ldr	r2, [pc, #20]	@ (80077e4 <__swrite+0x34>)
 80077d0:	0028      	movs	r0, r5
 80077d2:	4013      	ands	r3, r2
 80077d4:	81a3      	strh	r3, [r4, #12]
 80077d6:	0032      	movs	r2, r6
 80077d8:	230e      	movs	r3, #14
 80077da:	5ee1      	ldrsh	r1, [r4, r3]
 80077dc:	003b      	movs	r3, r7
 80077de:	f000 f877 	bl	80078d0 <_write_r>
 80077e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077e4:	ffffefff 	.word	0xffffefff

080077e8 <__sseek>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	000c      	movs	r4, r1
 80077ec:	250e      	movs	r5, #14
 80077ee:	5f49      	ldrsh	r1, [r1, r5]
 80077f0:	f000 f834 	bl	800785c <_lseek_r>
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	1c42      	adds	r2, r0, #1
 80077f8:	d103      	bne.n	8007802 <__sseek+0x1a>
 80077fa:	4a05      	ldr	r2, [pc, #20]	@ (8007810 <__sseek+0x28>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	81a3      	strh	r3, [r4, #12]
 8007800:	bd70      	pop	{r4, r5, r6, pc}
 8007802:	2280      	movs	r2, #128	@ 0x80
 8007804:	0152      	lsls	r2, r2, #5
 8007806:	4313      	orrs	r3, r2
 8007808:	81a3      	strh	r3, [r4, #12]
 800780a:	6560      	str	r0, [r4, #84]	@ 0x54
 800780c:	e7f8      	b.n	8007800 <__sseek+0x18>
 800780e:	46c0      	nop			@ (mov r8, r8)
 8007810:	ffffefff 	.word	0xffffefff

08007814 <__sclose>:
 8007814:	b510      	push	{r4, lr}
 8007816:	230e      	movs	r3, #14
 8007818:	5ec9      	ldrsh	r1, [r1, r3]
 800781a:	f000 f80d 	bl	8007838 <_close_r>
 800781e:	bd10      	pop	{r4, pc}

08007820 <memset>:
 8007820:	0003      	movs	r3, r0
 8007822:	1882      	adds	r2, r0, r2
 8007824:	4293      	cmp	r3, r2
 8007826:	d100      	bne.n	800782a <memset+0xa>
 8007828:	4770      	bx	lr
 800782a:	7019      	strb	r1, [r3, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	e7f9      	b.n	8007824 <memset+0x4>

08007830 <_localeconv_r>:
 8007830:	4800      	ldr	r0, [pc, #0]	@ (8007834 <_localeconv_r+0x4>)
 8007832:	4770      	bx	lr
 8007834:	20000164 	.word	0x20000164

08007838 <_close_r>:
 8007838:	2300      	movs	r3, #0
 800783a:	b570      	push	{r4, r5, r6, lr}
 800783c:	4d06      	ldr	r5, [pc, #24]	@ (8007858 <_close_r+0x20>)
 800783e:	0004      	movs	r4, r0
 8007840:	0008      	movs	r0, r1
 8007842:	602b      	str	r3, [r5, #0]
 8007844:	f7fc fa82 	bl	8003d4c <_close>
 8007848:	1c43      	adds	r3, r0, #1
 800784a:	d103      	bne.n	8007854 <_close_r+0x1c>
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d000      	beq.n	8007854 <_close_r+0x1c>
 8007852:	6023      	str	r3, [r4, #0]
 8007854:	bd70      	pop	{r4, r5, r6, pc}
 8007856:	46c0      	nop			@ (mov r8, r8)
 8007858:	2000067c 	.word	0x2000067c

0800785c <_lseek_r>:
 800785c:	b570      	push	{r4, r5, r6, lr}
 800785e:	0004      	movs	r4, r0
 8007860:	0008      	movs	r0, r1
 8007862:	0011      	movs	r1, r2
 8007864:	001a      	movs	r2, r3
 8007866:	2300      	movs	r3, #0
 8007868:	4d05      	ldr	r5, [pc, #20]	@ (8007880 <_lseek_r+0x24>)
 800786a:	602b      	str	r3, [r5, #0]
 800786c:	f7fc fa8f 	bl	8003d8e <_lseek>
 8007870:	1c43      	adds	r3, r0, #1
 8007872:	d103      	bne.n	800787c <_lseek_r+0x20>
 8007874:	682b      	ldr	r3, [r5, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d000      	beq.n	800787c <_lseek_r+0x20>
 800787a:	6023      	str	r3, [r4, #0]
 800787c:	bd70      	pop	{r4, r5, r6, pc}
 800787e:	46c0      	nop			@ (mov r8, r8)
 8007880:	2000067c 	.word	0x2000067c

08007884 <_read_r>:
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	0004      	movs	r4, r0
 8007888:	0008      	movs	r0, r1
 800788a:	0011      	movs	r1, r2
 800788c:	001a      	movs	r2, r3
 800788e:	2300      	movs	r3, #0
 8007890:	4d05      	ldr	r5, [pc, #20]	@ (80078a8 <_read_r+0x24>)
 8007892:	602b      	str	r3, [r5, #0]
 8007894:	f7fc fa21 	bl	8003cda <_read>
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	d103      	bne.n	80078a4 <_read_r+0x20>
 800789c:	682b      	ldr	r3, [r5, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d000      	beq.n	80078a4 <_read_r+0x20>
 80078a2:	6023      	str	r3, [r4, #0]
 80078a4:	bd70      	pop	{r4, r5, r6, pc}
 80078a6:	46c0      	nop			@ (mov r8, r8)
 80078a8:	2000067c 	.word	0x2000067c

080078ac <_sbrk_r>:
 80078ac:	2300      	movs	r3, #0
 80078ae:	b570      	push	{r4, r5, r6, lr}
 80078b0:	4d06      	ldr	r5, [pc, #24]	@ (80078cc <_sbrk_r+0x20>)
 80078b2:	0004      	movs	r4, r0
 80078b4:	0008      	movs	r0, r1
 80078b6:	602b      	str	r3, [r5, #0]
 80078b8:	f7fc fa74 	bl	8003da4 <_sbrk>
 80078bc:	1c43      	adds	r3, r0, #1
 80078be:	d103      	bne.n	80078c8 <_sbrk_r+0x1c>
 80078c0:	682b      	ldr	r3, [r5, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d000      	beq.n	80078c8 <_sbrk_r+0x1c>
 80078c6:	6023      	str	r3, [r4, #0]
 80078c8:	bd70      	pop	{r4, r5, r6, pc}
 80078ca:	46c0      	nop			@ (mov r8, r8)
 80078cc:	2000067c 	.word	0x2000067c

080078d0 <_write_r>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	0004      	movs	r4, r0
 80078d4:	0008      	movs	r0, r1
 80078d6:	0011      	movs	r1, r2
 80078d8:	001a      	movs	r2, r3
 80078da:	2300      	movs	r3, #0
 80078dc:	4d05      	ldr	r5, [pc, #20]	@ (80078f4 <_write_r+0x24>)
 80078de:	602b      	str	r3, [r5, #0]
 80078e0:	f7fc fa18 	bl	8003d14 <_write>
 80078e4:	1c43      	adds	r3, r0, #1
 80078e6:	d103      	bne.n	80078f0 <_write_r+0x20>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d000      	beq.n	80078f0 <_write_r+0x20>
 80078ee:	6023      	str	r3, [r4, #0]
 80078f0:	bd70      	pop	{r4, r5, r6, pc}
 80078f2:	46c0      	nop			@ (mov r8, r8)
 80078f4:	2000067c 	.word	0x2000067c

080078f8 <__errno>:
 80078f8:	4b01      	ldr	r3, [pc, #4]	@ (8007900 <__errno+0x8>)
 80078fa:	6818      	ldr	r0, [r3, #0]
 80078fc:	4770      	bx	lr
 80078fe:	46c0      	nop			@ (mov r8, r8)
 8007900:	20000024 	.word	0x20000024

08007904 <__libc_init_array>:
 8007904:	b570      	push	{r4, r5, r6, lr}
 8007906:	2600      	movs	r6, #0
 8007908:	4c0c      	ldr	r4, [pc, #48]	@ (800793c <__libc_init_array+0x38>)
 800790a:	4d0d      	ldr	r5, [pc, #52]	@ (8007940 <__libc_init_array+0x3c>)
 800790c:	1b64      	subs	r4, r4, r5
 800790e:	10a4      	asrs	r4, r4, #2
 8007910:	42a6      	cmp	r6, r4
 8007912:	d109      	bne.n	8007928 <__libc_init_array+0x24>
 8007914:	2600      	movs	r6, #0
 8007916:	f003 f921 	bl	800ab5c <_init>
 800791a:	4c0a      	ldr	r4, [pc, #40]	@ (8007944 <__libc_init_array+0x40>)
 800791c:	4d0a      	ldr	r5, [pc, #40]	@ (8007948 <__libc_init_array+0x44>)
 800791e:	1b64      	subs	r4, r4, r5
 8007920:	10a4      	asrs	r4, r4, #2
 8007922:	42a6      	cmp	r6, r4
 8007924:	d105      	bne.n	8007932 <__libc_init_array+0x2e>
 8007926:	bd70      	pop	{r4, r5, r6, pc}
 8007928:	00b3      	lsls	r3, r6, #2
 800792a:	58eb      	ldr	r3, [r5, r3]
 800792c:	4798      	blx	r3
 800792e:	3601      	adds	r6, #1
 8007930:	e7ee      	b.n	8007910 <__libc_init_array+0xc>
 8007932:	00b3      	lsls	r3, r6, #2
 8007934:	58eb      	ldr	r3, [r5, r3]
 8007936:	4798      	blx	r3
 8007938:	3601      	adds	r6, #1
 800793a:	e7f2      	b.n	8007922 <__libc_init_array+0x1e>
 800793c:	0800b808 	.word	0x0800b808
 8007940:	0800b808 	.word	0x0800b808
 8007944:	0800b80c 	.word	0x0800b80c
 8007948:	0800b808 	.word	0x0800b808

0800794c <__retarget_lock_init_recursive>:
 800794c:	4770      	bx	lr

0800794e <__retarget_lock_acquire_recursive>:
 800794e:	4770      	bx	lr

08007950 <__retarget_lock_release_recursive>:
 8007950:	4770      	bx	lr

08007952 <memchr>:
 8007952:	b2c9      	uxtb	r1, r1
 8007954:	1882      	adds	r2, r0, r2
 8007956:	4290      	cmp	r0, r2
 8007958:	d101      	bne.n	800795e <memchr+0xc>
 800795a:	2000      	movs	r0, #0
 800795c:	4770      	bx	lr
 800795e:	7803      	ldrb	r3, [r0, #0]
 8007960:	428b      	cmp	r3, r1
 8007962:	d0fb      	beq.n	800795c <memchr+0xa>
 8007964:	3001      	adds	r0, #1
 8007966:	e7f6      	b.n	8007956 <memchr+0x4>

08007968 <memcpy>:
 8007968:	2300      	movs	r3, #0
 800796a:	b510      	push	{r4, lr}
 800796c:	429a      	cmp	r2, r3
 800796e:	d100      	bne.n	8007972 <memcpy+0xa>
 8007970:	bd10      	pop	{r4, pc}
 8007972:	5ccc      	ldrb	r4, [r1, r3]
 8007974:	54c4      	strb	r4, [r0, r3]
 8007976:	3301      	adds	r3, #1
 8007978:	e7f8      	b.n	800796c <memcpy+0x4>

0800797a <quorem>:
 800797a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800797c:	6903      	ldr	r3, [r0, #16]
 800797e:	690c      	ldr	r4, [r1, #16]
 8007980:	b089      	sub	sp, #36	@ 0x24
 8007982:	9003      	str	r0, [sp, #12]
 8007984:	9106      	str	r1, [sp, #24]
 8007986:	2000      	movs	r0, #0
 8007988:	42a3      	cmp	r3, r4
 800798a:	db63      	blt.n	8007a54 <quorem+0xda>
 800798c:	000b      	movs	r3, r1
 800798e:	3c01      	subs	r4, #1
 8007990:	3314      	adds	r3, #20
 8007992:	00a5      	lsls	r5, r4, #2
 8007994:	9304      	str	r3, [sp, #16]
 8007996:	195b      	adds	r3, r3, r5
 8007998:	9305      	str	r3, [sp, #20]
 800799a:	9b03      	ldr	r3, [sp, #12]
 800799c:	3314      	adds	r3, #20
 800799e:	9301      	str	r3, [sp, #4]
 80079a0:	195d      	adds	r5, r3, r5
 80079a2:	9b05      	ldr	r3, [sp, #20]
 80079a4:	682f      	ldr	r7, [r5, #0]
 80079a6:	681e      	ldr	r6, [r3, #0]
 80079a8:	0038      	movs	r0, r7
 80079aa:	3601      	adds	r6, #1
 80079ac:	0031      	movs	r1, r6
 80079ae:	f7f8 fbc7 	bl	8000140 <__udivsi3>
 80079b2:	9002      	str	r0, [sp, #8]
 80079b4:	42b7      	cmp	r7, r6
 80079b6:	d327      	bcc.n	8007a08 <quorem+0x8e>
 80079b8:	9b04      	ldr	r3, [sp, #16]
 80079ba:	2700      	movs	r7, #0
 80079bc:	469c      	mov	ip, r3
 80079be:	9e01      	ldr	r6, [sp, #4]
 80079c0:	9707      	str	r7, [sp, #28]
 80079c2:	4662      	mov	r2, ip
 80079c4:	ca08      	ldmia	r2!, {r3}
 80079c6:	6830      	ldr	r0, [r6, #0]
 80079c8:	4694      	mov	ip, r2
 80079ca:	9a02      	ldr	r2, [sp, #8]
 80079cc:	b299      	uxth	r1, r3
 80079ce:	4351      	muls	r1, r2
 80079d0:	0c1b      	lsrs	r3, r3, #16
 80079d2:	4353      	muls	r3, r2
 80079d4:	19c9      	adds	r1, r1, r7
 80079d6:	0c0a      	lsrs	r2, r1, #16
 80079d8:	189b      	adds	r3, r3, r2
 80079da:	b289      	uxth	r1, r1
 80079dc:	b282      	uxth	r2, r0
 80079de:	1a52      	subs	r2, r2, r1
 80079e0:	9907      	ldr	r1, [sp, #28]
 80079e2:	0c1f      	lsrs	r7, r3, #16
 80079e4:	1852      	adds	r2, r2, r1
 80079e6:	0c00      	lsrs	r0, r0, #16
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	1411      	asrs	r1, r2, #16
 80079ec:	1ac3      	subs	r3, r0, r3
 80079ee:	185b      	adds	r3, r3, r1
 80079f0:	1419      	asrs	r1, r3, #16
 80079f2:	b292      	uxth	r2, r2
 80079f4:	041b      	lsls	r3, r3, #16
 80079f6:	431a      	orrs	r2, r3
 80079f8:	9b05      	ldr	r3, [sp, #20]
 80079fa:	9107      	str	r1, [sp, #28]
 80079fc:	c604      	stmia	r6!, {r2}
 80079fe:	4563      	cmp	r3, ip
 8007a00:	d2df      	bcs.n	80079c2 <quorem+0x48>
 8007a02:	682b      	ldr	r3, [r5, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d02b      	beq.n	8007a60 <quorem+0xe6>
 8007a08:	9906      	ldr	r1, [sp, #24]
 8007a0a:	9803      	ldr	r0, [sp, #12]
 8007a0c:	f001 f8fa 	bl	8008c04 <__mcmp>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	db1e      	blt.n	8007a52 <quorem+0xd8>
 8007a14:	2600      	movs	r6, #0
 8007a16:	9d01      	ldr	r5, [sp, #4]
 8007a18:	9904      	ldr	r1, [sp, #16]
 8007a1a:	c901      	ldmia	r1!, {r0}
 8007a1c:	682b      	ldr	r3, [r5, #0]
 8007a1e:	b287      	uxth	r7, r0
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	1bd2      	subs	r2, r2, r7
 8007a24:	1992      	adds	r2, r2, r6
 8007a26:	0c00      	lsrs	r0, r0, #16
 8007a28:	0c1b      	lsrs	r3, r3, #16
 8007a2a:	1a1b      	subs	r3, r3, r0
 8007a2c:	1410      	asrs	r0, r2, #16
 8007a2e:	181b      	adds	r3, r3, r0
 8007a30:	141e      	asrs	r6, r3, #16
 8007a32:	b292      	uxth	r2, r2
 8007a34:	041b      	lsls	r3, r3, #16
 8007a36:	431a      	orrs	r2, r3
 8007a38:	9b05      	ldr	r3, [sp, #20]
 8007a3a:	c504      	stmia	r5!, {r2}
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	d2ec      	bcs.n	8007a1a <quorem+0xa0>
 8007a40:	9a01      	ldr	r2, [sp, #4]
 8007a42:	00a3      	lsls	r3, r4, #2
 8007a44:	18d3      	adds	r3, r2, r3
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	2a00      	cmp	r2, #0
 8007a4a:	d014      	beq.n	8007a76 <quorem+0xfc>
 8007a4c:	9b02      	ldr	r3, [sp, #8]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	9302      	str	r3, [sp, #8]
 8007a52:	9802      	ldr	r0, [sp, #8]
 8007a54:	b009      	add	sp, #36	@ 0x24
 8007a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d104      	bne.n	8007a68 <quorem+0xee>
 8007a5e:	3c01      	subs	r4, #1
 8007a60:	9b01      	ldr	r3, [sp, #4]
 8007a62:	3d04      	subs	r5, #4
 8007a64:	42ab      	cmp	r3, r5
 8007a66:	d3f7      	bcc.n	8007a58 <quorem+0xde>
 8007a68:	9b03      	ldr	r3, [sp, #12]
 8007a6a:	611c      	str	r4, [r3, #16]
 8007a6c:	e7cc      	b.n	8007a08 <quorem+0x8e>
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	2a00      	cmp	r2, #0
 8007a72:	d104      	bne.n	8007a7e <quorem+0x104>
 8007a74:	3c01      	subs	r4, #1
 8007a76:	9a01      	ldr	r2, [sp, #4]
 8007a78:	3b04      	subs	r3, #4
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d3f7      	bcc.n	8007a6e <quorem+0xf4>
 8007a7e:	9b03      	ldr	r3, [sp, #12]
 8007a80:	611c      	str	r4, [r3, #16]
 8007a82:	e7e3      	b.n	8007a4c <quorem+0xd2>

08007a84 <_dtoa_r>:
 8007a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a86:	0014      	movs	r4, r2
 8007a88:	001d      	movs	r5, r3
 8007a8a:	69c6      	ldr	r6, [r0, #28]
 8007a8c:	b09d      	sub	sp, #116	@ 0x74
 8007a8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a90:	950b      	str	r5, [sp, #44]	@ 0x2c
 8007a92:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8007a94:	9003      	str	r0, [sp, #12]
 8007a96:	2e00      	cmp	r6, #0
 8007a98:	d10f      	bne.n	8007aba <_dtoa_r+0x36>
 8007a9a:	2010      	movs	r0, #16
 8007a9c:	f7ff f872 	bl	8006b84 <malloc>
 8007aa0:	9b03      	ldr	r3, [sp, #12]
 8007aa2:	1e02      	subs	r2, r0, #0
 8007aa4:	61d8      	str	r0, [r3, #28]
 8007aa6:	d104      	bne.n	8007ab2 <_dtoa_r+0x2e>
 8007aa8:	21ef      	movs	r1, #239	@ 0xef
 8007aaa:	4bc7      	ldr	r3, [pc, #796]	@ (8007dc8 <_dtoa_r+0x344>)
 8007aac:	48c7      	ldr	r0, [pc, #796]	@ (8007dcc <_dtoa_r+0x348>)
 8007aae:	f001 fbe1 	bl	8009274 <__assert_func>
 8007ab2:	6046      	str	r6, [r0, #4]
 8007ab4:	6086      	str	r6, [r0, #8]
 8007ab6:	6006      	str	r6, [r0, #0]
 8007ab8:	60c6      	str	r6, [r0, #12]
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	69db      	ldr	r3, [r3, #28]
 8007abe:	6819      	ldr	r1, [r3, #0]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d00b      	beq.n	8007adc <_dtoa_r+0x58>
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	4093      	lsls	r3, r2
 8007aca:	604a      	str	r2, [r1, #4]
 8007acc:	608b      	str	r3, [r1, #8]
 8007ace:	9803      	ldr	r0, [sp, #12]
 8007ad0:	f000 fe56 	bl	8008780 <_Bfree>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	9b03      	ldr	r3, [sp, #12]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	2d00      	cmp	r5, #0
 8007ade:	da1e      	bge.n	8007b1e <_dtoa_r+0x9a>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	603b      	str	r3, [r7, #0]
 8007ae4:	006b      	lsls	r3, r5, #1
 8007ae6:	085b      	lsrs	r3, r3, #1
 8007ae8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007aea:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007aec:	4bb8      	ldr	r3, [pc, #736]	@ (8007dd0 <_dtoa_r+0x34c>)
 8007aee:	4ab8      	ldr	r2, [pc, #736]	@ (8007dd0 <_dtoa_r+0x34c>)
 8007af0:	403b      	ands	r3, r7
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d116      	bne.n	8007b24 <_dtoa_r+0xa0>
 8007af6:	4bb7      	ldr	r3, [pc, #732]	@ (8007dd4 <_dtoa_r+0x350>)
 8007af8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	033b      	lsls	r3, r7, #12
 8007afe:	0b1b      	lsrs	r3, r3, #12
 8007b00:	4323      	orrs	r3, r4
 8007b02:	d101      	bne.n	8007b08 <_dtoa_r+0x84>
 8007b04:	f000 fd80 	bl	8008608 <_dtoa_r+0xb84>
 8007b08:	4bb3      	ldr	r3, [pc, #716]	@ (8007dd8 <_dtoa_r+0x354>)
 8007b0a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007b0c:	9308      	str	r3, [sp, #32]
 8007b0e:	2a00      	cmp	r2, #0
 8007b10:	d002      	beq.n	8007b18 <_dtoa_r+0x94>
 8007b12:	4bb2      	ldr	r3, [pc, #712]	@ (8007ddc <_dtoa_r+0x358>)
 8007b14:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007b16:	6013      	str	r3, [r2, #0]
 8007b18:	9808      	ldr	r0, [sp, #32]
 8007b1a:	b01d      	add	sp, #116	@ 0x74
 8007b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b1e:	2300      	movs	r3, #0
 8007b20:	603b      	str	r3, [r7, #0]
 8007b22:	e7e2      	b.n	8007aea <_dtoa_r+0x66>
 8007b24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b28:	9212      	str	r2, [sp, #72]	@ 0x48
 8007b2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b2c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007b2e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007b30:	2200      	movs	r2, #0
 8007b32:	2300      	movs	r3, #0
 8007b34:	f7f8 fc8a 	bl	800044c <__aeabi_dcmpeq>
 8007b38:	1e06      	subs	r6, r0, #0
 8007b3a:	d00b      	beq.n	8007b54 <_dtoa_r+0xd0>
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007b40:	6013      	str	r3, [r2, #0]
 8007b42:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d002      	beq.n	8007b4e <_dtoa_r+0xca>
 8007b48:	4ba5      	ldr	r3, [pc, #660]	@ (8007de0 <_dtoa_r+0x35c>)
 8007b4a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	4ba5      	ldr	r3, [pc, #660]	@ (8007de4 <_dtoa_r+0x360>)
 8007b50:	9308      	str	r3, [sp, #32]
 8007b52:	e7e1      	b.n	8007b18 <_dtoa_r+0x94>
 8007b54:	ab1a      	add	r3, sp, #104	@ 0x68
 8007b56:	9301      	str	r3, [sp, #4]
 8007b58:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	9803      	ldr	r0, [sp, #12]
 8007b5e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b60:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b62:	f001 f905 	bl	8008d70 <__d2b>
 8007b66:	007a      	lsls	r2, r7, #1
 8007b68:	9005      	str	r0, [sp, #20]
 8007b6a:	0d52      	lsrs	r2, r2, #21
 8007b6c:	d100      	bne.n	8007b70 <_dtoa_r+0xec>
 8007b6e:	e07b      	b.n	8007c68 <_dtoa_r+0x1e4>
 8007b70:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b72:	9618      	str	r6, [sp, #96]	@ 0x60
 8007b74:	0319      	lsls	r1, r3, #12
 8007b76:	4b9c      	ldr	r3, [pc, #624]	@ (8007de8 <_dtoa_r+0x364>)
 8007b78:	0b09      	lsrs	r1, r1, #12
 8007b7a:	430b      	orrs	r3, r1
 8007b7c:	499b      	ldr	r1, [pc, #620]	@ (8007dec <_dtoa_r+0x368>)
 8007b7e:	1857      	adds	r7, r2, r1
 8007b80:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007b82:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007b84:	0019      	movs	r1, r3
 8007b86:	2200      	movs	r2, #0
 8007b88:	4b99      	ldr	r3, [pc, #612]	@ (8007df0 <_dtoa_r+0x36c>)
 8007b8a:	f7fa fac3 	bl	8002114 <__aeabi_dsub>
 8007b8e:	4a99      	ldr	r2, [pc, #612]	@ (8007df4 <_dtoa_r+0x370>)
 8007b90:	4b99      	ldr	r3, [pc, #612]	@ (8007df8 <_dtoa_r+0x374>)
 8007b92:	f7f9 ffd9 	bl	8001b48 <__aeabi_dmul>
 8007b96:	4a99      	ldr	r2, [pc, #612]	@ (8007dfc <_dtoa_r+0x378>)
 8007b98:	4b99      	ldr	r3, [pc, #612]	@ (8007e00 <_dtoa_r+0x37c>)
 8007b9a:	f7f8 ffd5 	bl	8000b48 <__aeabi_dadd>
 8007b9e:	0004      	movs	r4, r0
 8007ba0:	0038      	movs	r0, r7
 8007ba2:	000d      	movs	r5, r1
 8007ba4:	f7fa ff1e 	bl	80029e4 <__aeabi_i2d>
 8007ba8:	4a96      	ldr	r2, [pc, #600]	@ (8007e04 <_dtoa_r+0x380>)
 8007baa:	4b97      	ldr	r3, [pc, #604]	@ (8007e08 <_dtoa_r+0x384>)
 8007bac:	f7f9 ffcc 	bl	8001b48 <__aeabi_dmul>
 8007bb0:	0002      	movs	r2, r0
 8007bb2:	000b      	movs	r3, r1
 8007bb4:	0020      	movs	r0, r4
 8007bb6:	0029      	movs	r1, r5
 8007bb8:	f7f8 ffc6 	bl	8000b48 <__aeabi_dadd>
 8007bbc:	0004      	movs	r4, r0
 8007bbe:	000d      	movs	r5, r1
 8007bc0:	f7fa fed4 	bl	800296c <__aeabi_d2iz>
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	9004      	str	r0, [sp, #16]
 8007bc8:	2300      	movs	r3, #0
 8007bca:	0020      	movs	r0, r4
 8007bcc:	0029      	movs	r1, r5
 8007bce:	f7f8 fc43 	bl	8000458 <__aeabi_dcmplt>
 8007bd2:	2800      	cmp	r0, #0
 8007bd4:	d00b      	beq.n	8007bee <_dtoa_r+0x16a>
 8007bd6:	9804      	ldr	r0, [sp, #16]
 8007bd8:	f7fa ff04 	bl	80029e4 <__aeabi_i2d>
 8007bdc:	002b      	movs	r3, r5
 8007bde:	0022      	movs	r2, r4
 8007be0:	f7f8 fc34 	bl	800044c <__aeabi_dcmpeq>
 8007be4:	4243      	negs	r3, r0
 8007be6:	4158      	adcs	r0, r3
 8007be8:	9b04      	ldr	r3, [sp, #16]
 8007bea:	1a1b      	subs	r3, r3, r0
 8007bec:	9304      	str	r3, [sp, #16]
 8007bee:	2301      	movs	r3, #1
 8007bf0:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bf2:	9b04      	ldr	r3, [sp, #16]
 8007bf4:	2b16      	cmp	r3, #22
 8007bf6:	d810      	bhi.n	8007c1a <_dtoa_r+0x196>
 8007bf8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007bfa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007bfc:	9a04      	ldr	r2, [sp, #16]
 8007bfe:	4b83      	ldr	r3, [pc, #524]	@ (8007e0c <_dtoa_r+0x388>)
 8007c00:	00d2      	lsls	r2, r2, #3
 8007c02:	189b      	adds	r3, r3, r2
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	f7f8 fc26 	bl	8000458 <__aeabi_dcmplt>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	d047      	beq.n	8007ca0 <_dtoa_r+0x21c>
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	3b01      	subs	r3, #1
 8007c14:	9304      	str	r3, [sp, #16]
 8007c16:	2300      	movs	r3, #0
 8007c18:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007c1e:	9206      	str	r2, [sp, #24]
 8007c20:	1bdb      	subs	r3, r3, r7
 8007c22:	1e5a      	subs	r2, r3, #1
 8007c24:	d53e      	bpl.n	8007ca4 <_dtoa_r+0x220>
 8007c26:	2201      	movs	r2, #1
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	9306      	str	r3, [sp, #24]
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c30:	9b04      	ldr	r3, [sp, #16]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	db38      	blt.n	8007ca8 <_dtoa_r+0x224>
 8007c36:	9a04      	ldr	r2, [sp, #16]
 8007c38:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c3a:	4694      	mov	ip, r2
 8007c3c:	4463      	add	r3, ip
 8007c3e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c40:	2300      	movs	r3, #0
 8007c42:	9214      	str	r2, [sp, #80]	@ 0x50
 8007c44:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c46:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007c48:	2401      	movs	r4, #1
 8007c4a:	2b09      	cmp	r3, #9
 8007c4c:	d862      	bhi.n	8007d14 <_dtoa_r+0x290>
 8007c4e:	2b05      	cmp	r3, #5
 8007c50:	dd02      	ble.n	8007c58 <_dtoa_r+0x1d4>
 8007c52:	2400      	movs	r4, #0
 8007c54:	3b04      	subs	r3, #4
 8007c56:	9322      	str	r3, [sp, #136]	@ 0x88
 8007c58:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007c5a:	1e98      	subs	r0, r3, #2
 8007c5c:	2803      	cmp	r0, #3
 8007c5e:	d863      	bhi.n	8007d28 <_dtoa_r+0x2a4>
 8007c60:	f7f8 fa5a 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007c64:	2b385654 	.word	0x2b385654
 8007c68:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007c6a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007c6c:	18f6      	adds	r6, r6, r3
 8007c6e:	4b68      	ldr	r3, [pc, #416]	@ (8007e10 <_dtoa_r+0x38c>)
 8007c70:	18f2      	adds	r2, r6, r3
 8007c72:	2a20      	cmp	r2, #32
 8007c74:	dd0f      	ble.n	8007c96 <_dtoa_r+0x212>
 8007c76:	2340      	movs	r3, #64	@ 0x40
 8007c78:	1a9b      	subs	r3, r3, r2
 8007c7a:	409f      	lsls	r7, r3
 8007c7c:	4b65      	ldr	r3, [pc, #404]	@ (8007e14 <_dtoa_r+0x390>)
 8007c7e:	0038      	movs	r0, r7
 8007c80:	18f3      	adds	r3, r6, r3
 8007c82:	40dc      	lsrs	r4, r3
 8007c84:	4320      	orrs	r0, r4
 8007c86:	f7fa fedb 	bl	8002a40 <__aeabi_ui2d>
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	4b62      	ldr	r3, [pc, #392]	@ (8007e18 <_dtoa_r+0x394>)
 8007c8e:	1e77      	subs	r7, r6, #1
 8007c90:	18cb      	adds	r3, r1, r3
 8007c92:	9218      	str	r2, [sp, #96]	@ 0x60
 8007c94:	e776      	b.n	8007b84 <_dtoa_r+0x100>
 8007c96:	2320      	movs	r3, #32
 8007c98:	0020      	movs	r0, r4
 8007c9a:	1a9b      	subs	r3, r3, r2
 8007c9c:	4098      	lsls	r0, r3
 8007c9e:	e7f2      	b.n	8007c86 <_dtoa_r+0x202>
 8007ca0:	9015      	str	r0, [sp, #84]	@ 0x54
 8007ca2:	e7ba      	b.n	8007c1a <_dtoa_r+0x196>
 8007ca4:	920d      	str	r2, [sp, #52]	@ 0x34
 8007ca6:	e7c3      	b.n	8007c30 <_dtoa_r+0x1ac>
 8007ca8:	9b06      	ldr	r3, [sp, #24]
 8007caa:	9a04      	ldr	r2, [sp, #16]
 8007cac:	1a9b      	subs	r3, r3, r2
 8007cae:	9306      	str	r3, [sp, #24]
 8007cb0:	4253      	negs	r3, r2
 8007cb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	9314      	str	r3, [sp, #80]	@ 0x50
 8007cb8:	e7c5      	b.n	8007c46 <_dtoa_r+0x1c2>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007cbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cc0:	4694      	mov	ip, r2
 8007cc2:	9b04      	ldr	r3, [sp, #16]
 8007cc4:	4463      	add	r3, ip
 8007cc6:	930e      	str	r3, [sp, #56]	@ 0x38
 8007cc8:	3301      	adds	r3, #1
 8007cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dc08      	bgt.n	8007ce2 <_dtoa_r+0x25e>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e006      	b.n	8007ce2 <_dtoa_r+0x25e>
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cd8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	dd28      	ble.n	8007d30 <_dtoa_r+0x2ac>
 8007cde:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ce2:	9a03      	ldr	r2, [sp, #12]
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	69d0      	ldr	r0, [r2, #28]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	0015      	movs	r5, r2
 8007cec:	3514      	adds	r5, #20
 8007cee:	429d      	cmp	r5, r3
 8007cf0:	d923      	bls.n	8007d3a <_dtoa_r+0x2b6>
 8007cf2:	6041      	str	r1, [r0, #4]
 8007cf4:	9803      	ldr	r0, [sp, #12]
 8007cf6:	f000 fcff 	bl	80086f8 <_Balloc>
 8007cfa:	9008      	str	r0, [sp, #32]
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d11f      	bne.n	8007d40 <_dtoa_r+0x2bc>
 8007d00:	21b0      	movs	r1, #176	@ 0xb0
 8007d02:	4b46      	ldr	r3, [pc, #280]	@ (8007e1c <_dtoa_r+0x398>)
 8007d04:	4831      	ldr	r0, [pc, #196]	@ (8007dcc <_dtoa_r+0x348>)
 8007d06:	9a08      	ldr	r2, [sp, #32]
 8007d08:	31ff      	adds	r1, #255	@ 0xff
 8007d0a:	e6d0      	b.n	8007aae <_dtoa_r+0x2a>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	e7e2      	b.n	8007cd6 <_dtoa_r+0x252>
 8007d10:	2300      	movs	r3, #0
 8007d12:	e7d3      	b.n	8007cbc <_dtoa_r+0x238>
 8007d14:	2300      	movs	r3, #0
 8007d16:	9410      	str	r4, [sp, #64]	@ 0x40
 8007d18:	9322      	str	r3, [sp, #136]	@ 0x88
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d20:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d22:	3313      	adds	r3, #19
 8007d24:	9223      	str	r2, [sp, #140]	@ 0x8c
 8007d26:	e7dc      	b.n	8007ce2 <_dtoa_r+0x25e>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d2c:	3b02      	subs	r3, #2
 8007d2e:	e7f5      	b.n	8007d1c <_dtoa_r+0x298>
 8007d30:	2301      	movs	r3, #1
 8007d32:	001a      	movs	r2, r3
 8007d34:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d38:	e7f4      	b.n	8007d24 <_dtoa_r+0x2a0>
 8007d3a:	3101      	adds	r1, #1
 8007d3c:	0052      	lsls	r2, r2, #1
 8007d3e:	e7d4      	b.n	8007cea <_dtoa_r+0x266>
 8007d40:	9b03      	ldr	r3, [sp, #12]
 8007d42:	9a08      	ldr	r2, [sp, #32]
 8007d44:	69db      	ldr	r3, [r3, #28]
 8007d46:	601a      	str	r2, [r3, #0]
 8007d48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d4a:	2b0e      	cmp	r3, #14
 8007d4c:	d900      	bls.n	8007d50 <_dtoa_r+0x2cc>
 8007d4e:	e0d6      	b.n	8007efe <_dtoa_r+0x47a>
 8007d50:	2c00      	cmp	r4, #0
 8007d52:	d100      	bne.n	8007d56 <_dtoa_r+0x2d2>
 8007d54:	e0d3      	b.n	8007efe <_dtoa_r+0x47a>
 8007d56:	9b04      	ldr	r3, [sp, #16]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	dd63      	ble.n	8007e24 <_dtoa_r+0x3a0>
 8007d5c:	210f      	movs	r1, #15
 8007d5e:	9a04      	ldr	r2, [sp, #16]
 8007d60:	4b2a      	ldr	r3, [pc, #168]	@ (8007e0c <_dtoa_r+0x388>)
 8007d62:	400a      	ands	r2, r1
 8007d64:	00d2      	lsls	r2, r2, #3
 8007d66:	189b      	adds	r3, r3, r2
 8007d68:	681e      	ldr	r6, [r3, #0]
 8007d6a:	685f      	ldr	r7, [r3, #4]
 8007d6c:	9b04      	ldr	r3, [sp, #16]
 8007d6e:	2402      	movs	r4, #2
 8007d70:	111d      	asrs	r5, r3, #4
 8007d72:	05db      	lsls	r3, r3, #23
 8007d74:	d50a      	bpl.n	8007d8c <_dtoa_r+0x308>
 8007d76:	4b2a      	ldr	r3, [pc, #168]	@ (8007e20 <_dtoa_r+0x39c>)
 8007d78:	400d      	ands	r5, r1
 8007d7a:	6a1a      	ldr	r2, [r3, #32]
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007d80:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007d82:	f7f9 faa7 	bl	80012d4 <__aeabi_ddiv>
 8007d86:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d88:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d8a:	3401      	adds	r4, #1
 8007d8c:	4b24      	ldr	r3, [pc, #144]	@ (8007e20 <_dtoa_r+0x39c>)
 8007d8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d90:	2d00      	cmp	r5, #0
 8007d92:	d108      	bne.n	8007da6 <_dtoa_r+0x322>
 8007d94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d96:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d98:	0032      	movs	r2, r6
 8007d9a:	003b      	movs	r3, r7
 8007d9c:	f7f9 fa9a 	bl	80012d4 <__aeabi_ddiv>
 8007da0:	900a      	str	r0, [sp, #40]	@ 0x28
 8007da2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007da4:	e059      	b.n	8007e5a <_dtoa_r+0x3d6>
 8007da6:	2301      	movs	r3, #1
 8007da8:	421d      	tst	r5, r3
 8007daa:	d009      	beq.n	8007dc0 <_dtoa_r+0x33c>
 8007dac:	18e4      	adds	r4, r4, r3
 8007dae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007db0:	0030      	movs	r0, r6
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	0039      	movs	r1, r7
 8007db8:	f7f9 fec6 	bl	8001b48 <__aeabi_dmul>
 8007dbc:	0006      	movs	r6, r0
 8007dbe:	000f      	movs	r7, r1
 8007dc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007dc2:	106d      	asrs	r5, r5, #1
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	e7e2      	b.n	8007d8e <_dtoa_r+0x30a>
 8007dc8:	0800b489 	.word	0x0800b489
 8007dcc:	0800b4a0 	.word	0x0800b4a0
 8007dd0:	7ff00000 	.word	0x7ff00000
 8007dd4:	0000270f 	.word	0x0000270f
 8007dd8:	0800b485 	.word	0x0800b485
 8007ddc:	0800b488 	.word	0x0800b488
 8007de0:	0800b459 	.word	0x0800b459
 8007de4:	0800b458 	.word	0x0800b458
 8007de8:	3ff00000 	.word	0x3ff00000
 8007dec:	fffffc01 	.word	0xfffffc01
 8007df0:	3ff80000 	.word	0x3ff80000
 8007df4:	636f4361 	.word	0x636f4361
 8007df8:	3fd287a7 	.word	0x3fd287a7
 8007dfc:	8b60c8b3 	.word	0x8b60c8b3
 8007e00:	3fc68a28 	.word	0x3fc68a28
 8007e04:	509f79fb 	.word	0x509f79fb
 8007e08:	3fd34413 	.word	0x3fd34413
 8007e0c:	0800b5f0 	.word	0x0800b5f0
 8007e10:	00000432 	.word	0x00000432
 8007e14:	00000412 	.word	0x00000412
 8007e18:	fe100000 	.word	0xfe100000
 8007e1c:	0800b4f8 	.word	0x0800b4f8
 8007e20:	0800b5c8 	.word	0x0800b5c8
 8007e24:	9b04      	ldr	r3, [sp, #16]
 8007e26:	2402      	movs	r4, #2
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d016      	beq.n	8007e5a <_dtoa_r+0x3d6>
 8007e2c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007e2e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007e30:	220f      	movs	r2, #15
 8007e32:	425d      	negs	r5, r3
 8007e34:	402a      	ands	r2, r5
 8007e36:	4bd5      	ldr	r3, [pc, #852]	@ (800818c <_dtoa_r+0x708>)
 8007e38:	00d2      	lsls	r2, r2, #3
 8007e3a:	189b      	adds	r3, r3, r2
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f7f9 fe82 	bl	8001b48 <__aeabi_dmul>
 8007e44:	2701      	movs	r7, #1
 8007e46:	2300      	movs	r3, #0
 8007e48:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e4a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e4c:	4ed0      	ldr	r6, [pc, #832]	@ (8008190 <_dtoa_r+0x70c>)
 8007e4e:	112d      	asrs	r5, r5, #4
 8007e50:	2d00      	cmp	r5, #0
 8007e52:	d000      	beq.n	8007e56 <_dtoa_r+0x3d2>
 8007e54:	e095      	b.n	8007f82 <_dtoa_r+0x4fe>
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1a2      	bne.n	8007da0 <_dtoa_r+0x31c>
 8007e5a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e5c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007e5e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d100      	bne.n	8007e66 <_dtoa_r+0x3e2>
 8007e64:	e098      	b.n	8007f98 <_dtoa_r+0x514>
 8007e66:	2200      	movs	r2, #0
 8007e68:	0030      	movs	r0, r6
 8007e6a:	0039      	movs	r1, r7
 8007e6c:	4bc9      	ldr	r3, [pc, #804]	@ (8008194 <_dtoa_r+0x710>)
 8007e6e:	f7f8 faf3 	bl	8000458 <__aeabi_dcmplt>
 8007e72:	2800      	cmp	r0, #0
 8007e74:	d100      	bne.n	8007e78 <_dtoa_r+0x3f4>
 8007e76:	e08f      	b.n	8007f98 <_dtoa_r+0x514>
 8007e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d100      	bne.n	8007e80 <_dtoa_r+0x3fc>
 8007e7e:	e08b      	b.n	8007f98 <_dtoa_r+0x514>
 8007e80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	dd37      	ble.n	8007ef6 <_dtoa_r+0x472>
 8007e86:	9b04      	ldr	r3, [sp, #16]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e8e:	0030      	movs	r0, r6
 8007e90:	4bc1      	ldr	r3, [pc, #772]	@ (8008198 <_dtoa_r+0x714>)
 8007e92:	0039      	movs	r1, r7
 8007e94:	f7f9 fe58 	bl	8001b48 <__aeabi_dmul>
 8007e98:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e9a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e9e:	3401      	adds	r4, #1
 8007ea0:	0020      	movs	r0, r4
 8007ea2:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ea4:	f7fa fd9e 	bl	80029e4 <__aeabi_i2d>
 8007ea8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007eaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eac:	f7f9 fe4c 	bl	8001b48 <__aeabi_dmul>
 8007eb0:	4bba      	ldr	r3, [pc, #744]	@ (800819c <_dtoa_r+0x718>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f7f8 fe48 	bl	8000b48 <__aeabi_dadd>
 8007eb8:	4bb9      	ldr	r3, [pc, #740]	@ (80081a0 <_dtoa_r+0x71c>)
 8007eba:	0006      	movs	r6, r0
 8007ebc:	18cf      	adds	r7, r1, r3
 8007ebe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d16d      	bne.n	8007fa0 <_dtoa_r+0x51c>
 8007ec4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ec6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ec8:	2200      	movs	r2, #0
 8007eca:	4bb6      	ldr	r3, [pc, #728]	@ (80081a4 <_dtoa_r+0x720>)
 8007ecc:	f7fa f922 	bl	8002114 <__aeabi_dsub>
 8007ed0:	0032      	movs	r2, r6
 8007ed2:	003b      	movs	r3, r7
 8007ed4:	0004      	movs	r4, r0
 8007ed6:	000d      	movs	r5, r1
 8007ed8:	f7f8 fad2 	bl	8000480 <__aeabi_dcmpgt>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d000      	beq.n	8007ee2 <_dtoa_r+0x45e>
 8007ee0:	e2b6      	b.n	8008450 <_dtoa_r+0x9cc>
 8007ee2:	2180      	movs	r1, #128	@ 0x80
 8007ee4:	0609      	lsls	r1, r1, #24
 8007ee6:	187b      	adds	r3, r7, r1
 8007ee8:	0032      	movs	r2, r6
 8007eea:	0020      	movs	r0, r4
 8007eec:	0029      	movs	r1, r5
 8007eee:	f7f8 fab3 	bl	8000458 <__aeabi_dcmplt>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	d128      	bne.n	8007f48 <_dtoa_r+0x4c4>
 8007ef6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007ef8:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007efa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007efc:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007efe:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	da00      	bge.n	8007f06 <_dtoa_r+0x482>
 8007f04:	e174      	b.n	80081f0 <_dtoa_r+0x76c>
 8007f06:	9a04      	ldr	r2, [sp, #16]
 8007f08:	2a0e      	cmp	r2, #14
 8007f0a:	dd00      	ble.n	8007f0e <_dtoa_r+0x48a>
 8007f0c:	e170      	b.n	80081f0 <_dtoa_r+0x76c>
 8007f0e:	4b9f      	ldr	r3, [pc, #636]	@ (800818c <_dtoa_r+0x708>)
 8007f10:	00d2      	lsls	r2, r2, #3
 8007f12:	189b      	adds	r3, r3, r2
 8007f14:	685c      	ldr	r4, [r3, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	9306      	str	r3, [sp, #24]
 8007f1a:	9407      	str	r4, [sp, #28]
 8007f1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	db00      	blt.n	8007f24 <_dtoa_r+0x4a0>
 8007f22:	e0e7      	b.n	80080f4 <_dtoa_r+0x670>
 8007f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	dd00      	ble.n	8007f2c <_dtoa_r+0x4a8>
 8007f2a:	e0e3      	b.n	80080f4 <_dtoa_r+0x670>
 8007f2c:	d10c      	bne.n	8007f48 <_dtoa_r+0x4c4>
 8007f2e:	9806      	ldr	r0, [sp, #24]
 8007f30:	9907      	ldr	r1, [sp, #28]
 8007f32:	2200      	movs	r2, #0
 8007f34:	4b9b      	ldr	r3, [pc, #620]	@ (80081a4 <_dtoa_r+0x720>)
 8007f36:	f7f9 fe07 	bl	8001b48 <__aeabi_dmul>
 8007f3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f3e:	f7f8 faa9 	bl	8000494 <__aeabi_dcmpge>
 8007f42:	2800      	cmp	r0, #0
 8007f44:	d100      	bne.n	8007f48 <_dtoa_r+0x4c4>
 8007f46:	e286      	b.n	8008456 <_dtoa_r+0x9d2>
 8007f48:	2600      	movs	r6, #0
 8007f4a:	0037      	movs	r7, r6
 8007f4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007f4e:	9c08      	ldr	r4, [sp, #32]
 8007f50:	43db      	mvns	r3, r3
 8007f52:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f54:	9704      	str	r7, [sp, #16]
 8007f56:	2700      	movs	r7, #0
 8007f58:	0031      	movs	r1, r6
 8007f5a:	9803      	ldr	r0, [sp, #12]
 8007f5c:	f000 fc10 	bl	8008780 <_Bfree>
 8007f60:	9b04      	ldr	r3, [sp, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d100      	bne.n	8007f68 <_dtoa_r+0x4e4>
 8007f66:	e0bb      	b.n	80080e0 <_dtoa_r+0x65c>
 8007f68:	2f00      	cmp	r7, #0
 8007f6a:	d005      	beq.n	8007f78 <_dtoa_r+0x4f4>
 8007f6c:	429f      	cmp	r7, r3
 8007f6e:	d003      	beq.n	8007f78 <_dtoa_r+0x4f4>
 8007f70:	0039      	movs	r1, r7
 8007f72:	9803      	ldr	r0, [sp, #12]
 8007f74:	f000 fc04 	bl	8008780 <_Bfree>
 8007f78:	9904      	ldr	r1, [sp, #16]
 8007f7a:	9803      	ldr	r0, [sp, #12]
 8007f7c:	f000 fc00 	bl	8008780 <_Bfree>
 8007f80:	e0ae      	b.n	80080e0 <_dtoa_r+0x65c>
 8007f82:	423d      	tst	r5, r7
 8007f84:	d005      	beq.n	8007f92 <_dtoa_r+0x50e>
 8007f86:	6832      	ldr	r2, [r6, #0]
 8007f88:	6873      	ldr	r3, [r6, #4]
 8007f8a:	f7f9 fddd 	bl	8001b48 <__aeabi_dmul>
 8007f8e:	003b      	movs	r3, r7
 8007f90:	3401      	adds	r4, #1
 8007f92:	106d      	asrs	r5, r5, #1
 8007f94:	3608      	adds	r6, #8
 8007f96:	e75b      	b.n	8007e50 <_dtoa_r+0x3cc>
 8007f98:	9b04      	ldr	r3, [sp, #16]
 8007f9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f9e:	e77f      	b.n	8007ea0 <_dtoa_r+0x41c>
 8007fa0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007fa2:	4b7a      	ldr	r3, [pc, #488]	@ (800818c <_dtoa_r+0x708>)
 8007fa4:	3a01      	subs	r2, #1
 8007fa6:	00d2      	lsls	r2, r2, #3
 8007fa8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007faa:	189b      	adds	r3, r3, r2
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	d04c      	beq.n	800804e <_dtoa_r+0x5ca>
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	497c      	ldr	r1, [pc, #496]	@ (80081a8 <_dtoa_r+0x724>)
 8007fb8:	f7f9 f98c 	bl	80012d4 <__aeabi_ddiv>
 8007fbc:	0032      	movs	r2, r6
 8007fbe:	003b      	movs	r3, r7
 8007fc0:	f7fa f8a8 	bl	8002114 <__aeabi_dsub>
 8007fc4:	9a08      	ldr	r2, [sp, #32]
 8007fc6:	0006      	movs	r6, r0
 8007fc8:	4694      	mov	ip, r2
 8007fca:	000f      	movs	r7, r1
 8007fcc:	9b08      	ldr	r3, [sp, #32]
 8007fce:	9316      	str	r3, [sp, #88]	@ 0x58
 8007fd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007fd2:	4463      	add	r3, ip
 8007fd4:	9311      	str	r3, [sp, #68]	@ 0x44
 8007fd6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007fd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fda:	f7fa fcc7 	bl	800296c <__aeabi_d2iz>
 8007fde:	0005      	movs	r5, r0
 8007fe0:	f7fa fd00 	bl	80029e4 <__aeabi_i2d>
 8007fe4:	0002      	movs	r2, r0
 8007fe6:	000b      	movs	r3, r1
 8007fe8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007fea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fec:	f7fa f892 	bl	8002114 <__aeabi_dsub>
 8007ff0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007ff2:	3530      	adds	r5, #48	@ 0x30
 8007ff4:	1c5c      	adds	r4, r3, #1
 8007ff6:	701d      	strb	r5, [r3, #0]
 8007ff8:	0032      	movs	r2, r6
 8007ffa:	003b      	movs	r3, r7
 8007ffc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ffe:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008000:	f7f8 fa2a 	bl	8000458 <__aeabi_dcmplt>
 8008004:	2800      	cmp	r0, #0
 8008006:	d16b      	bne.n	80080e0 <_dtoa_r+0x65c>
 8008008:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800800a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800800c:	2000      	movs	r0, #0
 800800e:	4961      	ldr	r1, [pc, #388]	@ (8008194 <_dtoa_r+0x710>)
 8008010:	f7fa f880 	bl	8002114 <__aeabi_dsub>
 8008014:	0032      	movs	r2, r6
 8008016:	003b      	movs	r3, r7
 8008018:	f7f8 fa1e 	bl	8000458 <__aeabi_dcmplt>
 800801c:	2800      	cmp	r0, #0
 800801e:	d000      	beq.n	8008022 <_dtoa_r+0x59e>
 8008020:	e0c6      	b.n	80081b0 <_dtoa_r+0x72c>
 8008022:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008024:	42a3      	cmp	r3, r4
 8008026:	d100      	bne.n	800802a <_dtoa_r+0x5a6>
 8008028:	e765      	b.n	8007ef6 <_dtoa_r+0x472>
 800802a:	2200      	movs	r2, #0
 800802c:	0030      	movs	r0, r6
 800802e:	0039      	movs	r1, r7
 8008030:	4b59      	ldr	r3, [pc, #356]	@ (8008198 <_dtoa_r+0x714>)
 8008032:	f7f9 fd89 	bl	8001b48 <__aeabi_dmul>
 8008036:	2200      	movs	r2, #0
 8008038:	0006      	movs	r6, r0
 800803a:	000f      	movs	r7, r1
 800803c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800803e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008040:	4b55      	ldr	r3, [pc, #340]	@ (8008198 <_dtoa_r+0x714>)
 8008042:	f7f9 fd81 	bl	8001b48 <__aeabi_dmul>
 8008046:	9416      	str	r4, [sp, #88]	@ 0x58
 8008048:	900a      	str	r0, [sp, #40]	@ 0x28
 800804a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800804c:	e7c3      	b.n	8007fd6 <_dtoa_r+0x552>
 800804e:	0030      	movs	r0, r6
 8008050:	0039      	movs	r1, r7
 8008052:	f7f9 fd79 	bl	8001b48 <__aeabi_dmul>
 8008056:	9d08      	ldr	r5, [sp, #32]
 8008058:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800805a:	002b      	movs	r3, r5
 800805c:	4694      	mov	ip, r2
 800805e:	9016      	str	r0, [sp, #88]	@ 0x58
 8008060:	9117      	str	r1, [sp, #92]	@ 0x5c
 8008062:	4463      	add	r3, ip
 8008064:	9319      	str	r3, [sp, #100]	@ 0x64
 8008066:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800806a:	f7fa fc7f 	bl	800296c <__aeabi_d2iz>
 800806e:	0004      	movs	r4, r0
 8008070:	f7fa fcb8 	bl	80029e4 <__aeabi_i2d>
 8008074:	000b      	movs	r3, r1
 8008076:	0002      	movs	r2, r0
 8008078:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800807a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800807c:	f7fa f84a 	bl	8002114 <__aeabi_dsub>
 8008080:	3430      	adds	r4, #48	@ 0x30
 8008082:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008084:	702c      	strb	r4, [r5, #0]
 8008086:	3501      	adds	r5, #1
 8008088:	0006      	movs	r6, r0
 800808a:	000f      	movs	r7, r1
 800808c:	42ab      	cmp	r3, r5
 800808e:	d12a      	bne.n	80080e6 <_dtoa_r+0x662>
 8008090:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008092:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008094:	9b08      	ldr	r3, [sp, #32]
 8008096:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8008098:	469c      	mov	ip, r3
 800809a:	2200      	movs	r2, #0
 800809c:	4b42      	ldr	r3, [pc, #264]	@ (80081a8 <_dtoa_r+0x724>)
 800809e:	4464      	add	r4, ip
 80080a0:	f7f8 fd52 	bl	8000b48 <__aeabi_dadd>
 80080a4:	0002      	movs	r2, r0
 80080a6:	000b      	movs	r3, r1
 80080a8:	0030      	movs	r0, r6
 80080aa:	0039      	movs	r1, r7
 80080ac:	f7f8 f9e8 	bl	8000480 <__aeabi_dcmpgt>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d000      	beq.n	80080b6 <_dtoa_r+0x632>
 80080b4:	e07c      	b.n	80081b0 <_dtoa_r+0x72c>
 80080b6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80080b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80080ba:	2000      	movs	r0, #0
 80080bc:	493a      	ldr	r1, [pc, #232]	@ (80081a8 <_dtoa_r+0x724>)
 80080be:	f7fa f829 	bl	8002114 <__aeabi_dsub>
 80080c2:	0002      	movs	r2, r0
 80080c4:	000b      	movs	r3, r1
 80080c6:	0030      	movs	r0, r6
 80080c8:	0039      	movs	r1, r7
 80080ca:	f7f8 f9c5 	bl	8000458 <__aeabi_dcmplt>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d100      	bne.n	80080d4 <_dtoa_r+0x650>
 80080d2:	e710      	b.n	8007ef6 <_dtoa_r+0x472>
 80080d4:	0023      	movs	r3, r4
 80080d6:	3c01      	subs	r4, #1
 80080d8:	7822      	ldrb	r2, [r4, #0]
 80080da:	2a30      	cmp	r2, #48	@ 0x30
 80080dc:	d0fa      	beq.n	80080d4 <_dtoa_r+0x650>
 80080de:	001c      	movs	r4, r3
 80080e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080e2:	9304      	str	r3, [sp, #16]
 80080e4:	e042      	b.n	800816c <_dtoa_r+0x6e8>
 80080e6:	2200      	movs	r2, #0
 80080e8:	4b2b      	ldr	r3, [pc, #172]	@ (8008198 <_dtoa_r+0x714>)
 80080ea:	f7f9 fd2d 	bl	8001b48 <__aeabi_dmul>
 80080ee:	900a      	str	r0, [sp, #40]	@ 0x28
 80080f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80080f2:	e7b8      	b.n	8008066 <_dtoa_r+0x5e2>
 80080f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f6:	9d08      	ldr	r5, [sp, #32]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	195b      	adds	r3, r3, r5
 80080fc:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80080fe:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008100:	930a      	str	r3, [sp, #40]	@ 0x28
 8008102:	9a06      	ldr	r2, [sp, #24]
 8008104:	9b07      	ldr	r3, [sp, #28]
 8008106:	0030      	movs	r0, r6
 8008108:	0039      	movs	r1, r7
 800810a:	f7f9 f8e3 	bl	80012d4 <__aeabi_ddiv>
 800810e:	f7fa fc2d 	bl	800296c <__aeabi_d2iz>
 8008112:	9009      	str	r0, [sp, #36]	@ 0x24
 8008114:	f7fa fc66 	bl	80029e4 <__aeabi_i2d>
 8008118:	9a06      	ldr	r2, [sp, #24]
 800811a:	9b07      	ldr	r3, [sp, #28]
 800811c:	f7f9 fd14 	bl	8001b48 <__aeabi_dmul>
 8008120:	0002      	movs	r2, r0
 8008122:	000b      	movs	r3, r1
 8008124:	0030      	movs	r0, r6
 8008126:	0039      	movs	r1, r7
 8008128:	f7f9 fff4 	bl	8002114 <__aeabi_dsub>
 800812c:	002b      	movs	r3, r5
 800812e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008130:	3501      	adds	r5, #1
 8008132:	3230      	adds	r2, #48	@ 0x30
 8008134:	701a      	strb	r2, [r3, #0]
 8008136:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008138:	002c      	movs	r4, r5
 800813a:	429a      	cmp	r2, r3
 800813c:	d14b      	bne.n	80081d6 <_dtoa_r+0x752>
 800813e:	0002      	movs	r2, r0
 8008140:	000b      	movs	r3, r1
 8008142:	f7f8 fd01 	bl	8000b48 <__aeabi_dadd>
 8008146:	9a06      	ldr	r2, [sp, #24]
 8008148:	9b07      	ldr	r3, [sp, #28]
 800814a:	0006      	movs	r6, r0
 800814c:	000f      	movs	r7, r1
 800814e:	f7f8 f997 	bl	8000480 <__aeabi_dcmpgt>
 8008152:	2800      	cmp	r0, #0
 8008154:	d12a      	bne.n	80081ac <_dtoa_r+0x728>
 8008156:	9a06      	ldr	r2, [sp, #24]
 8008158:	9b07      	ldr	r3, [sp, #28]
 800815a:	0030      	movs	r0, r6
 800815c:	0039      	movs	r1, r7
 800815e:	f7f8 f975 	bl	800044c <__aeabi_dcmpeq>
 8008162:	2800      	cmp	r0, #0
 8008164:	d002      	beq.n	800816c <_dtoa_r+0x6e8>
 8008166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008168:	07dd      	lsls	r5, r3, #31
 800816a:	d41f      	bmi.n	80081ac <_dtoa_r+0x728>
 800816c:	9905      	ldr	r1, [sp, #20]
 800816e:	9803      	ldr	r0, [sp, #12]
 8008170:	f000 fb06 	bl	8008780 <_Bfree>
 8008174:	2300      	movs	r3, #0
 8008176:	7023      	strb	r3, [r4, #0]
 8008178:	9b04      	ldr	r3, [sp, #16]
 800817a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800817c:	3301      	adds	r3, #1
 800817e:	6013      	str	r3, [r2, #0]
 8008180:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008182:	2b00      	cmp	r3, #0
 8008184:	d100      	bne.n	8008188 <_dtoa_r+0x704>
 8008186:	e4c7      	b.n	8007b18 <_dtoa_r+0x94>
 8008188:	601c      	str	r4, [r3, #0]
 800818a:	e4c5      	b.n	8007b18 <_dtoa_r+0x94>
 800818c:	0800b5f0 	.word	0x0800b5f0
 8008190:	0800b5c8 	.word	0x0800b5c8
 8008194:	3ff00000 	.word	0x3ff00000
 8008198:	40240000 	.word	0x40240000
 800819c:	401c0000 	.word	0x401c0000
 80081a0:	fcc00000 	.word	0xfcc00000
 80081a4:	40140000 	.word	0x40140000
 80081a8:	3fe00000 	.word	0x3fe00000
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80081b0:	0023      	movs	r3, r4
 80081b2:	001c      	movs	r4, r3
 80081b4:	3b01      	subs	r3, #1
 80081b6:	781a      	ldrb	r2, [r3, #0]
 80081b8:	2a39      	cmp	r2, #57	@ 0x39
 80081ba:	d108      	bne.n	80081ce <_dtoa_r+0x74a>
 80081bc:	9a08      	ldr	r2, [sp, #32]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d1f7      	bne.n	80081b2 <_dtoa_r+0x72e>
 80081c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80081c4:	9908      	ldr	r1, [sp, #32]
 80081c6:	3201      	adds	r2, #1
 80081c8:	920c      	str	r2, [sp, #48]	@ 0x30
 80081ca:	2230      	movs	r2, #48	@ 0x30
 80081cc:	700a      	strb	r2, [r1, #0]
 80081ce:	781a      	ldrb	r2, [r3, #0]
 80081d0:	3201      	adds	r2, #1
 80081d2:	701a      	strb	r2, [r3, #0]
 80081d4:	e784      	b.n	80080e0 <_dtoa_r+0x65c>
 80081d6:	2200      	movs	r2, #0
 80081d8:	4bc6      	ldr	r3, [pc, #792]	@ (80084f4 <_dtoa_r+0xa70>)
 80081da:	f7f9 fcb5 	bl	8001b48 <__aeabi_dmul>
 80081de:	2200      	movs	r2, #0
 80081e0:	2300      	movs	r3, #0
 80081e2:	0006      	movs	r6, r0
 80081e4:	000f      	movs	r7, r1
 80081e6:	f7f8 f931 	bl	800044c <__aeabi_dcmpeq>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	d089      	beq.n	8008102 <_dtoa_r+0x67e>
 80081ee:	e7bd      	b.n	800816c <_dtoa_r+0x6e8>
 80081f0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80081f2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80081f4:	9c06      	ldr	r4, [sp, #24]
 80081f6:	2f00      	cmp	r7, #0
 80081f8:	d014      	beq.n	8008224 <_dtoa_r+0x7a0>
 80081fa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80081fc:	2a01      	cmp	r2, #1
 80081fe:	dd00      	ble.n	8008202 <_dtoa_r+0x77e>
 8008200:	e0e4      	b.n	80083cc <_dtoa_r+0x948>
 8008202:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008204:	2a00      	cmp	r2, #0
 8008206:	d100      	bne.n	800820a <_dtoa_r+0x786>
 8008208:	e0da      	b.n	80083c0 <_dtoa_r+0x93c>
 800820a:	4abb      	ldr	r2, [pc, #748]	@ (80084f8 <_dtoa_r+0xa74>)
 800820c:	189b      	adds	r3, r3, r2
 800820e:	9a06      	ldr	r2, [sp, #24]
 8008210:	2101      	movs	r1, #1
 8008212:	18d2      	adds	r2, r2, r3
 8008214:	9206      	str	r2, [sp, #24]
 8008216:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008218:	9803      	ldr	r0, [sp, #12]
 800821a:	18d3      	adds	r3, r2, r3
 800821c:	930d      	str	r3, [sp, #52]	@ 0x34
 800821e:	f000 fb67 	bl	80088f0 <__i2b>
 8008222:	0007      	movs	r7, r0
 8008224:	2c00      	cmp	r4, #0
 8008226:	d00e      	beq.n	8008246 <_dtoa_r+0x7c2>
 8008228:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800822a:	2b00      	cmp	r3, #0
 800822c:	dd0b      	ble.n	8008246 <_dtoa_r+0x7c2>
 800822e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008230:	0023      	movs	r3, r4
 8008232:	4294      	cmp	r4, r2
 8008234:	dd00      	ble.n	8008238 <_dtoa_r+0x7b4>
 8008236:	0013      	movs	r3, r2
 8008238:	9a06      	ldr	r2, [sp, #24]
 800823a:	1ae4      	subs	r4, r4, r3
 800823c:	1ad2      	subs	r2, r2, r3
 800823e:	9206      	str	r2, [sp, #24]
 8008240:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	930d      	str	r3, [sp, #52]	@ 0x34
 8008246:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008248:	2b00      	cmp	r3, #0
 800824a:	d021      	beq.n	8008290 <_dtoa_r+0x80c>
 800824c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800824e:	2b00      	cmp	r3, #0
 8008250:	d100      	bne.n	8008254 <_dtoa_r+0x7d0>
 8008252:	e0d3      	b.n	80083fc <_dtoa_r+0x978>
 8008254:	9e05      	ldr	r6, [sp, #20]
 8008256:	2d00      	cmp	r5, #0
 8008258:	d014      	beq.n	8008284 <_dtoa_r+0x800>
 800825a:	0039      	movs	r1, r7
 800825c:	002a      	movs	r2, r5
 800825e:	9803      	ldr	r0, [sp, #12]
 8008260:	f000 fc08 	bl	8008a74 <__pow5mult>
 8008264:	9a05      	ldr	r2, [sp, #20]
 8008266:	0001      	movs	r1, r0
 8008268:	0007      	movs	r7, r0
 800826a:	9803      	ldr	r0, [sp, #12]
 800826c:	f000 fb58 	bl	8008920 <__multiply>
 8008270:	0006      	movs	r6, r0
 8008272:	9905      	ldr	r1, [sp, #20]
 8008274:	9803      	ldr	r0, [sp, #12]
 8008276:	f000 fa83 	bl	8008780 <_Bfree>
 800827a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800827c:	9605      	str	r6, [sp, #20]
 800827e:	1b5b      	subs	r3, r3, r5
 8008280:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008282:	d005      	beq.n	8008290 <_dtoa_r+0x80c>
 8008284:	0031      	movs	r1, r6
 8008286:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008288:	9803      	ldr	r0, [sp, #12]
 800828a:	f000 fbf3 	bl	8008a74 <__pow5mult>
 800828e:	9005      	str	r0, [sp, #20]
 8008290:	2101      	movs	r1, #1
 8008292:	9803      	ldr	r0, [sp, #12]
 8008294:	f000 fb2c 	bl	80088f0 <__i2b>
 8008298:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800829a:	0006      	movs	r6, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d100      	bne.n	80082a2 <_dtoa_r+0x81e>
 80082a0:	e1bc      	b.n	800861c <_dtoa_r+0xb98>
 80082a2:	001a      	movs	r2, r3
 80082a4:	0001      	movs	r1, r0
 80082a6:	9803      	ldr	r0, [sp, #12]
 80082a8:	f000 fbe4 	bl	8008a74 <__pow5mult>
 80082ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082ae:	0006      	movs	r6, r0
 80082b0:	2500      	movs	r5, #0
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	dc16      	bgt.n	80082e4 <_dtoa_r+0x860>
 80082b6:	2500      	movs	r5, #0
 80082b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082ba:	42ab      	cmp	r3, r5
 80082bc:	d10e      	bne.n	80082dc <_dtoa_r+0x858>
 80082be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082c0:	031b      	lsls	r3, r3, #12
 80082c2:	42ab      	cmp	r3, r5
 80082c4:	d10a      	bne.n	80082dc <_dtoa_r+0x858>
 80082c6:	4b8d      	ldr	r3, [pc, #564]	@ (80084fc <_dtoa_r+0xa78>)
 80082c8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80082ca:	4213      	tst	r3, r2
 80082cc:	d006      	beq.n	80082dc <_dtoa_r+0x858>
 80082ce:	9b06      	ldr	r3, [sp, #24]
 80082d0:	3501      	adds	r5, #1
 80082d2:	3301      	adds	r3, #1
 80082d4:	9306      	str	r3, [sp, #24]
 80082d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d8:	3301      	adds	r3, #1
 80082da:	930d      	str	r3, [sp, #52]	@ 0x34
 80082dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082de:	2001      	movs	r0, #1
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d008      	beq.n	80082f6 <_dtoa_r+0x872>
 80082e4:	6933      	ldr	r3, [r6, #16]
 80082e6:	3303      	adds	r3, #3
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	18f3      	adds	r3, r6, r3
 80082ec:	6858      	ldr	r0, [r3, #4]
 80082ee:	f000 faaf 	bl	8008850 <__hi0bits>
 80082f2:	2320      	movs	r3, #32
 80082f4:	1a18      	subs	r0, r3, r0
 80082f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082f8:	1818      	adds	r0, r3, r0
 80082fa:	0002      	movs	r2, r0
 80082fc:	231f      	movs	r3, #31
 80082fe:	401a      	ands	r2, r3
 8008300:	4218      	tst	r0, r3
 8008302:	d100      	bne.n	8008306 <_dtoa_r+0x882>
 8008304:	e081      	b.n	800840a <_dtoa_r+0x986>
 8008306:	3301      	adds	r3, #1
 8008308:	1a9b      	subs	r3, r3, r2
 800830a:	2b04      	cmp	r3, #4
 800830c:	dd79      	ble.n	8008402 <_dtoa_r+0x97e>
 800830e:	231c      	movs	r3, #28
 8008310:	1a9b      	subs	r3, r3, r2
 8008312:	9a06      	ldr	r2, [sp, #24]
 8008314:	18e4      	adds	r4, r4, r3
 8008316:	18d2      	adds	r2, r2, r3
 8008318:	9206      	str	r2, [sp, #24]
 800831a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800831c:	18d3      	adds	r3, r2, r3
 800831e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008320:	9b06      	ldr	r3, [sp, #24]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd05      	ble.n	8008332 <_dtoa_r+0x8ae>
 8008326:	001a      	movs	r2, r3
 8008328:	9905      	ldr	r1, [sp, #20]
 800832a:	9803      	ldr	r0, [sp, #12]
 800832c:	f000 fbfe 	bl	8008b2c <__lshift>
 8008330:	9005      	str	r0, [sp, #20]
 8008332:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008334:	2b00      	cmp	r3, #0
 8008336:	dd05      	ble.n	8008344 <_dtoa_r+0x8c0>
 8008338:	0031      	movs	r1, r6
 800833a:	001a      	movs	r2, r3
 800833c:	9803      	ldr	r0, [sp, #12]
 800833e:	f000 fbf5 	bl	8008b2c <__lshift>
 8008342:	0006      	movs	r6, r0
 8008344:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008346:	2b00      	cmp	r3, #0
 8008348:	d061      	beq.n	800840e <_dtoa_r+0x98a>
 800834a:	0031      	movs	r1, r6
 800834c:	9805      	ldr	r0, [sp, #20]
 800834e:	f000 fc59 	bl	8008c04 <__mcmp>
 8008352:	2800      	cmp	r0, #0
 8008354:	da5b      	bge.n	800840e <_dtoa_r+0x98a>
 8008356:	9b04      	ldr	r3, [sp, #16]
 8008358:	220a      	movs	r2, #10
 800835a:	3b01      	subs	r3, #1
 800835c:	930c      	str	r3, [sp, #48]	@ 0x30
 800835e:	9905      	ldr	r1, [sp, #20]
 8008360:	2300      	movs	r3, #0
 8008362:	9803      	ldr	r0, [sp, #12]
 8008364:	f000 fa30 	bl	80087c8 <__multadd>
 8008368:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800836a:	9005      	str	r0, [sp, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d100      	bne.n	8008372 <_dtoa_r+0x8ee>
 8008370:	e15b      	b.n	800862a <_dtoa_r+0xba6>
 8008372:	2300      	movs	r3, #0
 8008374:	0039      	movs	r1, r7
 8008376:	220a      	movs	r2, #10
 8008378:	9803      	ldr	r0, [sp, #12]
 800837a:	f000 fa25 	bl	80087c8 <__multadd>
 800837e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008380:	0007      	movs	r7, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	dc4d      	bgt.n	8008422 <_dtoa_r+0x99e>
 8008386:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008388:	2b02      	cmp	r3, #2
 800838a:	dd46      	ble.n	800841a <_dtoa_r+0x996>
 800838c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800838e:	2b00      	cmp	r3, #0
 8008390:	d000      	beq.n	8008394 <_dtoa_r+0x910>
 8008392:	e5db      	b.n	8007f4c <_dtoa_r+0x4c8>
 8008394:	0031      	movs	r1, r6
 8008396:	2205      	movs	r2, #5
 8008398:	9803      	ldr	r0, [sp, #12]
 800839a:	f000 fa15 	bl	80087c8 <__multadd>
 800839e:	0006      	movs	r6, r0
 80083a0:	0001      	movs	r1, r0
 80083a2:	9805      	ldr	r0, [sp, #20]
 80083a4:	f000 fc2e 	bl	8008c04 <__mcmp>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	dc00      	bgt.n	80083ae <_dtoa_r+0x92a>
 80083ac:	e5ce      	b.n	8007f4c <_dtoa_r+0x4c8>
 80083ae:	9b08      	ldr	r3, [sp, #32]
 80083b0:	9a08      	ldr	r2, [sp, #32]
 80083b2:	1c5c      	adds	r4, r3, #1
 80083b4:	2331      	movs	r3, #49	@ 0x31
 80083b6:	7013      	strb	r3, [r2, #0]
 80083b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083ba:	3301      	adds	r3, #1
 80083bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80083be:	e5c9      	b.n	8007f54 <_dtoa_r+0x4d0>
 80083c0:	2336      	movs	r3, #54	@ 0x36
 80083c2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80083c4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80083c6:	1a9b      	subs	r3, r3, r2
 80083c8:	9c06      	ldr	r4, [sp, #24]
 80083ca:	e720      	b.n	800820e <_dtoa_r+0x78a>
 80083cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ce:	1e5d      	subs	r5, r3, #1
 80083d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083d2:	42ab      	cmp	r3, r5
 80083d4:	db08      	blt.n	80083e8 <_dtoa_r+0x964>
 80083d6:	1b5d      	subs	r5, r3, r5
 80083d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083da:	2b00      	cmp	r3, #0
 80083dc:	daf4      	bge.n	80083c8 <_dtoa_r+0x944>
 80083de:	9b06      	ldr	r3, [sp, #24]
 80083e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083e2:	1a9c      	subs	r4, r3, r2
 80083e4:	2300      	movs	r3, #0
 80083e6:	e712      	b.n	800820e <_dtoa_r+0x78a>
 80083e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083ea:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80083ec:	1aeb      	subs	r3, r5, r3
 80083ee:	18d3      	adds	r3, r2, r3
 80083f0:	9314      	str	r3, [sp, #80]	@ 0x50
 80083f2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80083f4:	9c06      	ldr	r4, [sp, #24]
 80083f6:	2500      	movs	r5, #0
 80083f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083fa:	e708      	b.n	800820e <_dtoa_r+0x78a>
 80083fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80083fe:	9905      	ldr	r1, [sp, #20]
 8008400:	e742      	b.n	8008288 <_dtoa_r+0x804>
 8008402:	2b04      	cmp	r3, #4
 8008404:	d08c      	beq.n	8008320 <_dtoa_r+0x89c>
 8008406:	331c      	adds	r3, #28
 8008408:	e783      	b.n	8008312 <_dtoa_r+0x88e>
 800840a:	0013      	movs	r3, r2
 800840c:	e7fb      	b.n	8008406 <_dtoa_r+0x982>
 800840e:	9b04      	ldr	r3, [sp, #16]
 8008410:	930c      	str	r3, [sp, #48]	@ 0x30
 8008412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008414:	930e      	str	r3, [sp, #56]	@ 0x38
 8008416:	2b00      	cmp	r3, #0
 8008418:	ddb5      	ble.n	8008386 <_dtoa_r+0x902>
 800841a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800841c:	2b00      	cmp	r3, #0
 800841e:	d100      	bne.n	8008422 <_dtoa_r+0x99e>
 8008420:	e107      	b.n	8008632 <_dtoa_r+0xbae>
 8008422:	2c00      	cmp	r4, #0
 8008424:	dd05      	ble.n	8008432 <_dtoa_r+0x9ae>
 8008426:	0039      	movs	r1, r7
 8008428:	0022      	movs	r2, r4
 800842a:	9803      	ldr	r0, [sp, #12]
 800842c:	f000 fb7e 	bl	8008b2c <__lshift>
 8008430:	0007      	movs	r7, r0
 8008432:	9704      	str	r7, [sp, #16]
 8008434:	2d00      	cmp	r5, #0
 8008436:	d020      	beq.n	800847a <_dtoa_r+0x9f6>
 8008438:	6879      	ldr	r1, [r7, #4]
 800843a:	9803      	ldr	r0, [sp, #12]
 800843c:	f000 f95c 	bl	80086f8 <_Balloc>
 8008440:	1e04      	subs	r4, r0, #0
 8008442:	d10c      	bne.n	800845e <_dtoa_r+0x9da>
 8008444:	0022      	movs	r2, r4
 8008446:	4b2e      	ldr	r3, [pc, #184]	@ (8008500 <_dtoa_r+0xa7c>)
 8008448:	482e      	ldr	r0, [pc, #184]	@ (8008504 <_dtoa_r+0xa80>)
 800844a:	492f      	ldr	r1, [pc, #188]	@ (8008508 <_dtoa_r+0xa84>)
 800844c:	f7ff fb2f 	bl	8007aae <_dtoa_r+0x2a>
 8008450:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008452:	0037      	movs	r7, r6
 8008454:	e7ab      	b.n	80083ae <_dtoa_r+0x92a>
 8008456:	9b04      	ldr	r3, [sp, #16]
 8008458:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800845a:	930c      	str	r3, [sp, #48]	@ 0x30
 800845c:	e7f9      	b.n	8008452 <_dtoa_r+0x9ce>
 800845e:	0039      	movs	r1, r7
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	310c      	adds	r1, #12
 8008464:	3202      	adds	r2, #2
 8008466:	0092      	lsls	r2, r2, #2
 8008468:	300c      	adds	r0, #12
 800846a:	f7ff fa7d 	bl	8007968 <memcpy>
 800846e:	2201      	movs	r2, #1
 8008470:	0021      	movs	r1, r4
 8008472:	9803      	ldr	r0, [sp, #12]
 8008474:	f000 fb5a 	bl	8008b2c <__lshift>
 8008478:	9004      	str	r0, [sp, #16]
 800847a:	9b08      	ldr	r3, [sp, #32]
 800847c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800847e:	9306      	str	r3, [sp, #24]
 8008480:	3b01      	subs	r3, #1
 8008482:	189b      	adds	r3, r3, r2
 8008484:	2201      	movs	r2, #1
 8008486:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800848a:	4013      	ands	r3, r2
 800848c:	930e      	str	r3, [sp, #56]	@ 0x38
 800848e:	0031      	movs	r1, r6
 8008490:	9805      	ldr	r0, [sp, #20]
 8008492:	f7ff fa72 	bl	800797a <quorem>
 8008496:	0039      	movs	r1, r7
 8008498:	0005      	movs	r5, r0
 800849a:	900a      	str	r0, [sp, #40]	@ 0x28
 800849c:	9805      	ldr	r0, [sp, #20]
 800849e:	f000 fbb1 	bl	8008c04 <__mcmp>
 80084a2:	9a04      	ldr	r2, [sp, #16]
 80084a4:	900d      	str	r0, [sp, #52]	@ 0x34
 80084a6:	0031      	movs	r1, r6
 80084a8:	9803      	ldr	r0, [sp, #12]
 80084aa:	f000 fbc7 	bl	8008c3c <__mdiff>
 80084ae:	2201      	movs	r2, #1
 80084b0:	68c3      	ldr	r3, [r0, #12]
 80084b2:	0004      	movs	r4, r0
 80084b4:	3530      	adds	r5, #48	@ 0x30
 80084b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d104      	bne.n	80084c6 <_dtoa_r+0xa42>
 80084bc:	0001      	movs	r1, r0
 80084be:	9805      	ldr	r0, [sp, #20]
 80084c0:	f000 fba0 	bl	8008c04 <__mcmp>
 80084c4:	9009      	str	r0, [sp, #36]	@ 0x24
 80084c6:	0021      	movs	r1, r4
 80084c8:	9803      	ldr	r0, [sp, #12]
 80084ca:	f000 f959 	bl	8008780 <_Bfree>
 80084ce:	9b06      	ldr	r3, [sp, #24]
 80084d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80084d2:	1c5c      	adds	r4, r3, #1
 80084d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d6:	4313      	orrs	r3, r2
 80084d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084da:	4313      	orrs	r3, r2
 80084dc:	d116      	bne.n	800850c <_dtoa_r+0xa88>
 80084de:	2d39      	cmp	r5, #57	@ 0x39
 80084e0:	d02f      	beq.n	8008542 <_dtoa_r+0xabe>
 80084e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	dd01      	ble.n	80084ec <_dtoa_r+0xa68>
 80084e8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80084ea:	3531      	adds	r5, #49	@ 0x31
 80084ec:	9b06      	ldr	r3, [sp, #24]
 80084ee:	701d      	strb	r5, [r3, #0]
 80084f0:	e532      	b.n	8007f58 <_dtoa_r+0x4d4>
 80084f2:	46c0      	nop			@ (mov r8, r8)
 80084f4:	40240000 	.word	0x40240000
 80084f8:	00000433 	.word	0x00000433
 80084fc:	7ff00000 	.word	0x7ff00000
 8008500:	0800b4f8 	.word	0x0800b4f8
 8008504:	0800b4a0 	.word	0x0800b4a0
 8008508:	000002ef 	.word	0x000002ef
 800850c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800850e:	2b00      	cmp	r3, #0
 8008510:	db04      	blt.n	800851c <_dtoa_r+0xa98>
 8008512:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008514:	4313      	orrs	r3, r2
 8008516:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008518:	4313      	orrs	r3, r2
 800851a:	d11e      	bne.n	800855a <_dtoa_r+0xad6>
 800851c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800851e:	2b00      	cmp	r3, #0
 8008520:	dde4      	ble.n	80084ec <_dtoa_r+0xa68>
 8008522:	9905      	ldr	r1, [sp, #20]
 8008524:	2201      	movs	r2, #1
 8008526:	9803      	ldr	r0, [sp, #12]
 8008528:	f000 fb00 	bl	8008b2c <__lshift>
 800852c:	0031      	movs	r1, r6
 800852e:	9005      	str	r0, [sp, #20]
 8008530:	f000 fb68 	bl	8008c04 <__mcmp>
 8008534:	2800      	cmp	r0, #0
 8008536:	dc02      	bgt.n	800853e <_dtoa_r+0xaba>
 8008538:	d1d8      	bne.n	80084ec <_dtoa_r+0xa68>
 800853a:	07eb      	lsls	r3, r5, #31
 800853c:	d5d6      	bpl.n	80084ec <_dtoa_r+0xa68>
 800853e:	2d39      	cmp	r5, #57	@ 0x39
 8008540:	d1d2      	bne.n	80084e8 <_dtoa_r+0xa64>
 8008542:	2339      	movs	r3, #57	@ 0x39
 8008544:	9a06      	ldr	r2, [sp, #24]
 8008546:	7013      	strb	r3, [r2, #0]
 8008548:	0023      	movs	r3, r4
 800854a:	001c      	movs	r4, r3
 800854c:	3b01      	subs	r3, #1
 800854e:	781a      	ldrb	r2, [r3, #0]
 8008550:	2a39      	cmp	r2, #57	@ 0x39
 8008552:	d050      	beq.n	80085f6 <_dtoa_r+0xb72>
 8008554:	3201      	adds	r2, #1
 8008556:	701a      	strb	r2, [r3, #0]
 8008558:	e4fe      	b.n	8007f58 <_dtoa_r+0x4d4>
 800855a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	dd03      	ble.n	8008568 <_dtoa_r+0xae4>
 8008560:	2d39      	cmp	r5, #57	@ 0x39
 8008562:	d0ee      	beq.n	8008542 <_dtoa_r+0xabe>
 8008564:	3501      	adds	r5, #1
 8008566:	e7c1      	b.n	80084ec <_dtoa_r+0xa68>
 8008568:	9b06      	ldr	r3, [sp, #24]
 800856a:	9a06      	ldr	r2, [sp, #24]
 800856c:	701d      	strb	r5, [r3, #0]
 800856e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008570:	4293      	cmp	r3, r2
 8008572:	d02b      	beq.n	80085cc <_dtoa_r+0xb48>
 8008574:	2300      	movs	r3, #0
 8008576:	220a      	movs	r2, #10
 8008578:	9905      	ldr	r1, [sp, #20]
 800857a:	9803      	ldr	r0, [sp, #12]
 800857c:	f000 f924 	bl	80087c8 <__multadd>
 8008580:	9b04      	ldr	r3, [sp, #16]
 8008582:	9005      	str	r0, [sp, #20]
 8008584:	429f      	cmp	r7, r3
 8008586:	d109      	bne.n	800859c <_dtoa_r+0xb18>
 8008588:	0039      	movs	r1, r7
 800858a:	2300      	movs	r3, #0
 800858c:	220a      	movs	r2, #10
 800858e:	9803      	ldr	r0, [sp, #12]
 8008590:	f000 f91a 	bl	80087c8 <__multadd>
 8008594:	0007      	movs	r7, r0
 8008596:	9004      	str	r0, [sp, #16]
 8008598:	9406      	str	r4, [sp, #24]
 800859a:	e778      	b.n	800848e <_dtoa_r+0xa0a>
 800859c:	0039      	movs	r1, r7
 800859e:	2300      	movs	r3, #0
 80085a0:	220a      	movs	r2, #10
 80085a2:	9803      	ldr	r0, [sp, #12]
 80085a4:	f000 f910 	bl	80087c8 <__multadd>
 80085a8:	2300      	movs	r3, #0
 80085aa:	0007      	movs	r7, r0
 80085ac:	220a      	movs	r2, #10
 80085ae:	9904      	ldr	r1, [sp, #16]
 80085b0:	9803      	ldr	r0, [sp, #12]
 80085b2:	f000 f909 	bl	80087c8 <__multadd>
 80085b6:	9004      	str	r0, [sp, #16]
 80085b8:	e7ee      	b.n	8008598 <_dtoa_r+0xb14>
 80085ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085bc:	2401      	movs	r4, #1
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dd00      	ble.n	80085c4 <_dtoa_r+0xb40>
 80085c2:	001c      	movs	r4, r3
 80085c4:	9704      	str	r7, [sp, #16]
 80085c6:	2700      	movs	r7, #0
 80085c8:	9b08      	ldr	r3, [sp, #32]
 80085ca:	191c      	adds	r4, r3, r4
 80085cc:	9905      	ldr	r1, [sp, #20]
 80085ce:	2201      	movs	r2, #1
 80085d0:	9803      	ldr	r0, [sp, #12]
 80085d2:	f000 faab 	bl	8008b2c <__lshift>
 80085d6:	0031      	movs	r1, r6
 80085d8:	9005      	str	r0, [sp, #20]
 80085da:	f000 fb13 	bl	8008c04 <__mcmp>
 80085de:	2800      	cmp	r0, #0
 80085e0:	dcb2      	bgt.n	8008548 <_dtoa_r+0xac4>
 80085e2:	d101      	bne.n	80085e8 <_dtoa_r+0xb64>
 80085e4:	07ed      	lsls	r5, r5, #31
 80085e6:	d4af      	bmi.n	8008548 <_dtoa_r+0xac4>
 80085e8:	0023      	movs	r3, r4
 80085ea:	001c      	movs	r4, r3
 80085ec:	3b01      	subs	r3, #1
 80085ee:	781a      	ldrb	r2, [r3, #0]
 80085f0:	2a30      	cmp	r2, #48	@ 0x30
 80085f2:	d0fa      	beq.n	80085ea <_dtoa_r+0xb66>
 80085f4:	e4b0      	b.n	8007f58 <_dtoa_r+0x4d4>
 80085f6:	9a08      	ldr	r2, [sp, #32]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d1a6      	bne.n	800854a <_dtoa_r+0xac6>
 80085fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085fe:	3301      	adds	r3, #1
 8008600:	930c      	str	r3, [sp, #48]	@ 0x30
 8008602:	2331      	movs	r3, #49	@ 0x31
 8008604:	7013      	strb	r3, [r2, #0]
 8008606:	e4a7      	b.n	8007f58 <_dtoa_r+0x4d4>
 8008608:	4b14      	ldr	r3, [pc, #80]	@ (800865c <_dtoa_r+0xbd8>)
 800860a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800860c:	9308      	str	r3, [sp, #32]
 800860e:	4b14      	ldr	r3, [pc, #80]	@ (8008660 <_dtoa_r+0xbdc>)
 8008610:	2a00      	cmp	r2, #0
 8008612:	d001      	beq.n	8008618 <_dtoa_r+0xb94>
 8008614:	f7ff fa7e 	bl	8007b14 <_dtoa_r+0x90>
 8008618:	f7ff fa7e 	bl	8007b18 <_dtoa_r+0x94>
 800861c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800861e:	2b01      	cmp	r3, #1
 8008620:	dc00      	bgt.n	8008624 <_dtoa_r+0xba0>
 8008622:	e648      	b.n	80082b6 <_dtoa_r+0x832>
 8008624:	2001      	movs	r0, #1
 8008626:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008628:	e665      	b.n	80082f6 <_dtoa_r+0x872>
 800862a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800862c:	2b00      	cmp	r3, #0
 800862e:	dc00      	bgt.n	8008632 <_dtoa_r+0xbae>
 8008630:	e6a9      	b.n	8008386 <_dtoa_r+0x902>
 8008632:	2400      	movs	r4, #0
 8008634:	0031      	movs	r1, r6
 8008636:	9805      	ldr	r0, [sp, #20]
 8008638:	f7ff f99f 	bl	800797a <quorem>
 800863c:	9b08      	ldr	r3, [sp, #32]
 800863e:	3030      	adds	r0, #48	@ 0x30
 8008640:	5518      	strb	r0, [r3, r4]
 8008642:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008644:	3401      	adds	r4, #1
 8008646:	0005      	movs	r5, r0
 8008648:	42a3      	cmp	r3, r4
 800864a:	ddb6      	ble.n	80085ba <_dtoa_r+0xb36>
 800864c:	2300      	movs	r3, #0
 800864e:	220a      	movs	r2, #10
 8008650:	9905      	ldr	r1, [sp, #20]
 8008652:	9803      	ldr	r0, [sp, #12]
 8008654:	f000 f8b8 	bl	80087c8 <__multadd>
 8008658:	9005      	str	r0, [sp, #20]
 800865a:	e7eb      	b.n	8008634 <_dtoa_r+0xbb0>
 800865c:	0800b47c 	.word	0x0800b47c
 8008660:	0800b484 	.word	0x0800b484

08008664 <_free_r>:
 8008664:	b570      	push	{r4, r5, r6, lr}
 8008666:	0005      	movs	r5, r0
 8008668:	1e0c      	subs	r4, r1, #0
 800866a:	d010      	beq.n	800868e <_free_r+0x2a>
 800866c:	3c04      	subs	r4, #4
 800866e:	6823      	ldr	r3, [r4, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	da00      	bge.n	8008676 <_free_r+0x12>
 8008674:	18e4      	adds	r4, r4, r3
 8008676:	0028      	movs	r0, r5
 8008678:	f7fe fb30 	bl	8006cdc <__malloc_lock>
 800867c:	4a1d      	ldr	r2, [pc, #116]	@ (80086f4 <_free_r+0x90>)
 800867e:	6813      	ldr	r3, [r2, #0]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d105      	bne.n	8008690 <_free_r+0x2c>
 8008684:	6063      	str	r3, [r4, #4]
 8008686:	6014      	str	r4, [r2, #0]
 8008688:	0028      	movs	r0, r5
 800868a:	f7fe fb2f 	bl	8006cec <__malloc_unlock>
 800868e:	bd70      	pop	{r4, r5, r6, pc}
 8008690:	42a3      	cmp	r3, r4
 8008692:	d908      	bls.n	80086a6 <_free_r+0x42>
 8008694:	6820      	ldr	r0, [r4, #0]
 8008696:	1821      	adds	r1, r4, r0
 8008698:	428b      	cmp	r3, r1
 800869a:	d1f3      	bne.n	8008684 <_free_r+0x20>
 800869c:	6819      	ldr	r1, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	1809      	adds	r1, r1, r0
 80086a2:	6021      	str	r1, [r4, #0]
 80086a4:	e7ee      	b.n	8008684 <_free_r+0x20>
 80086a6:	001a      	movs	r2, r3
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <_free_r+0x4e>
 80086ae:	42a3      	cmp	r3, r4
 80086b0:	d9f9      	bls.n	80086a6 <_free_r+0x42>
 80086b2:	6811      	ldr	r1, [r2, #0]
 80086b4:	1850      	adds	r0, r2, r1
 80086b6:	42a0      	cmp	r0, r4
 80086b8:	d10b      	bne.n	80086d2 <_free_r+0x6e>
 80086ba:	6820      	ldr	r0, [r4, #0]
 80086bc:	1809      	adds	r1, r1, r0
 80086be:	1850      	adds	r0, r2, r1
 80086c0:	6011      	str	r1, [r2, #0]
 80086c2:	4283      	cmp	r3, r0
 80086c4:	d1e0      	bne.n	8008688 <_free_r+0x24>
 80086c6:	6818      	ldr	r0, [r3, #0]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	1841      	adds	r1, r0, r1
 80086cc:	6011      	str	r1, [r2, #0]
 80086ce:	6053      	str	r3, [r2, #4]
 80086d0:	e7da      	b.n	8008688 <_free_r+0x24>
 80086d2:	42a0      	cmp	r0, r4
 80086d4:	d902      	bls.n	80086dc <_free_r+0x78>
 80086d6:	230c      	movs	r3, #12
 80086d8:	602b      	str	r3, [r5, #0]
 80086da:	e7d5      	b.n	8008688 <_free_r+0x24>
 80086dc:	6820      	ldr	r0, [r4, #0]
 80086de:	1821      	adds	r1, r4, r0
 80086e0:	428b      	cmp	r3, r1
 80086e2:	d103      	bne.n	80086ec <_free_r+0x88>
 80086e4:	6819      	ldr	r1, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	1809      	adds	r1, r1, r0
 80086ea:	6021      	str	r1, [r4, #0]
 80086ec:	6063      	str	r3, [r4, #4]
 80086ee:	6054      	str	r4, [r2, #4]
 80086f0:	e7ca      	b.n	8008688 <_free_r+0x24>
 80086f2:	46c0      	nop			@ (mov r8, r8)
 80086f4:	2000053c 	.word	0x2000053c

080086f8 <_Balloc>:
 80086f8:	b570      	push	{r4, r5, r6, lr}
 80086fa:	69c5      	ldr	r5, [r0, #28]
 80086fc:	0006      	movs	r6, r0
 80086fe:	000c      	movs	r4, r1
 8008700:	2d00      	cmp	r5, #0
 8008702:	d10e      	bne.n	8008722 <_Balloc+0x2a>
 8008704:	2010      	movs	r0, #16
 8008706:	f7fe fa3d 	bl	8006b84 <malloc>
 800870a:	1e02      	subs	r2, r0, #0
 800870c:	61f0      	str	r0, [r6, #28]
 800870e:	d104      	bne.n	800871a <_Balloc+0x22>
 8008710:	216b      	movs	r1, #107	@ 0x6b
 8008712:	4b19      	ldr	r3, [pc, #100]	@ (8008778 <_Balloc+0x80>)
 8008714:	4819      	ldr	r0, [pc, #100]	@ (800877c <_Balloc+0x84>)
 8008716:	f000 fdad 	bl	8009274 <__assert_func>
 800871a:	6045      	str	r5, [r0, #4]
 800871c:	6085      	str	r5, [r0, #8]
 800871e:	6005      	str	r5, [r0, #0]
 8008720:	60c5      	str	r5, [r0, #12]
 8008722:	69f5      	ldr	r5, [r6, #28]
 8008724:	68eb      	ldr	r3, [r5, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d013      	beq.n	8008752 <_Balloc+0x5a>
 800872a:	69f3      	ldr	r3, [r6, #28]
 800872c:	00a2      	lsls	r2, r4, #2
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	189b      	adds	r3, r3, r2
 8008732:	6818      	ldr	r0, [r3, #0]
 8008734:	2800      	cmp	r0, #0
 8008736:	d118      	bne.n	800876a <_Balloc+0x72>
 8008738:	2101      	movs	r1, #1
 800873a:	000d      	movs	r5, r1
 800873c:	40a5      	lsls	r5, r4
 800873e:	1d6a      	adds	r2, r5, #5
 8008740:	0030      	movs	r0, r6
 8008742:	0092      	lsls	r2, r2, #2
 8008744:	f000 fdb4 	bl	80092b0 <_calloc_r>
 8008748:	2800      	cmp	r0, #0
 800874a:	d00c      	beq.n	8008766 <_Balloc+0x6e>
 800874c:	6044      	str	r4, [r0, #4]
 800874e:	6085      	str	r5, [r0, #8]
 8008750:	e00d      	b.n	800876e <_Balloc+0x76>
 8008752:	2221      	movs	r2, #33	@ 0x21
 8008754:	2104      	movs	r1, #4
 8008756:	0030      	movs	r0, r6
 8008758:	f000 fdaa 	bl	80092b0 <_calloc_r>
 800875c:	69f3      	ldr	r3, [r6, #28]
 800875e:	60e8      	str	r0, [r5, #12]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e1      	bne.n	800872a <_Balloc+0x32>
 8008766:	2000      	movs	r0, #0
 8008768:	bd70      	pop	{r4, r5, r6, pc}
 800876a:	6802      	ldr	r2, [r0, #0]
 800876c:	601a      	str	r2, [r3, #0]
 800876e:	2300      	movs	r3, #0
 8008770:	6103      	str	r3, [r0, #16]
 8008772:	60c3      	str	r3, [r0, #12]
 8008774:	e7f8      	b.n	8008768 <_Balloc+0x70>
 8008776:	46c0      	nop			@ (mov r8, r8)
 8008778:	0800b489 	.word	0x0800b489
 800877c:	0800b509 	.word	0x0800b509

08008780 <_Bfree>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	69c6      	ldr	r6, [r0, #28]
 8008784:	0005      	movs	r5, r0
 8008786:	000c      	movs	r4, r1
 8008788:	2e00      	cmp	r6, #0
 800878a:	d10e      	bne.n	80087aa <_Bfree+0x2a>
 800878c:	2010      	movs	r0, #16
 800878e:	f7fe f9f9 	bl	8006b84 <malloc>
 8008792:	1e02      	subs	r2, r0, #0
 8008794:	61e8      	str	r0, [r5, #28]
 8008796:	d104      	bne.n	80087a2 <_Bfree+0x22>
 8008798:	218f      	movs	r1, #143	@ 0x8f
 800879a:	4b09      	ldr	r3, [pc, #36]	@ (80087c0 <_Bfree+0x40>)
 800879c:	4809      	ldr	r0, [pc, #36]	@ (80087c4 <_Bfree+0x44>)
 800879e:	f000 fd69 	bl	8009274 <__assert_func>
 80087a2:	6046      	str	r6, [r0, #4]
 80087a4:	6086      	str	r6, [r0, #8]
 80087a6:	6006      	str	r6, [r0, #0]
 80087a8:	60c6      	str	r6, [r0, #12]
 80087aa:	2c00      	cmp	r4, #0
 80087ac:	d007      	beq.n	80087be <_Bfree+0x3e>
 80087ae:	69eb      	ldr	r3, [r5, #28]
 80087b0:	6862      	ldr	r2, [r4, #4]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	0092      	lsls	r2, r2, #2
 80087b6:	189b      	adds	r3, r3, r2
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	6022      	str	r2, [r4, #0]
 80087bc:	601c      	str	r4, [r3, #0]
 80087be:	bd70      	pop	{r4, r5, r6, pc}
 80087c0:	0800b489 	.word	0x0800b489
 80087c4:	0800b509 	.word	0x0800b509

080087c8 <__multadd>:
 80087c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ca:	000f      	movs	r7, r1
 80087cc:	9001      	str	r0, [sp, #4]
 80087ce:	000c      	movs	r4, r1
 80087d0:	001e      	movs	r6, r3
 80087d2:	2000      	movs	r0, #0
 80087d4:	690d      	ldr	r5, [r1, #16]
 80087d6:	3714      	adds	r7, #20
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	3001      	adds	r0, #1
 80087dc:	b299      	uxth	r1, r3
 80087de:	4351      	muls	r1, r2
 80087e0:	0c1b      	lsrs	r3, r3, #16
 80087e2:	4353      	muls	r3, r2
 80087e4:	1989      	adds	r1, r1, r6
 80087e6:	0c0e      	lsrs	r6, r1, #16
 80087e8:	199b      	adds	r3, r3, r6
 80087ea:	0c1e      	lsrs	r6, r3, #16
 80087ec:	b289      	uxth	r1, r1
 80087ee:	041b      	lsls	r3, r3, #16
 80087f0:	185b      	adds	r3, r3, r1
 80087f2:	c708      	stmia	r7!, {r3}
 80087f4:	4285      	cmp	r5, r0
 80087f6:	dcef      	bgt.n	80087d8 <__multadd+0x10>
 80087f8:	2e00      	cmp	r6, #0
 80087fa:	d022      	beq.n	8008842 <__multadd+0x7a>
 80087fc:	68a3      	ldr	r3, [r4, #8]
 80087fe:	42ab      	cmp	r3, r5
 8008800:	dc19      	bgt.n	8008836 <__multadd+0x6e>
 8008802:	6861      	ldr	r1, [r4, #4]
 8008804:	9801      	ldr	r0, [sp, #4]
 8008806:	3101      	adds	r1, #1
 8008808:	f7ff ff76 	bl	80086f8 <_Balloc>
 800880c:	1e07      	subs	r7, r0, #0
 800880e:	d105      	bne.n	800881c <__multadd+0x54>
 8008810:	003a      	movs	r2, r7
 8008812:	21ba      	movs	r1, #186	@ 0xba
 8008814:	4b0c      	ldr	r3, [pc, #48]	@ (8008848 <__multadd+0x80>)
 8008816:	480d      	ldr	r0, [pc, #52]	@ (800884c <__multadd+0x84>)
 8008818:	f000 fd2c 	bl	8009274 <__assert_func>
 800881c:	0021      	movs	r1, r4
 800881e:	6922      	ldr	r2, [r4, #16]
 8008820:	310c      	adds	r1, #12
 8008822:	3202      	adds	r2, #2
 8008824:	0092      	lsls	r2, r2, #2
 8008826:	300c      	adds	r0, #12
 8008828:	f7ff f89e 	bl	8007968 <memcpy>
 800882c:	0021      	movs	r1, r4
 800882e:	9801      	ldr	r0, [sp, #4]
 8008830:	f7ff ffa6 	bl	8008780 <_Bfree>
 8008834:	003c      	movs	r4, r7
 8008836:	1d2b      	adds	r3, r5, #4
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	18e3      	adds	r3, r4, r3
 800883c:	3501      	adds	r5, #1
 800883e:	605e      	str	r6, [r3, #4]
 8008840:	6125      	str	r5, [r4, #16]
 8008842:	0020      	movs	r0, r4
 8008844:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008846:	46c0      	nop			@ (mov r8, r8)
 8008848:	0800b4f8 	.word	0x0800b4f8
 800884c:	0800b509 	.word	0x0800b509

08008850 <__hi0bits>:
 8008850:	2280      	movs	r2, #128	@ 0x80
 8008852:	0003      	movs	r3, r0
 8008854:	0252      	lsls	r2, r2, #9
 8008856:	2000      	movs	r0, #0
 8008858:	4293      	cmp	r3, r2
 800885a:	d201      	bcs.n	8008860 <__hi0bits+0x10>
 800885c:	041b      	lsls	r3, r3, #16
 800885e:	3010      	adds	r0, #16
 8008860:	2280      	movs	r2, #128	@ 0x80
 8008862:	0452      	lsls	r2, r2, #17
 8008864:	4293      	cmp	r3, r2
 8008866:	d201      	bcs.n	800886c <__hi0bits+0x1c>
 8008868:	3008      	adds	r0, #8
 800886a:	021b      	lsls	r3, r3, #8
 800886c:	2280      	movs	r2, #128	@ 0x80
 800886e:	0552      	lsls	r2, r2, #21
 8008870:	4293      	cmp	r3, r2
 8008872:	d201      	bcs.n	8008878 <__hi0bits+0x28>
 8008874:	3004      	adds	r0, #4
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	2280      	movs	r2, #128	@ 0x80
 800887a:	05d2      	lsls	r2, r2, #23
 800887c:	4293      	cmp	r3, r2
 800887e:	d201      	bcs.n	8008884 <__hi0bits+0x34>
 8008880:	3002      	adds	r0, #2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	2b00      	cmp	r3, #0
 8008886:	db03      	blt.n	8008890 <__hi0bits+0x40>
 8008888:	3001      	adds	r0, #1
 800888a:	4213      	tst	r3, r2
 800888c:	d100      	bne.n	8008890 <__hi0bits+0x40>
 800888e:	2020      	movs	r0, #32
 8008890:	4770      	bx	lr

08008892 <__lo0bits>:
 8008892:	6803      	ldr	r3, [r0, #0]
 8008894:	0001      	movs	r1, r0
 8008896:	2207      	movs	r2, #7
 8008898:	0018      	movs	r0, r3
 800889a:	4010      	ands	r0, r2
 800889c:	4213      	tst	r3, r2
 800889e:	d00d      	beq.n	80088bc <__lo0bits+0x2a>
 80088a0:	3a06      	subs	r2, #6
 80088a2:	2000      	movs	r0, #0
 80088a4:	4213      	tst	r3, r2
 80088a6:	d105      	bne.n	80088b4 <__lo0bits+0x22>
 80088a8:	3002      	adds	r0, #2
 80088aa:	4203      	tst	r3, r0
 80088ac:	d003      	beq.n	80088b6 <__lo0bits+0x24>
 80088ae:	40d3      	lsrs	r3, r2
 80088b0:	0010      	movs	r0, r2
 80088b2:	600b      	str	r3, [r1, #0]
 80088b4:	4770      	bx	lr
 80088b6:	089b      	lsrs	r3, r3, #2
 80088b8:	600b      	str	r3, [r1, #0]
 80088ba:	e7fb      	b.n	80088b4 <__lo0bits+0x22>
 80088bc:	b29a      	uxth	r2, r3
 80088be:	2a00      	cmp	r2, #0
 80088c0:	d101      	bne.n	80088c6 <__lo0bits+0x34>
 80088c2:	2010      	movs	r0, #16
 80088c4:	0c1b      	lsrs	r3, r3, #16
 80088c6:	b2da      	uxtb	r2, r3
 80088c8:	2a00      	cmp	r2, #0
 80088ca:	d101      	bne.n	80088d0 <__lo0bits+0x3e>
 80088cc:	3008      	adds	r0, #8
 80088ce:	0a1b      	lsrs	r3, r3, #8
 80088d0:	071a      	lsls	r2, r3, #28
 80088d2:	d101      	bne.n	80088d8 <__lo0bits+0x46>
 80088d4:	3004      	adds	r0, #4
 80088d6:	091b      	lsrs	r3, r3, #4
 80088d8:	079a      	lsls	r2, r3, #30
 80088da:	d101      	bne.n	80088e0 <__lo0bits+0x4e>
 80088dc:	3002      	adds	r0, #2
 80088de:	089b      	lsrs	r3, r3, #2
 80088e0:	07da      	lsls	r2, r3, #31
 80088e2:	d4e9      	bmi.n	80088b8 <__lo0bits+0x26>
 80088e4:	3001      	adds	r0, #1
 80088e6:	085b      	lsrs	r3, r3, #1
 80088e8:	d1e6      	bne.n	80088b8 <__lo0bits+0x26>
 80088ea:	2020      	movs	r0, #32
 80088ec:	e7e2      	b.n	80088b4 <__lo0bits+0x22>
	...

080088f0 <__i2b>:
 80088f0:	b510      	push	{r4, lr}
 80088f2:	000c      	movs	r4, r1
 80088f4:	2101      	movs	r1, #1
 80088f6:	f7ff feff 	bl	80086f8 <_Balloc>
 80088fa:	2800      	cmp	r0, #0
 80088fc:	d107      	bne.n	800890e <__i2b+0x1e>
 80088fe:	2146      	movs	r1, #70	@ 0x46
 8008900:	4c05      	ldr	r4, [pc, #20]	@ (8008918 <__i2b+0x28>)
 8008902:	0002      	movs	r2, r0
 8008904:	4b05      	ldr	r3, [pc, #20]	@ (800891c <__i2b+0x2c>)
 8008906:	0020      	movs	r0, r4
 8008908:	31ff      	adds	r1, #255	@ 0xff
 800890a:	f000 fcb3 	bl	8009274 <__assert_func>
 800890e:	2301      	movs	r3, #1
 8008910:	6144      	str	r4, [r0, #20]
 8008912:	6103      	str	r3, [r0, #16]
 8008914:	bd10      	pop	{r4, pc}
 8008916:	46c0      	nop			@ (mov r8, r8)
 8008918:	0800b509 	.word	0x0800b509
 800891c:	0800b4f8 	.word	0x0800b4f8

08008920 <__multiply>:
 8008920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008922:	0014      	movs	r4, r2
 8008924:	690a      	ldr	r2, [r1, #16]
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	000d      	movs	r5, r1
 800892a:	b089      	sub	sp, #36	@ 0x24
 800892c:	429a      	cmp	r2, r3
 800892e:	db02      	blt.n	8008936 <__multiply+0x16>
 8008930:	0023      	movs	r3, r4
 8008932:	000c      	movs	r4, r1
 8008934:	001d      	movs	r5, r3
 8008936:	6927      	ldr	r7, [r4, #16]
 8008938:	692e      	ldr	r6, [r5, #16]
 800893a:	6861      	ldr	r1, [r4, #4]
 800893c:	19bb      	adds	r3, r7, r6
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	68a3      	ldr	r3, [r4, #8]
 8008942:	19ba      	adds	r2, r7, r6
 8008944:	4293      	cmp	r3, r2
 8008946:	da00      	bge.n	800894a <__multiply+0x2a>
 8008948:	3101      	adds	r1, #1
 800894a:	f7ff fed5 	bl	80086f8 <_Balloc>
 800894e:	4684      	mov	ip, r0
 8008950:	2800      	cmp	r0, #0
 8008952:	d106      	bne.n	8008962 <__multiply+0x42>
 8008954:	21b1      	movs	r1, #177	@ 0xb1
 8008956:	4662      	mov	r2, ip
 8008958:	4b44      	ldr	r3, [pc, #272]	@ (8008a6c <__multiply+0x14c>)
 800895a:	4845      	ldr	r0, [pc, #276]	@ (8008a70 <__multiply+0x150>)
 800895c:	0049      	lsls	r1, r1, #1
 800895e:	f000 fc89 	bl	8009274 <__assert_func>
 8008962:	0002      	movs	r2, r0
 8008964:	19bb      	adds	r3, r7, r6
 8008966:	3214      	adds	r2, #20
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	18d3      	adds	r3, r2, r3
 800896c:	9301      	str	r3, [sp, #4]
 800896e:	2100      	movs	r1, #0
 8008970:	0013      	movs	r3, r2
 8008972:	9801      	ldr	r0, [sp, #4]
 8008974:	4283      	cmp	r3, r0
 8008976:	d328      	bcc.n	80089ca <__multiply+0xaa>
 8008978:	0023      	movs	r3, r4
 800897a:	00bf      	lsls	r7, r7, #2
 800897c:	3314      	adds	r3, #20
 800897e:	9304      	str	r3, [sp, #16]
 8008980:	3514      	adds	r5, #20
 8008982:	19db      	adds	r3, r3, r7
 8008984:	00b6      	lsls	r6, r6, #2
 8008986:	9302      	str	r3, [sp, #8]
 8008988:	19ab      	adds	r3, r5, r6
 800898a:	9307      	str	r3, [sp, #28]
 800898c:	2304      	movs	r3, #4
 800898e:	9305      	str	r3, [sp, #20]
 8008990:	0023      	movs	r3, r4
 8008992:	9902      	ldr	r1, [sp, #8]
 8008994:	3315      	adds	r3, #21
 8008996:	4299      	cmp	r1, r3
 8008998:	d305      	bcc.n	80089a6 <__multiply+0x86>
 800899a:	1b0c      	subs	r4, r1, r4
 800899c:	3c15      	subs	r4, #21
 800899e:	08a4      	lsrs	r4, r4, #2
 80089a0:	3401      	adds	r4, #1
 80089a2:	00a3      	lsls	r3, r4, #2
 80089a4:	9305      	str	r3, [sp, #20]
 80089a6:	9b07      	ldr	r3, [sp, #28]
 80089a8:	429d      	cmp	r5, r3
 80089aa:	d310      	bcc.n	80089ce <__multiply+0xae>
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	dd05      	ble.n	80089be <__multiply+0x9e>
 80089b2:	9b01      	ldr	r3, [sp, #4]
 80089b4:	3b04      	subs	r3, #4
 80089b6:	9301      	str	r3, [sp, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d052      	beq.n	8008a64 <__multiply+0x144>
 80089be:	4663      	mov	r3, ip
 80089c0:	4660      	mov	r0, ip
 80089c2:	9a00      	ldr	r2, [sp, #0]
 80089c4:	611a      	str	r2, [r3, #16]
 80089c6:	b009      	add	sp, #36	@ 0x24
 80089c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089ca:	c302      	stmia	r3!, {r1}
 80089cc:	e7d1      	b.n	8008972 <__multiply+0x52>
 80089ce:	682c      	ldr	r4, [r5, #0]
 80089d0:	b2a4      	uxth	r4, r4
 80089d2:	2c00      	cmp	r4, #0
 80089d4:	d01f      	beq.n	8008a16 <__multiply+0xf6>
 80089d6:	2300      	movs	r3, #0
 80089d8:	0017      	movs	r7, r2
 80089da:	9e04      	ldr	r6, [sp, #16]
 80089dc:	9303      	str	r3, [sp, #12]
 80089de:	ce08      	ldmia	r6!, {r3}
 80089e0:	6839      	ldr	r1, [r7, #0]
 80089e2:	9306      	str	r3, [sp, #24]
 80089e4:	466b      	mov	r3, sp
 80089e6:	8b1b      	ldrh	r3, [r3, #24]
 80089e8:	b288      	uxth	r0, r1
 80089ea:	4363      	muls	r3, r4
 80089ec:	181b      	adds	r3, r3, r0
 80089ee:	9803      	ldr	r0, [sp, #12]
 80089f0:	0c09      	lsrs	r1, r1, #16
 80089f2:	181b      	adds	r3, r3, r0
 80089f4:	9806      	ldr	r0, [sp, #24]
 80089f6:	0c00      	lsrs	r0, r0, #16
 80089f8:	4360      	muls	r0, r4
 80089fa:	1840      	adds	r0, r0, r1
 80089fc:	0c19      	lsrs	r1, r3, #16
 80089fe:	1841      	adds	r1, r0, r1
 8008a00:	0c08      	lsrs	r0, r1, #16
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	0409      	lsls	r1, r1, #16
 8008a06:	4319      	orrs	r1, r3
 8008a08:	9b02      	ldr	r3, [sp, #8]
 8008a0a:	9003      	str	r0, [sp, #12]
 8008a0c:	c702      	stmia	r7!, {r1}
 8008a0e:	42b3      	cmp	r3, r6
 8008a10:	d8e5      	bhi.n	80089de <__multiply+0xbe>
 8008a12:	9b05      	ldr	r3, [sp, #20]
 8008a14:	50d0      	str	r0, [r2, r3]
 8008a16:	682c      	ldr	r4, [r5, #0]
 8008a18:	0c24      	lsrs	r4, r4, #16
 8008a1a:	d020      	beq.n	8008a5e <__multiply+0x13e>
 8008a1c:	2100      	movs	r1, #0
 8008a1e:	0010      	movs	r0, r2
 8008a20:	6813      	ldr	r3, [r2, #0]
 8008a22:	9e04      	ldr	r6, [sp, #16]
 8008a24:	9103      	str	r1, [sp, #12]
 8008a26:	6831      	ldr	r1, [r6, #0]
 8008a28:	6807      	ldr	r7, [r0, #0]
 8008a2a:	b289      	uxth	r1, r1
 8008a2c:	4361      	muls	r1, r4
 8008a2e:	0c3f      	lsrs	r7, r7, #16
 8008a30:	19c9      	adds	r1, r1, r7
 8008a32:	9f03      	ldr	r7, [sp, #12]
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	19c9      	adds	r1, r1, r7
 8008a38:	040f      	lsls	r7, r1, #16
 8008a3a:	431f      	orrs	r7, r3
 8008a3c:	6007      	str	r7, [r0, #0]
 8008a3e:	ce80      	ldmia	r6!, {r7}
 8008a40:	6843      	ldr	r3, [r0, #4]
 8008a42:	0c3f      	lsrs	r7, r7, #16
 8008a44:	4367      	muls	r7, r4
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	0c09      	lsrs	r1, r1, #16
 8008a4a:	18fb      	adds	r3, r7, r3
 8008a4c:	185b      	adds	r3, r3, r1
 8008a4e:	0c19      	lsrs	r1, r3, #16
 8008a50:	9103      	str	r1, [sp, #12]
 8008a52:	9902      	ldr	r1, [sp, #8]
 8008a54:	3004      	adds	r0, #4
 8008a56:	42b1      	cmp	r1, r6
 8008a58:	d8e5      	bhi.n	8008a26 <__multiply+0x106>
 8008a5a:	9905      	ldr	r1, [sp, #20]
 8008a5c:	5053      	str	r3, [r2, r1]
 8008a5e:	3504      	adds	r5, #4
 8008a60:	3204      	adds	r2, #4
 8008a62:	e7a0      	b.n	80089a6 <__multiply+0x86>
 8008a64:	9b00      	ldr	r3, [sp, #0]
 8008a66:	3b01      	subs	r3, #1
 8008a68:	9300      	str	r3, [sp, #0]
 8008a6a:	e79f      	b.n	80089ac <__multiply+0x8c>
 8008a6c:	0800b4f8 	.word	0x0800b4f8
 8008a70:	0800b509 	.word	0x0800b509

08008a74 <__pow5mult>:
 8008a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a76:	2303      	movs	r3, #3
 8008a78:	0015      	movs	r5, r2
 8008a7a:	0007      	movs	r7, r0
 8008a7c:	000e      	movs	r6, r1
 8008a7e:	401a      	ands	r2, r3
 8008a80:	421d      	tst	r5, r3
 8008a82:	d008      	beq.n	8008a96 <__pow5mult+0x22>
 8008a84:	4925      	ldr	r1, [pc, #148]	@ (8008b1c <__pow5mult+0xa8>)
 8008a86:	3a01      	subs	r2, #1
 8008a88:	0092      	lsls	r2, r2, #2
 8008a8a:	5852      	ldr	r2, [r2, r1]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	0031      	movs	r1, r6
 8008a90:	f7ff fe9a 	bl	80087c8 <__multadd>
 8008a94:	0006      	movs	r6, r0
 8008a96:	10ad      	asrs	r5, r5, #2
 8008a98:	d03d      	beq.n	8008b16 <__pow5mult+0xa2>
 8008a9a:	69fc      	ldr	r4, [r7, #28]
 8008a9c:	2c00      	cmp	r4, #0
 8008a9e:	d10f      	bne.n	8008ac0 <__pow5mult+0x4c>
 8008aa0:	2010      	movs	r0, #16
 8008aa2:	f7fe f86f 	bl	8006b84 <malloc>
 8008aa6:	1e02      	subs	r2, r0, #0
 8008aa8:	61f8      	str	r0, [r7, #28]
 8008aaa:	d105      	bne.n	8008ab8 <__pow5mult+0x44>
 8008aac:	21b4      	movs	r1, #180	@ 0xb4
 8008aae:	4b1c      	ldr	r3, [pc, #112]	@ (8008b20 <__pow5mult+0xac>)
 8008ab0:	481c      	ldr	r0, [pc, #112]	@ (8008b24 <__pow5mult+0xb0>)
 8008ab2:	31ff      	adds	r1, #255	@ 0xff
 8008ab4:	f000 fbde 	bl	8009274 <__assert_func>
 8008ab8:	6044      	str	r4, [r0, #4]
 8008aba:	6084      	str	r4, [r0, #8]
 8008abc:	6004      	str	r4, [r0, #0]
 8008abe:	60c4      	str	r4, [r0, #12]
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	689c      	ldr	r4, [r3, #8]
 8008ac4:	9301      	str	r3, [sp, #4]
 8008ac6:	2c00      	cmp	r4, #0
 8008ac8:	d108      	bne.n	8008adc <__pow5mult+0x68>
 8008aca:	0038      	movs	r0, r7
 8008acc:	4916      	ldr	r1, [pc, #88]	@ (8008b28 <__pow5mult+0xb4>)
 8008ace:	f7ff ff0f 	bl	80088f0 <__i2b>
 8008ad2:	9b01      	ldr	r3, [sp, #4]
 8008ad4:	0004      	movs	r4, r0
 8008ad6:	6098      	str	r0, [r3, #8]
 8008ad8:	2300      	movs	r3, #0
 8008ada:	6003      	str	r3, [r0, #0]
 8008adc:	2301      	movs	r3, #1
 8008ade:	421d      	tst	r5, r3
 8008ae0:	d00a      	beq.n	8008af8 <__pow5mult+0x84>
 8008ae2:	0031      	movs	r1, r6
 8008ae4:	0022      	movs	r2, r4
 8008ae6:	0038      	movs	r0, r7
 8008ae8:	f7ff ff1a 	bl	8008920 <__multiply>
 8008aec:	0031      	movs	r1, r6
 8008aee:	9001      	str	r0, [sp, #4]
 8008af0:	0038      	movs	r0, r7
 8008af2:	f7ff fe45 	bl	8008780 <_Bfree>
 8008af6:	9e01      	ldr	r6, [sp, #4]
 8008af8:	106d      	asrs	r5, r5, #1
 8008afa:	d00c      	beq.n	8008b16 <__pow5mult+0xa2>
 8008afc:	6820      	ldr	r0, [r4, #0]
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d107      	bne.n	8008b12 <__pow5mult+0x9e>
 8008b02:	0022      	movs	r2, r4
 8008b04:	0021      	movs	r1, r4
 8008b06:	0038      	movs	r0, r7
 8008b08:	f7ff ff0a 	bl	8008920 <__multiply>
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	6020      	str	r0, [r4, #0]
 8008b10:	6003      	str	r3, [r0, #0]
 8008b12:	0004      	movs	r4, r0
 8008b14:	e7e2      	b.n	8008adc <__pow5mult+0x68>
 8008b16:	0030      	movs	r0, r6
 8008b18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b1a:	46c0      	nop			@ (mov r8, r8)
 8008b1c:	0800b5bc 	.word	0x0800b5bc
 8008b20:	0800b489 	.word	0x0800b489
 8008b24:	0800b509 	.word	0x0800b509
 8008b28:	00000271 	.word	0x00000271

08008b2c <__lshift>:
 8008b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b2e:	000c      	movs	r4, r1
 8008b30:	0016      	movs	r6, r2
 8008b32:	6923      	ldr	r3, [r4, #16]
 8008b34:	1157      	asrs	r7, r2, #5
 8008b36:	b085      	sub	sp, #20
 8008b38:	18fb      	adds	r3, r7, r3
 8008b3a:	9301      	str	r3, [sp, #4]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	9300      	str	r3, [sp, #0]
 8008b40:	6849      	ldr	r1, [r1, #4]
 8008b42:	68a3      	ldr	r3, [r4, #8]
 8008b44:	9002      	str	r0, [sp, #8]
 8008b46:	9a00      	ldr	r2, [sp, #0]
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	db10      	blt.n	8008b6e <__lshift+0x42>
 8008b4c:	9802      	ldr	r0, [sp, #8]
 8008b4e:	f7ff fdd3 	bl	80086f8 <_Balloc>
 8008b52:	2300      	movs	r3, #0
 8008b54:	0001      	movs	r1, r0
 8008b56:	0005      	movs	r5, r0
 8008b58:	001a      	movs	r2, r3
 8008b5a:	3114      	adds	r1, #20
 8008b5c:	4298      	cmp	r0, r3
 8008b5e:	d10c      	bne.n	8008b7a <__lshift+0x4e>
 8008b60:	21ef      	movs	r1, #239	@ 0xef
 8008b62:	002a      	movs	r2, r5
 8008b64:	4b25      	ldr	r3, [pc, #148]	@ (8008bfc <__lshift+0xd0>)
 8008b66:	4826      	ldr	r0, [pc, #152]	@ (8008c00 <__lshift+0xd4>)
 8008b68:	0049      	lsls	r1, r1, #1
 8008b6a:	f000 fb83 	bl	8009274 <__assert_func>
 8008b6e:	3101      	adds	r1, #1
 8008b70:	005b      	lsls	r3, r3, #1
 8008b72:	e7e8      	b.n	8008b46 <__lshift+0x1a>
 8008b74:	0098      	lsls	r0, r3, #2
 8008b76:	500a      	str	r2, [r1, r0]
 8008b78:	3301      	adds	r3, #1
 8008b7a:	42bb      	cmp	r3, r7
 8008b7c:	dbfa      	blt.n	8008b74 <__lshift+0x48>
 8008b7e:	43fb      	mvns	r3, r7
 8008b80:	17db      	asrs	r3, r3, #31
 8008b82:	401f      	ands	r7, r3
 8008b84:	00bf      	lsls	r7, r7, #2
 8008b86:	0023      	movs	r3, r4
 8008b88:	201f      	movs	r0, #31
 8008b8a:	19c9      	adds	r1, r1, r7
 8008b8c:	0037      	movs	r7, r6
 8008b8e:	6922      	ldr	r2, [r4, #16]
 8008b90:	3314      	adds	r3, #20
 8008b92:	0092      	lsls	r2, r2, #2
 8008b94:	189a      	adds	r2, r3, r2
 8008b96:	4007      	ands	r7, r0
 8008b98:	4206      	tst	r6, r0
 8008b9a:	d029      	beq.n	8008bf0 <__lshift+0xc4>
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	1bc0      	subs	r0, r0, r7
 8008ba0:	9003      	str	r0, [sp, #12]
 8008ba2:	468c      	mov	ip, r1
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	681e      	ldr	r6, [r3, #0]
 8008ba8:	40be      	lsls	r6, r7
 8008baa:	4306      	orrs	r6, r0
 8008bac:	4660      	mov	r0, ip
 8008bae:	c040      	stmia	r0!, {r6}
 8008bb0:	4684      	mov	ip, r0
 8008bb2:	9e03      	ldr	r6, [sp, #12]
 8008bb4:	cb01      	ldmia	r3!, {r0}
 8008bb6:	40f0      	lsrs	r0, r6
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d8f4      	bhi.n	8008ba6 <__lshift+0x7a>
 8008bbc:	0026      	movs	r6, r4
 8008bbe:	3615      	adds	r6, #21
 8008bc0:	2304      	movs	r3, #4
 8008bc2:	42b2      	cmp	r2, r6
 8008bc4:	d304      	bcc.n	8008bd0 <__lshift+0xa4>
 8008bc6:	1b13      	subs	r3, r2, r4
 8008bc8:	3b15      	subs	r3, #21
 8008bca:	089b      	lsrs	r3, r3, #2
 8008bcc:	3301      	adds	r3, #1
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	50c8      	str	r0, [r1, r3]
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	d002      	beq.n	8008bdc <__lshift+0xb0>
 8008bd6:	9b01      	ldr	r3, [sp, #4]
 8008bd8:	3302      	adds	r3, #2
 8008bda:	9300      	str	r3, [sp, #0]
 8008bdc:	9b00      	ldr	r3, [sp, #0]
 8008bde:	9802      	ldr	r0, [sp, #8]
 8008be0:	3b01      	subs	r3, #1
 8008be2:	0021      	movs	r1, r4
 8008be4:	612b      	str	r3, [r5, #16]
 8008be6:	f7ff fdcb 	bl	8008780 <_Bfree>
 8008bea:	0028      	movs	r0, r5
 8008bec:	b005      	add	sp, #20
 8008bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bf0:	cb01      	ldmia	r3!, {r0}
 8008bf2:	c101      	stmia	r1!, {r0}
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d8fb      	bhi.n	8008bf0 <__lshift+0xc4>
 8008bf8:	e7f0      	b.n	8008bdc <__lshift+0xb0>
 8008bfa:	46c0      	nop			@ (mov r8, r8)
 8008bfc:	0800b4f8 	.word	0x0800b4f8
 8008c00:	0800b509 	.word	0x0800b509

08008c04 <__mcmp>:
 8008c04:	b530      	push	{r4, r5, lr}
 8008c06:	690b      	ldr	r3, [r1, #16]
 8008c08:	6904      	ldr	r4, [r0, #16]
 8008c0a:	0002      	movs	r2, r0
 8008c0c:	1ae0      	subs	r0, r4, r3
 8008c0e:	429c      	cmp	r4, r3
 8008c10:	d10f      	bne.n	8008c32 <__mcmp+0x2e>
 8008c12:	3214      	adds	r2, #20
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	3114      	adds	r1, #20
 8008c18:	0014      	movs	r4, r2
 8008c1a:	18c9      	adds	r1, r1, r3
 8008c1c:	18d2      	adds	r2, r2, r3
 8008c1e:	3a04      	subs	r2, #4
 8008c20:	3904      	subs	r1, #4
 8008c22:	6815      	ldr	r5, [r2, #0]
 8008c24:	680b      	ldr	r3, [r1, #0]
 8008c26:	429d      	cmp	r5, r3
 8008c28:	d004      	beq.n	8008c34 <__mcmp+0x30>
 8008c2a:	2001      	movs	r0, #1
 8008c2c:	429d      	cmp	r5, r3
 8008c2e:	d200      	bcs.n	8008c32 <__mcmp+0x2e>
 8008c30:	3802      	subs	r0, #2
 8008c32:	bd30      	pop	{r4, r5, pc}
 8008c34:	4294      	cmp	r4, r2
 8008c36:	d3f2      	bcc.n	8008c1e <__mcmp+0x1a>
 8008c38:	e7fb      	b.n	8008c32 <__mcmp+0x2e>
	...

08008c3c <__mdiff>:
 8008c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c3e:	000c      	movs	r4, r1
 8008c40:	b087      	sub	sp, #28
 8008c42:	9000      	str	r0, [sp, #0]
 8008c44:	0011      	movs	r1, r2
 8008c46:	0020      	movs	r0, r4
 8008c48:	0017      	movs	r7, r2
 8008c4a:	f7ff ffdb 	bl	8008c04 <__mcmp>
 8008c4e:	1e05      	subs	r5, r0, #0
 8008c50:	d110      	bne.n	8008c74 <__mdiff+0x38>
 8008c52:	0001      	movs	r1, r0
 8008c54:	9800      	ldr	r0, [sp, #0]
 8008c56:	f7ff fd4f 	bl	80086f8 <_Balloc>
 8008c5a:	1e02      	subs	r2, r0, #0
 8008c5c:	d104      	bne.n	8008c68 <__mdiff+0x2c>
 8008c5e:	4b40      	ldr	r3, [pc, #256]	@ (8008d60 <__mdiff+0x124>)
 8008c60:	4840      	ldr	r0, [pc, #256]	@ (8008d64 <__mdiff+0x128>)
 8008c62:	4941      	ldr	r1, [pc, #260]	@ (8008d68 <__mdiff+0x12c>)
 8008c64:	f000 fb06 	bl	8009274 <__assert_func>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	6145      	str	r5, [r0, #20]
 8008c6c:	6103      	str	r3, [r0, #16]
 8008c6e:	0010      	movs	r0, r2
 8008c70:	b007      	add	sp, #28
 8008c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c74:	2600      	movs	r6, #0
 8008c76:	42b0      	cmp	r0, r6
 8008c78:	da03      	bge.n	8008c82 <__mdiff+0x46>
 8008c7a:	0023      	movs	r3, r4
 8008c7c:	003c      	movs	r4, r7
 8008c7e:	001f      	movs	r7, r3
 8008c80:	3601      	adds	r6, #1
 8008c82:	6861      	ldr	r1, [r4, #4]
 8008c84:	9800      	ldr	r0, [sp, #0]
 8008c86:	f7ff fd37 	bl	80086f8 <_Balloc>
 8008c8a:	1e02      	subs	r2, r0, #0
 8008c8c:	d103      	bne.n	8008c96 <__mdiff+0x5a>
 8008c8e:	4b34      	ldr	r3, [pc, #208]	@ (8008d60 <__mdiff+0x124>)
 8008c90:	4834      	ldr	r0, [pc, #208]	@ (8008d64 <__mdiff+0x128>)
 8008c92:	4936      	ldr	r1, [pc, #216]	@ (8008d6c <__mdiff+0x130>)
 8008c94:	e7e6      	b.n	8008c64 <__mdiff+0x28>
 8008c96:	6923      	ldr	r3, [r4, #16]
 8008c98:	3414      	adds	r4, #20
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	18e3      	adds	r3, r4, r3
 8008ca0:	0021      	movs	r1, r4
 8008ca2:	9401      	str	r4, [sp, #4]
 8008ca4:	003c      	movs	r4, r7
 8008ca6:	9302      	str	r3, [sp, #8]
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	3414      	adds	r4, #20
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	18e3      	adds	r3, r4, r3
 8008cb0:	9303      	str	r3, [sp, #12]
 8008cb2:	0003      	movs	r3, r0
 8008cb4:	60c6      	str	r6, [r0, #12]
 8008cb6:	468c      	mov	ip, r1
 8008cb8:	2000      	movs	r0, #0
 8008cba:	3314      	adds	r3, #20
 8008cbc:	9304      	str	r3, [sp, #16]
 8008cbe:	9305      	str	r3, [sp, #20]
 8008cc0:	4663      	mov	r3, ip
 8008cc2:	cb20      	ldmia	r3!, {r5}
 8008cc4:	b2a9      	uxth	r1, r5
 8008cc6:	000e      	movs	r6, r1
 8008cc8:	469c      	mov	ip, r3
 8008cca:	cc08      	ldmia	r4!, {r3}
 8008ccc:	0c2d      	lsrs	r5, r5, #16
 8008cce:	b299      	uxth	r1, r3
 8008cd0:	1a71      	subs	r1, r6, r1
 8008cd2:	1809      	adds	r1, r1, r0
 8008cd4:	0c1b      	lsrs	r3, r3, #16
 8008cd6:	1408      	asrs	r0, r1, #16
 8008cd8:	1aeb      	subs	r3, r5, r3
 8008cda:	181b      	adds	r3, r3, r0
 8008cdc:	1418      	asrs	r0, r3, #16
 8008cde:	b289      	uxth	r1, r1
 8008ce0:	041b      	lsls	r3, r3, #16
 8008ce2:	4319      	orrs	r1, r3
 8008ce4:	9b05      	ldr	r3, [sp, #20]
 8008ce6:	c302      	stmia	r3!, {r1}
 8008ce8:	9305      	str	r3, [sp, #20]
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	d8e7      	bhi.n	8008cc0 <__mdiff+0x84>
 8008cf0:	0039      	movs	r1, r7
 8008cf2:	9c03      	ldr	r4, [sp, #12]
 8008cf4:	3115      	adds	r1, #21
 8008cf6:	2304      	movs	r3, #4
 8008cf8:	428c      	cmp	r4, r1
 8008cfa:	d304      	bcc.n	8008d06 <__mdiff+0xca>
 8008cfc:	1be3      	subs	r3, r4, r7
 8008cfe:	3b15      	subs	r3, #21
 8008d00:	089b      	lsrs	r3, r3, #2
 8008d02:	3301      	adds	r3, #1
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	9901      	ldr	r1, [sp, #4]
 8008d08:	18cd      	adds	r5, r1, r3
 8008d0a:	9904      	ldr	r1, [sp, #16]
 8008d0c:	002e      	movs	r6, r5
 8008d0e:	18cb      	adds	r3, r1, r3
 8008d10:	001f      	movs	r7, r3
 8008d12:	9902      	ldr	r1, [sp, #8]
 8008d14:	428e      	cmp	r6, r1
 8008d16:	d311      	bcc.n	8008d3c <__mdiff+0x100>
 8008d18:	9c02      	ldr	r4, [sp, #8]
 8008d1a:	1ee9      	subs	r1, r5, #3
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	428c      	cmp	r4, r1
 8008d20:	d304      	bcc.n	8008d2c <__mdiff+0xf0>
 8008d22:	0021      	movs	r1, r4
 8008d24:	3103      	adds	r1, #3
 8008d26:	1b49      	subs	r1, r1, r5
 8008d28:	0889      	lsrs	r1, r1, #2
 8008d2a:	0088      	lsls	r0, r1, #2
 8008d2c:	181b      	adds	r3, r3, r0
 8008d2e:	3b04      	subs	r3, #4
 8008d30:	6819      	ldr	r1, [r3, #0]
 8008d32:	2900      	cmp	r1, #0
 8008d34:	d010      	beq.n	8008d58 <__mdiff+0x11c>
 8008d36:	9b00      	ldr	r3, [sp, #0]
 8008d38:	6113      	str	r3, [r2, #16]
 8008d3a:	e798      	b.n	8008c6e <__mdiff+0x32>
 8008d3c:	4684      	mov	ip, r0
 8008d3e:	ce02      	ldmia	r6!, {r1}
 8008d40:	b288      	uxth	r0, r1
 8008d42:	4460      	add	r0, ip
 8008d44:	1400      	asrs	r0, r0, #16
 8008d46:	0c0c      	lsrs	r4, r1, #16
 8008d48:	1904      	adds	r4, r0, r4
 8008d4a:	4461      	add	r1, ip
 8008d4c:	1420      	asrs	r0, r4, #16
 8008d4e:	b289      	uxth	r1, r1
 8008d50:	0424      	lsls	r4, r4, #16
 8008d52:	4321      	orrs	r1, r4
 8008d54:	c702      	stmia	r7!, {r1}
 8008d56:	e7dc      	b.n	8008d12 <__mdiff+0xd6>
 8008d58:	9900      	ldr	r1, [sp, #0]
 8008d5a:	3901      	subs	r1, #1
 8008d5c:	9100      	str	r1, [sp, #0]
 8008d5e:	e7e6      	b.n	8008d2e <__mdiff+0xf2>
 8008d60:	0800b4f8 	.word	0x0800b4f8
 8008d64:	0800b509 	.word	0x0800b509
 8008d68:	00000237 	.word	0x00000237
 8008d6c:	00000245 	.word	0x00000245

08008d70 <__d2b>:
 8008d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d72:	2101      	movs	r1, #1
 8008d74:	0016      	movs	r6, r2
 8008d76:	001f      	movs	r7, r3
 8008d78:	f7ff fcbe 	bl	80086f8 <_Balloc>
 8008d7c:	1e04      	subs	r4, r0, #0
 8008d7e:	d105      	bne.n	8008d8c <__d2b+0x1c>
 8008d80:	0022      	movs	r2, r4
 8008d82:	4b25      	ldr	r3, [pc, #148]	@ (8008e18 <__d2b+0xa8>)
 8008d84:	4825      	ldr	r0, [pc, #148]	@ (8008e1c <__d2b+0xac>)
 8008d86:	4926      	ldr	r1, [pc, #152]	@ (8008e20 <__d2b+0xb0>)
 8008d88:	f000 fa74 	bl	8009274 <__assert_func>
 8008d8c:	033b      	lsls	r3, r7, #12
 8008d8e:	007d      	lsls	r5, r7, #1
 8008d90:	0b1b      	lsrs	r3, r3, #12
 8008d92:	0d6d      	lsrs	r5, r5, #21
 8008d94:	d002      	beq.n	8008d9c <__d2b+0x2c>
 8008d96:	2280      	movs	r2, #128	@ 0x80
 8008d98:	0352      	lsls	r2, r2, #13
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	9301      	str	r3, [sp, #4]
 8008d9e:	2e00      	cmp	r6, #0
 8008da0:	d025      	beq.n	8008dee <__d2b+0x7e>
 8008da2:	4668      	mov	r0, sp
 8008da4:	9600      	str	r6, [sp, #0]
 8008da6:	f7ff fd74 	bl	8008892 <__lo0bits>
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	9900      	ldr	r1, [sp, #0]
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d01b      	beq.n	8008dea <__d2b+0x7a>
 8008db2:	2220      	movs	r2, #32
 8008db4:	001e      	movs	r6, r3
 8008db6:	1a12      	subs	r2, r2, r0
 8008db8:	4096      	lsls	r6, r2
 8008dba:	0032      	movs	r2, r6
 8008dbc:	40c3      	lsrs	r3, r0
 8008dbe:	430a      	orrs	r2, r1
 8008dc0:	6162      	str	r2, [r4, #20]
 8008dc2:	9301      	str	r3, [sp, #4]
 8008dc4:	9e01      	ldr	r6, [sp, #4]
 8008dc6:	61a6      	str	r6, [r4, #24]
 8008dc8:	1e73      	subs	r3, r6, #1
 8008dca:	419e      	sbcs	r6, r3
 8008dcc:	3601      	adds	r6, #1
 8008dce:	6126      	str	r6, [r4, #16]
 8008dd0:	2d00      	cmp	r5, #0
 8008dd2:	d014      	beq.n	8008dfe <__d2b+0x8e>
 8008dd4:	2635      	movs	r6, #53	@ 0x35
 8008dd6:	4b13      	ldr	r3, [pc, #76]	@ (8008e24 <__d2b+0xb4>)
 8008dd8:	18ed      	adds	r5, r5, r3
 8008dda:	9b08      	ldr	r3, [sp, #32]
 8008ddc:	182d      	adds	r5, r5, r0
 8008dde:	601d      	str	r5, [r3, #0]
 8008de0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008de2:	1a36      	subs	r6, r6, r0
 8008de4:	601e      	str	r6, [r3, #0]
 8008de6:	0020      	movs	r0, r4
 8008de8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008dea:	6161      	str	r1, [r4, #20]
 8008dec:	e7ea      	b.n	8008dc4 <__d2b+0x54>
 8008dee:	a801      	add	r0, sp, #4
 8008df0:	f7ff fd4f 	bl	8008892 <__lo0bits>
 8008df4:	9b01      	ldr	r3, [sp, #4]
 8008df6:	2601      	movs	r6, #1
 8008df8:	6163      	str	r3, [r4, #20]
 8008dfa:	3020      	adds	r0, #32
 8008dfc:	e7e7      	b.n	8008dce <__d2b+0x5e>
 8008dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8008e28 <__d2b+0xb8>)
 8008e00:	18c0      	adds	r0, r0, r3
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	6018      	str	r0, [r3, #0]
 8008e06:	4b09      	ldr	r3, [pc, #36]	@ (8008e2c <__d2b+0xbc>)
 8008e08:	18f3      	adds	r3, r6, r3
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	18e3      	adds	r3, r4, r3
 8008e0e:	6958      	ldr	r0, [r3, #20]
 8008e10:	f7ff fd1e 	bl	8008850 <__hi0bits>
 8008e14:	0176      	lsls	r6, r6, #5
 8008e16:	e7e3      	b.n	8008de0 <__d2b+0x70>
 8008e18:	0800b4f8 	.word	0x0800b4f8
 8008e1c:	0800b509 	.word	0x0800b509
 8008e20:	0000030f 	.word	0x0000030f
 8008e24:	fffffbcd 	.word	0xfffffbcd
 8008e28:	fffffbce 	.word	0xfffffbce
 8008e2c:	3fffffff 	.word	0x3fffffff

08008e30 <__ssputs_r>:
 8008e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e32:	688e      	ldr	r6, [r1, #8]
 8008e34:	b085      	sub	sp, #20
 8008e36:	001f      	movs	r7, r3
 8008e38:	000c      	movs	r4, r1
 8008e3a:	680b      	ldr	r3, [r1, #0]
 8008e3c:	9002      	str	r0, [sp, #8]
 8008e3e:	9203      	str	r2, [sp, #12]
 8008e40:	42be      	cmp	r6, r7
 8008e42:	d830      	bhi.n	8008ea6 <__ssputs_r+0x76>
 8008e44:	210c      	movs	r1, #12
 8008e46:	5e62      	ldrsh	r2, [r4, r1]
 8008e48:	2190      	movs	r1, #144	@ 0x90
 8008e4a:	00c9      	lsls	r1, r1, #3
 8008e4c:	420a      	tst	r2, r1
 8008e4e:	d028      	beq.n	8008ea2 <__ssputs_r+0x72>
 8008e50:	2003      	movs	r0, #3
 8008e52:	6921      	ldr	r1, [r4, #16]
 8008e54:	1a5b      	subs	r3, r3, r1
 8008e56:	9301      	str	r3, [sp, #4]
 8008e58:	6963      	ldr	r3, [r4, #20]
 8008e5a:	4343      	muls	r3, r0
 8008e5c:	9801      	ldr	r0, [sp, #4]
 8008e5e:	0fdd      	lsrs	r5, r3, #31
 8008e60:	18ed      	adds	r5, r5, r3
 8008e62:	1c7b      	adds	r3, r7, #1
 8008e64:	181b      	adds	r3, r3, r0
 8008e66:	106d      	asrs	r5, r5, #1
 8008e68:	42ab      	cmp	r3, r5
 8008e6a:	d900      	bls.n	8008e6e <__ssputs_r+0x3e>
 8008e6c:	001d      	movs	r5, r3
 8008e6e:	0552      	lsls	r2, r2, #21
 8008e70:	d528      	bpl.n	8008ec4 <__ssputs_r+0x94>
 8008e72:	0029      	movs	r1, r5
 8008e74:	9802      	ldr	r0, [sp, #8]
 8008e76:	f7fd feb1 	bl	8006bdc <_malloc_r>
 8008e7a:	1e06      	subs	r6, r0, #0
 8008e7c:	d02c      	beq.n	8008ed8 <__ssputs_r+0xa8>
 8008e7e:	9a01      	ldr	r2, [sp, #4]
 8008e80:	6921      	ldr	r1, [r4, #16]
 8008e82:	f7fe fd71 	bl	8007968 <memcpy>
 8008e86:	89a2      	ldrh	r2, [r4, #12]
 8008e88:	4b18      	ldr	r3, [pc, #96]	@ (8008eec <__ssputs_r+0xbc>)
 8008e8a:	401a      	ands	r2, r3
 8008e8c:	2380      	movs	r3, #128	@ 0x80
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	9b01      	ldr	r3, [sp, #4]
 8008e94:	6126      	str	r6, [r4, #16]
 8008e96:	18f6      	adds	r6, r6, r3
 8008e98:	6026      	str	r6, [r4, #0]
 8008e9a:	003e      	movs	r6, r7
 8008e9c:	6165      	str	r5, [r4, #20]
 8008e9e:	1aed      	subs	r5, r5, r3
 8008ea0:	60a5      	str	r5, [r4, #8]
 8008ea2:	42be      	cmp	r6, r7
 8008ea4:	d900      	bls.n	8008ea8 <__ssputs_r+0x78>
 8008ea6:	003e      	movs	r6, r7
 8008ea8:	0032      	movs	r2, r6
 8008eaa:	9903      	ldr	r1, [sp, #12]
 8008eac:	6820      	ldr	r0, [r4, #0]
 8008eae:	f000 f9ce 	bl	800924e <memmove>
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	68a3      	ldr	r3, [r4, #8]
 8008eb6:	1b9b      	subs	r3, r3, r6
 8008eb8:	60a3      	str	r3, [r4, #8]
 8008eba:	6823      	ldr	r3, [r4, #0]
 8008ebc:	199b      	adds	r3, r3, r6
 8008ebe:	6023      	str	r3, [r4, #0]
 8008ec0:	b005      	add	sp, #20
 8008ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ec4:	002a      	movs	r2, r5
 8008ec6:	9802      	ldr	r0, [sp, #8]
 8008ec8:	f000 fa31 	bl	800932e <_realloc_r>
 8008ecc:	1e06      	subs	r6, r0, #0
 8008ece:	d1e0      	bne.n	8008e92 <__ssputs_r+0x62>
 8008ed0:	6921      	ldr	r1, [r4, #16]
 8008ed2:	9802      	ldr	r0, [sp, #8]
 8008ed4:	f7ff fbc6 	bl	8008664 <_free_r>
 8008ed8:	230c      	movs	r3, #12
 8008eda:	2001      	movs	r0, #1
 8008edc:	9a02      	ldr	r2, [sp, #8]
 8008ede:	4240      	negs	r0, r0
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	89a2      	ldrh	r2, [r4, #12]
 8008ee4:	3334      	adds	r3, #52	@ 0x34
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	81a3      	strh	r3, [r4, #12]
 8008eea:	e7e9      	b.n	8008ec0 <__ssputs_r+0x90>
 8008eec:	fffffb7f 	.word	0xfffffb7f

08008ef0 <_svfiprintf_r>:
 8008ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ef2:	b0a1      	sub	sp, #132	@ 0x84
 8008ef4:	9003      	str	r0, [sp, #12]
 8008ef6:	001d      	movs	r5, r3
 8008ef8:	898b      	ldrh	r3, [r1, #12]
 8008efa:	000f      	movs	r7, r1
 8008efc:	0016      	movs	r6, r2
 8008efe:	061b      	lsls	r3, r3, #24
 8008f00:	d511      	bpl.n	8008f26 <_svfiprintf_r+0x36>
 8008f02:	690b      	ldr	r3, [r1, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10e      	bne.n	8008f26 <_svfiprintf_r+0x36>
 8008f08:	2140      	movs	r1, #64	@ 0x40
 8008f0a:	f7fd fe67 	bl	8006bdc <_malloc_r>
 8008f0e:	6038      	str	r0, [r7, #0]
 8008f10:	6138      	str	r0, [r7, #16]
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d105      	bne.n	8008f22 <_svfiprintf_r+0x32>
 8008f16:	230c      	movs	r3, #12
 8008f18:	9a03      	ldr	r2, [sp, #12]
 8008f1a:	6013      	str	r3, [r2, #0]
 8008f1c:	2001      	movs	r0, #1
 8008f1e:	4240      	negs	r0, r0
 8008f20:	e0cf      	b.n	80090c2 <_svfiprintf_r+0x1d2>
 8008f22:	2340      	movs	r3, #64	@ 0x40
 8008f24:	617b      	str	r3, [r7, #20]
 8008f26:	2300      	movs	r3, #0
 8008f28:	ac08      	add	r4, sp, #32
 8008f2a:	6163      	str	r3, [r4, #20]
 8008f2c:	3320      	adds	r3, #32
 8008f2e:	7663      	strb	r3, [r4, #25]
 8008f30:	3310      	adds	r3, #16
 8008f32:	76a3      	strb	r3, [r4, #26]
 8008f34:	9507      	str	r5, [sp, #28]
 8008f36:	0035      	movs	r5, r6
 8008f38:	782b      	ldrb	r3, [r5, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d001      	beq.n	8008f42 <_svfiprintf_r+0x52>
 8008f3e:	2b25      	cmp	r3, #37	@ 0x25
 8008f40:	d148      	bne.n	8008fd4 <_svfiprintf_r+0xe4>
 8008f42:	1bab      	subs	r3, r5, r6
 8008f44:	9305      	str	r3, [sp, #20]
 8008f46:	42b5      	cmp	r5, r6
 8008f48:	d00b      	beq.n	8008f62 <_svfiprintf_r+0x72>
 8008f4a:	0032      	movs	r2, r6
 8008f4c:	0039      	movs	r1, r7
 8008f4e:	9803      	ldr	r0, [sp, #12]
 8008f50:	f7ff ff6e 	bl	8008e30 <__ssputs_r>
 8008f54:	3001      	adds	r0, #1
 8008f56:	d100      	bne.n	8008f5a <_svfiprintf_r+0x6a>
 8008f58:	e0ae      	b.n	80090b8 <_svfiprintf_r+0x1c8>
 8008f5a:	6963      	ldr	r3, [r4, #20]
 8008f5c:	9a05      	ldr	r2, [sp, #20]
 8008f5e:	189b      	adds	r3, r3, r2
 8008f60:	6163      	str	r3, [r4, #20]
 8008f62:	782b      	ldrb	r3, [r5, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d100      	bne.n	8008f6a <_svfiprintf_r+0x7a>
 8008f68:	e0a6      	b.n	80090b8 <_svfiprintf_r+0x1c8>
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	4252      	negs	r2, r2
 8008f70:	6062      	str	r2, [r4, #4]
 8008f72:	a904      	add	r1, sp, #16
 8008f74:	3254      	adds	r2, #84	@ 0x54
 8008f76:	1852      	adds	r2, r2, r1
 8008f78:	1c6e      	adds	r6, r5, #1
 8008f7a:	6023      	str	r3, [r4, #0]
 8008f7c:	60e3      	str	r3, [r4, #12]
 8008f7e:	60a3      	str	r3, [r4, #8]
 8008f80:	7013      	strb	r3, [r2, #0]
 8008f82:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008f84:	4b54      	ldr	r3, [pc, #336]	@ (80090d8 <_svfiprintf_r+0x1e8>)
 8008f86:	2205      	movs	r2, #5
 8008f88:	0018      	movs	r0, r3
 8008f8a:	7831      	ldrb	r1, [r6, #0]
 8008f8c:	9305      	str	r3, [sp, #20]
 8008f8e:	f7fe fce0 	bl	8007952 <memchr>
 8008f92:	1c75      	adds	r5, r6, #1
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d11f      	bne.n	8008fd8 <_svfiprintf_r+0xe8>
 8008f98:	6822      	ldr	r2, [r4, #0]
 8008f9a:	06d3      	lsls	r3, r2, #27
 8008f9c:	d504      	bpl.n	8008fa8 <_svfiprintf_r+0xb8>
 8008f9e:	2353      	movs	r3, #83	@ 0x53
 8008fa0:	a904      	add	r1, sp, #16
 8008fa2:	185b      	adds	r3, r3, r1
 8008fa4:	2120      	movs	r1, #32
 8008fa6:	7019      	strb	r1, [r3, #0]
 8008fa8:	0713      	lsls	r3, r2, #28
 8008faa:	d504      	bpl.n	8008fb6 <_svfiprintf_r+0xc6>
 8008fac:	2353      	movs	r3, #83	@ 0x53
 8008fae:	a904      	add	r1, sp, #16
 8008fb0:	185b      	adds	r3, r3, r1
 8008fb2:	212b      	movs	r1, #43	@ 0x2b
 8008fb4:	7019      	strb	r1, [r3, #0]
 8008fb6:	7833      	ldrb	r3, [r6, #0]
 8008fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fba:	d016      	beq.n	8008fea <_svfiprintf_r+0xfa>
 8008fbc:	0035      	movs	r5, r6
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	200a      	movs	r0, #10
 8008fc2:	68e3      	ldr	r3, [r4, #12]
 8008fc4:	782a      	ldrb	r2, [r5, #0]
 8008fc6:	1c6e      	adds	r6, r5, #1
 8008fc8:	3a30      	subs	r2, #48	@ 0x30
 8008fca:	2a09      	cmp	r2, #9
 8008fcc:	d950      	bls.n	8009070 <_svfiprintf_r+0x180>
 8008fce:	2900      	cmp	r1, #0
 8008fd0:	d111      	bne.n	8008ff6 <_svfiprintf_r+0x106>
 8008fd2:	e017      	b.n	8009004 <_svfiprintf_r+0x114>
 8008fd4:	3501      	adds	r5, #1
 8008fd6:	e7af      	b.n	8008f38 <_svfiprintf_r+0x48>
 8008fd8:	9b05      	ldr	r3, [sp, #20]
 8008fda:	6822      	ldr	r2, [r4, #0]
 8008fdc:	1ac0      	subs	r0, r0, r3
 8008fde:	2301      	movs	r3, #1
 8008fe0:	4083      	lsls	r3, r0
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	002e      	movs	r6, r5
 8008fe6:	6023      	str	r3, [r4, #0]
 8008fe8:	e7cc      	b.n	8008f84 <_svfiprintf_r+0x94>
 8008fea:	9b07      	ldr	r3, [sp, #28]
 8008fec:	1d19      	adds	r1, r3, #4
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	9107      	str	r1, [sp, #28]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	db01      	blt.n	8008ffa <_svfiprintf_r+0x10a>
 8008ff6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ff8:	e004      	b.n	8009004 <_svfiprintf_r+0x114>
 8008ffa:	425b      	negs	r3, r3
 8008ffc:	60e3      	str	r3, [r4, #12]
 8008ffe:	2302      	movs	r3, #2
 8009000:	4313      	orrs	r3, r2
 8009002:	6023      	str	r3, [r4, #0]
 8009004:	782b      	ldrb	r3, [r5, #0]
 8009006:	2b2e      	cmp	r3, #46	@ 0x2e
 8009008:	d10c      	bne.n	8009024 <_svfiprintf_r+0x134>
 800900a:	786b      	ldrb	r3, [r5, #1]
 800900c:	2b2a      	cmp	r3, #42	@ 0x2a
 800900e:	d134      	bne.n	800907a <_svfiprintf_r+0x18a>
 8009010:	9b07      	ldr	r3, [sp, #28]
 8009012:	3502      	adds	r5, #2
 8009014:	1d1a      	adds	r2, r3, #4
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	9207      	str	r2, [sp, #28]
 800901a:	2b00      	cmp	r3, #0
 800901c:	da01      	bge.n	8009022 <_svfiprintf_r+0x132>
 800901e:	2301      	movs	r3, #1
 8009020:	425b      	negs	r3, r3
 8009022:	9309      	str	r3, [sp, #36]	@ 0x24
 8009024:	4e2d      	ldr	r6, [pc, #180]	@ (80090dc <_svfiprintf_r+0x1ec>)
 8009026:	2203      	movs	r2, #3
 8009028:	0030      	movs	r0, r6
 800902a:	7829      	ldrb	r1, [r5, #0]
 800902c:	f7fe fc91 	bl	8007952 <memchr>
 8009030:	2800      	cmp	r0, #0
 8009032:	d006      	beq.n	8009042 <_svfiprintf_r+0x152>
 8009034:	2340      	movs	r3, #64	@ 0x40
 8009036:	1b80      	subs	r0, r0, r6
 8009038:	4083      	lsls	r3, r0
 800903a:	6822      	ldr	r2, [r4, #0]
 800903c:	3501      	adds	r5, #1
 800903e:	4313      	orrs	r3, r2
 8009040:	6023      	str	r3, [r4, #0]
 8009042:	7829      	ldrb	r1, [r5, #0]
 8009044:	2206      	movs	r2, #6
 8009046:	4826      	ldr	r0, [pc, #152]	@ (80090e0 <_svfiprintf_r+0x1f0>)
 8009048:	1c6e      	adds	r6, r5, #1
 800904a:	7621      	strb	r1, [r4, #24]
 800904c:	f7fe fc81 	bl	8007952 <memchr>
 8009050:	2800      	cmp	r0, #0
 8009052:	d038      	beq.n	80090c6 <_svfiprintf_r+0x1d6>
 8009054:	4b23      	ldr	r3, [pc, #140]	@ (80090e4 <_svfiprintf_r+0x1f4>)
 8009056:	2b00      	cmp	r3, #0
 8009058:	d122      	bne.n	80090a0 <_svfiprintf_r+0x1b0>
 800905a:	2207      	movs	r2, #7
 800905c:	9b07      	ldr	r3, [sp, #28]
 800905e:	3307      	adds	r3, #7
 8009060:	4393      	bics	r3, r2
 8009062:	3308      	adds	r3, #8
 8009064:	9307      	str	r3, [sp, #28]
 8009066:	6963      	ldr	r3, [r4, #20]
 8009068:	9a04      	ldr	r2, [sp, #16]
 800906a:	189b      	adds	r3, r3, r2
 800906c:	6163      	str	r3, [r4, #20]
 800906e:	e762      	b.n	8008f36 <_svfiprintf_r+0x46>
 8009070:	4343      	muls	r3, r0
 8009072:	0035      	movs	r5, r6
 8009074:	2101      	movs	r1, #1
 8009076:	189b      	adds	r3, r3, r2
 8009078:	e7a4      	b.n	8008fc4 <_svfiprintf_r+0xd4>
 800907a:	2300      	movs	r3, #0
 800907c:	200a      	movs	r0, #10
 800907e:	0019      	movs	r1, r3
 8009080:	3501      	adds	r5, #1
 8009082:	6063      	str	r3, [r4, #4]
 8009084:	782a      	ldrb	r2, [r5, #0]
 8009086:	1c6e      	adds	r6, r5, #1
 8009088:	3a30      	subs	r2, #48	@ 0x30
 800908a:	2a09      	cmp	r2, #9
 800908c:	d903      	bls.n	8009096 <_svfiprintf_r+0x1a6>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d0c8      	beq.n	8009024 <_svfiprintf_r+0x134>
 8009092:	9109      	str	r1, [sp, #36]	@ 0x24
 8009094:	e7c6      	b.n	8009024 <_svfiprintf_r+0x134>
 8009096:	4341      	muls	r1, r0
 8009098:	0035      	movs	r5, r6
 800909a:	2301      	movs	r3, #1
 800909c:	1889      	adds	r1, r1, r2
 800909e:	e7f1      	b.n	8009084 <_svfiprintf_r+0x194>
 80090a0:	aa07      	add	r2, sp, #28
 80090a2:	9200      	str	r2, [sp, #0]
 80090a4:	0021      	movs	r1, r4
 80090a6:	003a      	movs	r2, r7
 80090a8:	4b0f      	ldr	r3, [pc, #60]	@ (80090e8 <_svfiprintf_r+0x1f8>)
 80090aa:	9803      	ldr	r0, [sp, #12]
 80090ac:	f7fd fecc 	bl	8006e48 <_printf_float>
 80090b0:	9004      	str	r0, [sp, #16]
 80090b2:	9b04      	ldr	r3, [sp, #16]
 80090b4:	3301      	adds	r3, #1
 80090b6:	d1d6      	bne.n	8009066 <_svfiprintf_r+0x176>
 80090b8:	89bb      	ldrh	r3, [r7, #12]
 80090ba:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80090bc:	065b      	lsls	r3, r3, #25
 80090be:	d500      	bpl.n	80090c2 <_svfiprintf_r+0x1d2>
 80090c0:	e72c      	b.n	8008f1c <_svfiprintf_r+0x2c>
 80090c2:	b021      	add	sp, #132	@ 0x84
 80090c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090c6:	aa07      	add	r2, sp, #28
 80090c8:	9200      	str	r2, [sp, #0]
 80090ca:	0021      	movs	r1, r4
 80090cc:	003a      	movs	r2, r7
 80090ce:	4b06      	ldr	r3, [pc, #24]	@ (80090e8 <_svfiprintf_r+0x1f8>)
 80090d0:	9803      	ldr	r0, [sp, #12]
 80090d2:	f7fe f967 	bl	80073a4 <_printf_i>
 80090d6:	e7eb      	b.n	80090b0 <_svfiprintf_r+0x1c0>
 80090d8:	0800b562 	.word	0x0800b562
 80090dc:	0800b568 	.word	0x0800b568
 80090e0:	0800b56c 	.word	0x0800b56c
 80090e4:	08006e49 	.word	0x08006e49
 80090e8:	08008e31 	.word	0x08008e31

080090ec <__sflush_r>:
 80090ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090ee:	220c      	movs	r2, #12
 80090f0:	5e8b      	ldrsh	r3, [r1, r2]
 80090f2:	0005      	movs	r5, r0
 80090f4:	000c      	movs	r4, r1
 80090f6:	071a      	lsls	r2, r3, #28
 80090f8:	d456      	bmi.n	80091a8 <__sflush_r+0xbc>
 80090fa:	684a      	ldr	r2, [r1, #4]
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	dc02      	bgt.n	8009106 <__sflush_r+0x1a>
 8009100:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8009102:	2a00      	cmp	r2, #0
 8009104:	dd4e      	ble.n	80091a4 <__sflush_r+0xb8>
 8009106:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009108:	2f00      	cmp	r7, #0
 800910a:	d04b      	beq.n	80091a4 <__sflush_r+0xb8>
 800910c:	2200      	movs	r2, #0
 800910e:	2080      	movs	r0, #128	@ 0x80
 8009110:	682e      	ldr	r6, [r5, #0]
 8009112:	602a      	str	r2, [r5, #0]
 8009114:	001a      	movs	r2, r3
 8009116:	0140      	lsls	r0, r0, #5
 8009118:	6a21      	ldr	r1, [r4, #32]
 800911a:	4002      	ands	r2, r0
 800911c:	4203      	tst	r3, r0
 800911e:	d033      	beq.n	8009188 <__sflush_r+0x9c>
 8009120:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	075b      	lsls	r3, r3, #29
 8009126:	d506      	bpl.n	8009136 <__sflush_r+0x4a>
 8009128:	6863      	ldr	r3, [r4, #4]
 800912a:	1ad2      	subs	r2, r2, r3
 800912c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800912e:	2b00      	cmp	r3, #0
 8009130:	d001      	beq.n	8009136 <__sflush_r+0x4a>
 8009132:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009134:	1ad2      	subs	r2, r2, r3
 8009136:	2300      	movs	r3, #0
 8009138:	0028      	movs	r0, r5
 800913a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800913c:	6a21      	ldr	r1, [r4, #32]
 800913e:	47b8      	blx	r7
 8009140:	89a2      	ldrh	r2, [r4, #12]
 8009142:	1c43      	adds	r3, r0, #1
 8009144:	d106      	bne.n	8009154 <__sflush_r+0x68>
 8009146:	6829      	ldr	r1, [r5, #0]
 8009148:	291d      	cmp	r1, #29
 800914a:	d846      	bhi.n	80091da <__sflush_r+0xee>
 800914c:	4b29      	ldr	r3, [pc, #164]	@ (80091f4 <__sflush_r+0x108>)
 800914e:	40cb      	lsrs	r3, r1
 8009150:	07db      	lsls	r3, r3, #31
 8009152:	d542      	bpl.n	80091da <__sflush_r+0xee>
 8009154:	2300      	movs	r3, #0
 8009156:	6063      	str	r3, [r4, #4]
 8009158:	6923      	ldr	r3, [r4, #16]
 800915a:	6023      	str	r3, [r4, #0]
 800915c:	04d2      	lsls	r2, r2, #19
 800915e:	d505      	bpl.n	800916c <__sflush_r+0x80>
 8009160:	1c43      	adds	r3, r0, #1
 8009162:	d102      	bne.n	800916a <__sflush_r+0x7e>
 8009164:	682b      	ldr	r3, [r5, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d100      	bne.n	800916c <__sflush_r+0x80>
 800916a:	6560      	str	r0, [r4, #84]	@ 0x54
 800916c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800916e:	602e      	str	r6, [r5, #0]
 8009170:	2900      	cmp	r1, #0
 8009172:	d017      	beq.n	80091a4 <__sflush_r+0xb8>
 8009174:	0023      	movs	r3, r4
 8009176:	3344      	adds	r3, #68	@ 0x44
 8009178:	4299      	cmp	r1, r3
 800917a:	d002      	beq.n	8009182 <__sflush_r+0x96>
 800917c:	0028      	movs	r0, r5
 800917e:	f7ff fa71 	bl	8008664 <_free_r>
 8009182:	2300      	movs	r3, #0
 8009184:	6363      	str	r3, [r4, #52]	@ 0x34
 8009186:	e00d      	b.n	80091a4 <__sflush_r+0xb8>
 8009188:	2301      	movs	r3, #1
 800918a:	0028      	movs	r0, r5
 800918c:	47b8      	blx	r7
 800918e:	0002      	movs	r2, r0
 8009190:	1c43      	adds	r3, r0, #1
 8009192:	d1c6      	bne.n	8009122 <__sflush_r+0x36>
 8009194:	682b      	ldr	r3, [r5, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d0c3      	beq.n	8009122 <__sflush_r+0x36>
 800919a:	2b1d      	cmp	r3, #29
 800919c:	d001      	beq.n	80091a2 <__sflush_r+0xb6>
 800919e:	2b16      	cmp	r3, #22
 80091a0:	d11a      	bne.n	80091d8 <__sflush_r+0xec>
 80091a2:	602e      	str	r6, [r5, #0]
 80091a4:	2000      	movs	r0, #0
 80091a6:	e01e      	b.n	80091e6 <__sflush_r+0xfa>
 80091a8:	690e      	ldr	r6, [r1, #16]
 80091aa:	2e00      	cmp	r6, #0
 80091ac:	d0fa      	beq.n	80091a4 <__sflush_r+0xb8>
 80091ae:	680f      	ldr	r7, [r1, #0]
 80091b0:	600e      	str	r6, [r1, #0]
 80091b2:	1bba      	subs	r2, r7, r6
 80091b4:	9201      	str	r2, [sp, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	079b      	lsls	r3, r3, #30
 80091ba:	d100      	bne.n	80091be <__sflush_r+0xd2>
 80091bc:	694a      	ldr	r2, [r1, #20]
 80091be:	60a2      	str	r2, [r4, #8]
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	ddee      	ble.n	80091a4 <__sflush_r+0xb8>
 80091c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80091c8:	0032      	movs	r2, r6
 80091ca:	001f      	movs	r7, r3
 80091cc:	0028      	movs	r0, r5
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	6a21      	ldr	r1, [r4, #32]
 80091d2:	47b8      	blx	r7
 80091d4:	2800      	cmp	r0, #0
 80091d6:	dc07      	bgt.n	80091e8 <__sflush_r+0xfc>
 80091d8:	89a2      	ldrh	r2, [r4, #12]
 80091da:	2340      	movs	r3, #64	@ 0x40
 80091dc:	2001      	movs	r0, #1
 80091de:	4313      	orrs	r3, r2
 80091e0:	b21b      	sxth	r3, r3
 80091e2:	81a3      	strh	r3, [r4, #12]
 80091e4:	4240      	negs	r0, r0
 80091e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091e8:	9b01      	ldr	r3, [sp, #4]
 80091ea:	1836      	adds	r6, r6, r0
 80091ec:	1a1b      	subs	r3, r3, r0
 80091ee:	9301      	str	r3, [sp, #4]
 80091f0:	e7e6      	b.n	80091c0 <__sflush_r+0xd4>
 80091f2:	46c0      	nop			@ (mov r8, r8)
 80091f4:	20400001 	.word	0x20400001

080091f8 <_fflush_r>:
 80091f8:	690b      	ldr	r3, [r1, #16]
 80091fa:	b570      	push	{r4, r5, r6, lr}
 80091fc:	0005      	movs	r5, r0
 80091fe:	000c      	movs	r4, r1
 8009200:	2b00      	cmp	r3, #0
 8009202:	d102      	bne.n	800920a <_fflush_r+0x12>
 8009204:	2500      	movs	r5, #0
 8009206:	0028      	movs	r0, r5
 8009208:	bd70      	pop	{r4, r5, r6, pc}
 800920a:	2800      	cmp	r0, #0
 800920c:	d004      	beq.n	8009218 <_fflush_r+0x20>
 800920e:	6a03      	ldr	r3, [r0, #32]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d101      	bne.n	8009218 <_fflush_r+0x20>
 8009214:	f7fe fa62 	bl	80076dc <__sinit>
 8009218:	220c      	movs	r2, #12
 800921a:	5ea3      	ldrsh	r3, [r4, r2]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d0f1      	beq.n	8009204 <_fflush_r+0xc>
 8009220:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009222:	07d2      	lsls	r2, r2, #31
 8009224:	d404      	bmi.n	8009230 <_fflush_r+0x38>
 8009226:	059b      	lsls	r3, r3, #22
 8009228:	d402      	bmi.n	8009230 <_fflush_r+0x38>
 800922a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800922c:	f7fe fb8f 	bl	800794e <__retarget_lock_acquire_recursive>
 8009230:	0028      	movs	r0, r5
 8009232:	0021      	movs	r1, r4
 8009234:	f7ff ff5a 	bl	80090ec <__sflush_r>
 8009238:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800923a:	0005      	movs	r5, r0
 800923c:	07db      	lsls	r3, r3, #31
 800923e:	d4e2      	bmi.n	8009206 <_fflush_r+0xe>
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	059b      	lsls	r3, r3, #22
 8009244:	d4df      	bmi.n	8009206 <_fflush_r+0xe>
 8009246:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009248:	f7fe fb82 	bl	8007950 <__retarget_lock_release_recursive>
 800924c:	e7db      	b.n	8009206 <_fflush_r+0xe>

0800924e <memmove>:
 800924e:	b510      	push	{r4, lr}
 8009250:	4288      	cmp	r0, r1
 8009252:	d902      	bls.n	800925a <memmove+0xc>
 8009254:	188b      	adds	r3, r1, r2
 8009256:	4298      	cmp	r0, r3
 8009258:	d308      	bcc.n	800926c <memmove+0x1e>
 800925a:	2300      	movs	r3, #0
 800925c:	429a      	cmp	r2, r3
 800925e:	d007      	beq.n	8009270 <memmove+0x22>
 8009260:	5ccc      	ldrb	r4, [r1, r3]
 8009262:	54c4      	strb	r4, [r0, r3]
 8009264:	3301      	adds	r3, #1
 8009266:	e7f9      	b.n	800925c <memmove+0xe>
 8009268:	5c8b      	ldrb	r3, [r1, r2]
 800926a:	5483      	strb	r3, [r0, r2]
 800926c:	3a01      	subs	r2, #1
 800926e:	d2fb      	bcs.n	8009268 <memmove+0x1a>
 8009270:	bd10      	pop	{r4, pc}
	...

08009274 <__assert_func>:
 8009274:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009276:	0014      	movs	r4, r2
 8009278:	001a      	movs	r2, r3
 800927a:	4b09      	ldr	r3, [pc, #36]	@ (80092a0 <__assert_func+0x2c>)
 800927c:	0005      	movs	r5, r0
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	000e      	movs	r6, r1
 8009282:	68d8      	ldr	r0, [r3, #12]
 8009284:	4b07      	ldr	r3, [pc, #28]	@ (80092a4 <__assert_func+0x30>)
 8009286:	2c00      	cmp	r4, #0
 8009288:	d101      	bne.n	800928e <__assert_func+0x1a>
 800928a:	4b07      	ldr	r3, [pc, #28]	@ (80092a8 <__assert_func+0x34>)
 800928c:	001c      	movs	r4, r3
 800928e:	4907      	ldr	r1, [pc, #28]	@ (80092ac <__assert_func+0x38>)
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	9402      	str	r4, [sp, #8]
 8009294:	002b      	movs	r3, r5
 8009296:	9600      	str	r6, [sp, #0]
 8009298:	f000 f886 	bl	80093a8 <fiprintf>
 800929c:	f000 f894 	bl	80093c8 <abort>
 80092a0:	20000024 	.word	0x20000024
 80092a4:	0800b57d 	.word	0x0800b57d
 80092a8:	0800b5b8 	.word	0x0800b5b8
 80092ac:	0800b58a 	.word	0x0800b58a

080092b0 <_calloc_r>:
 80092b0:	b570      	push	{r4, r5, r6, lr}
 80092b2:	0c0b      	lsrs	r3, r1, #16
 80092b4:	0c15      	lsrs	r5, r2, #16
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d11e      	bne.n	80092f8 <_calloc_r+0x48>
 80092ba:	2d00      	cmp	r5, #0
 80092bc:	d10c      	bne.n	80092d8 <_calloc_r+0x28>
 80092be:	b289      	uxth	r1, r1
 80092c0:	b294      	uxth	r4, r2
 80092c2:	434c      	muls	r4, r1
 80092c4:	0021      	movs	r1, r4
 80092c6:	f7fd fc89 	bl	8006bdc <_malloc_r>
 80092ca:	1e05      	subs	r5, r0, #0
 80092cc:	d01b      	beq.n	8009306 <_calloc_r+0x56>
 80092ce:	0022      	movs	r2, r4
 80092d0:	2100      	movs	r1, #0
 80092d2:	f7fe faa5 	bl	8007820 <memset>
 80092d6:	e016      	b.n	8009306 <_calloc_r+0x56>
 80092d8:	1c2b      	adds	r3, r5, #0
 80092da:	1c0c      	adds	r4, r1, #0
 80092dc:	b289      	uxth	r1, r1
 80092de:	b292      	uxth	r2, r2
 80092e0:	434a      	muls	r2, r1
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	b2a1      	uxth	r1, r4
 80092e6:	4359      	muls	r1, r3
 80092e8:	0c14      	lsrs	r4, r2, #16
 80092ea:	190c      	adds	r4, r1, r4
 80092ec:	0c23      	lsrs	r3, r4, #16
 80092ee:	d107      	bne.n	8009300 <_calloc_r+0x50>
 80092f0:	0424      	lsls	r4, r4, #16
 80092f2:	b292      	uxth	r2, r2
 80092f4:	4314      	orrs	r4, r2
 80092f6:	e7e5      	b.n	80092c4 <_calloc_r+0x14>
 80092f8:	2d00      	cmp	r5, #0
 80092fa:	d101      	bne.n	8009300 <_calloc_r+0x50>
 80092fc:	1c14      	adds	r4, r2, #0
 80092fe:	e7ed      	b.n	80092dc <_calloc_r+0x2c>
 8009300:	230c      	movs	r3, #12
 8009302:	2500      	movs	r5, #0
 8009304:	6003      	str	r3, [r0, #0]
 8009306:	0028      	movs	r0, r5
 8009308:	bd70      	pop	{r4, r5, r6, pc}

0800930a <__ascii_mbtowc>:
 800930a:	b082      	sub	sp, #8
 800930c:	2900      	cmp	r1, #0
 800930e:	d100      	bne.n	8009312 <__ascii_mbtowc+0x8>
 8009310:	a901      	add	r1, sp, #4
 8009312:	1e10      	subs	r0, r2, #0
 8009314:	d006      	beq.n	8009324 <__ascii_mbtowc+0x1a>
 8009316:	2b00      	cmp	r3, #0
 8009318:	d006      	beq.n	8009328 <__ascii_mbtowc+0x1e>
 800931a:	7813      	ldrb	r3, [r2, #0]
 800931c:	600b      	str	r3, [r1, #0]
 800931e:	7810      	ldrb	r0, [r2, #0]
 8009320:	1e43      	subs	r3, r0, #1
 8009322:	4198      	sbcs	r0, r3
 8009324:	b002      	add	sp, #8
 8009326:	4770      	bx	lr
 8009328:	2002      	movs	r0, #2
 800932a:	4240      	negs	r0, r0
 800932c:	e7fa      	b.n	8009324 <__ascii_mbtowc+0x1a>

0800932e <_realloc_r>:
 800932e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009330:	0006      	movs	r6, r0
 8009332:	000c      	movs	r4, r1
 8009334:	0015      	movs	r5, r2
 8009336:	2900      	cmp	r1, #0
 8009338:	d105      	bne.n	8009346 <_realloc_r+0x18>
 800933a:	0011      	movs	r1, r2
 800933c:	f7fd fc4e 	bl	8006bdc <_malloc_r>
 8009340:	0004      	movs	r4, r0
 8009342:	0020      	movs	r0, r4
 8009344:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009346:	2a00      	cmp	r2, #0
 8009348:	d103      	bne.n	8009352 <_realloc_r+0x24>
 800934a:	f7ff f98b 	bl	8008664 <_free_r>
 800934e:	002c      	movs	r4, r5
 8009350:	e7f7      	b.n	8009342 <_realloc_r+0x14>
 8009352:	f000 f840 	bl	80093d6 <_malloc_usable_size_r>
 8009356:	0007      	movs	r7, r0
 8009358:	4285      	cmp	r5, r0
 800935a:	d802      	bhi.n	8009362 <_realloc_r+0x34>
 800935c:	0843      	lsrs	r3, r0, #1
 800935e:	42ab      	cmp	r3, r5
 8009360:	d3ef      	bcc.n	8009342 <_realloc_r+0x14>
 8009362:	0029      	movs	r1, r5
 8009364:	0030      	movs	r0, r6
 8009366:	f7fd fc39 	bl	8006bdc <_malloc_r>
 800936a:	9001      	str	r0, [sp, #4]
 800936c:	2800      	cmp	r0, #0
 800936e:	d101      	bne.n	8009374 <_realloc_r+0x46>
 8009370:	9c01      	ldr	r4, [sp, #4]
 8009372:	e7e6      	b.n	8009342 <_realloc_r+0x14>
 8009374:	002a      	movs	r2, r5
 8009376:	42bd      	cmp	r5, r7
 8009378:	d900      	bls.n	800937c <_realloc_r+0x4e>
 800937a:	003a      	movs	r2, r7
 800937c:	0021      	movs	r1, r4
 800937e:	9801      	ldr	r0, [sp, #4]
 8009380:	f7fe faf2 	bl	8007968 <memcpy>
 8009384:	0021      	movs	r1, r4
 8009386:	0030      	movs	r0, r6
 8009388:	f7ff f96c 	bl	8008664 <_free_r>
 800938c:	e7f0      	b.n	8009370 <_realloc_r+0x42>

0800938e <__ascii_wctomb>:
 800938e:	0003      	movs	r3, r0
 8009390:	1e08      	subs	r0, r1, #0
 8009392:	d005      	beq.n	80093a0 <__ascii_wctomb+0x12>
 8009394:	2aff      	cmp	r2, #255	@ 0xff
 8009396:	d904      	bls.n	80093a2 <__ascii_wctomb+0x14>
 8009398:	228a      	movs	r2, #138	@ 0x8a
 800939a:	2001      	movs	r0, #1
 800939c:	601a      	str	r2, [r3, #0]
 800939e:	4240      	negs	r0, r0
 80093a0:	4770      	bx	lr
 80093a2:	2001      	movs	r0, #1
 80093a4:	700a      	strb	r2, [r1, #0]
 80093a6:	e7fb      	b.n	80093a0 <__ascii_wctomb+0x12>

080093a8 <fiprintf>:
 80093a8:	b40e      	push	{r1, r2, r3}
 80093aa:	b517      	push	{r0, r1, r2, r4, lr}
 80093ac:	4c05      	ldr	r4, [pc, #20]	@ (80093c4 <fiprintf+0x1c>)
 80093ae:	ab05      	add	r3, sp, #20
 80093b0:	cb04      	ldmia	r3!, {r2}
 80093b2:	0001      	movs	r1, r0
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	9301      	str	r3, [sp, #4]
 80093b8:	f000 f83c 	bl	8009434 <_vfiprintf_r>
 80093bc:	bc1e      	pop	{r1, r2, r3, r4}
 80093be:	bc08      	pop	{r3}
 80093c0:	b003      	add	sp, #12
 80093c2:	4718      	bx	r3
 80093c4:	20000024 	.word	0x20000024

080093c8 <abort>:
 80093c8:	2006      	movs	r0, #6
 80093ca:	b510      	push	{r4, lr}
 80093cc:	f000 fa18 	bl	8009800 <raise>
 80093d0:	2001      	movs	r0, #1
 80093d2:	f7fa fc75 	bl	8003cc0 <_exit>

080093d6 <_malloc_usable_size_r>:
 80093d6:	1f0b      	subs	r3, r1, #4
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	1f18      	subs	r0, r3, #4
 80093dc:	2b00      	cmp	r3, #0
 80093de:	da01      	bge.n	80093e4 <_malloc_usable_size_r+0xe>
 80093e0:	580b      	ldr	r3, [r1, r0]
 80093e2:	18c0      	adds	r0, r0, r3
 80093e4:	4770      	bx	lr

080093e6 <__sfputc_r>:
 80093e6:	6893      	ldr	r3, [r2, #8]
 80093e8:	b510      	push	{r4, lr}
 80093ea:	3b01      	subs	r3, #1
 80093ec:	6093      	str	r3, [r2, #8]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	da04      	bge.n	80093fc <__sfputc_r+0x16>
 80093f2:	6994      	ldr	r4, [r2, #24]
 80093f4:	42a3      	cmp	r3, r4
 80093f6:	db07      	blt.n	8009408 <__sfputc_r+0x22>
 80093f8:	290a      	cmp	r1, #10
 80093fa:	d005      	beq.n	8009408 <__sfputc_r+0x22>
 80093fc:	6813      	ldr	r3, [r2, #0]
 80093fe:	1c58      	adds	r0, r3, #1
 8009400:	6010      	str	r0, [r2, #0]
 8009402:	7019      	strb	r1, [r3, #0]
 8009404:	0008      	movs	r0, r1
 8009406:	bd10      	pop	{r4, pc}
 8009408:	f000 f930 	bl	800966c <__swbuf_r>
 800940c:	0001      	movs	r1, r0
 800940e:	e7f9      	b.n	8009404 <__sfputc_r+0x1e>

08009410 <__sfputs_r>:
 8009410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009412:	0006      	movs	r6, r0
 8009414:	000f      	movs	r7, r1
 8009416:	0014      	movs	r4, r2
 8009418:	18d5      	adds	r5, r2, r3
 800941a:	42ac      	cmp	r4, r5
 800941c:	d101      	bne.n	8009422 <__sfputs_r+0x12>
 800941e:	2000      	movs	r0, #0
 8009420:	e007      	b.n	8009432 <__sfputs_r+0x22>
 8009422:	7821      	ldrb	r1, [r4, #0]
 8009424:	003a      	movs	r2, r7
 8009426:	0030      	movs	r0, r6
 8009428:	f7ff ffdd 	bl	80093e6 <__sfputc_r>
 800942c:	3401      	adds	r4, #1
 800942e:	1c43      	adds	r3, r0, #1
 8009430:	d1f3      	bne.n	800941a <__sfputs_r+0xa>
 8009432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009434 <_vfiprintf_r>:
 8009434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009436:	b0a1      	sub	sp, #132	@ 0x84
 8009438:	000f      	movs	r7, r1
 800943a:	0015      	movs	r5, r2
 800943c:	001e      	movs	r6, r3
 800943e:	9003      	str	r0, [sp, #12]
 8009440:	2800      	cmp	r0, #0
 8009442:	d004      	beq.n	800944e <_vfiprintf_r+0x1a>
 8009444:	6a03      	ldr	r3, [r0, #32]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d101      	bne.n	800944e <_vfiprintf_r+0x1a>
 800944a:	f7fe f947 	bl	80076dc <__sinit>
 800944e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009450:	07db      	lsls	r3, r3, #31
 8009452:	d405      	bmi.n	8009460 <_vfiprintf_r+0x2c>
 8009454:	89bb      	ldrh	r3, [r7, #12]
 8009456:	059b      	lsls	r3, r3, #22
 8009458:	d402      	bmi.n	8009460 <_vfiprintf_r+0x2c>
 800945a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800945c:	f7fe fa77 	bl	800794e <__retarget_lock_acquire_recursive>
 8009460:	89bb      	ldrh	r3, [r7, #12]
 8009462:	071b      	lsls	r3, r3, #28
 8009464:	d502      	bpl.n	800946c <_vfiprintf_r+0x38>
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d113      	bne.n	8009494 <_vfiprintf_r+0x60>
 800946c:	0039      	movs	r1, r7
 800946e:	9803      	ldr	r0, [sp, #12]
 8009470:	f000 f93e 	bl	80096f0 <__swsetup_r>
 8009474:	2800      	cmp	r0, #0
 8009476:	d00d      	beq.n	8009494 <_vfiprintf_r+0x60>
 8009478:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800947a:	07db      	lsls	r3, r3, #31
 800947c:	d503      	bpl.n	8009486 <_vfiprintf_r+0x52>
 800947e:	2001      	movs	r0, #1
 8009480:	4240      	negs	r0, r0
 8009482:	b021      	add	sp, #132	@ 0x84
 8009484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009486:	89bb      	ldrh	r3, [r7, #12]
 8009488:	059b      	lsls	r3, r3, #22
 800948a:	d4f8      	bmi.n	800947e <_vfiprintf_r+0x4a>
 800948c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800948e:	f7fe fa5f 	bl	8007950 <__retarget_lock_release_recursive>
 8009492:	e7f4      	b.n	800947e <_vfiprintf_r+0x4a>
 8009494:	2300      	movs	r3, #0
 8009496:	ac08      	add	r4, sp, #32
 8009498:	6163      	str	r3, [r4, #20]
 800949a:	3320      	adds	r3, #32
 800949c:	7663      	strb	r3, [r4, #25]
 800949e:	3310      	adds	r3, #16
 80094a0:	76a3      	strb	r3, [r4, #26]
 80094a2:	9607      	str	r6, [sp, #28]
 80094a4:	002e      	movs	r6, r5
 80094a6:	7833      	ldrb	r3, [r6, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d001      	beq.n	80094b0 <_vfiprintf_r+0x7c>
 80094ac:	2b25      	cmp	r3, #37	@ 0x25
 80094ae:	d148      	bne.n	8009542 <_vfiprintf_r+0x10e>
 80094b0:	1b73      	subs	r3, r6, r5
 80094b2:	9305      	str	r3, [sp, #20]
 80094b4:	42ae      	cmp	r6, r5
 80094b6:	d00b      	beq.n	80094d0 <_vfiprintf_r+0x9c>
 80094b8:	002a      	movs	r2, r5
 80094ba:	0039      	movs	r1, r7
 80094bc:	9803      	ldr	r0, [sp, #12]
 80094be:	f7ff ffa7 	bl	8009410 <__sfputs_r>
 80094c2:	3001      	adds	r0, #1
 80094c4:	d100      	bne.n	80094c8 <_vfiprintf_r+0x94>
 80094c6:	e0ae      	b.n	8009626 <_vfiprintf_r+0x1f2>
 80094c8:	6963      	ldr	r3, [r4, #20]
 80094ca:	9a05      	ldr	r2, [sp, #20]
 80094cc:	189b      	adds	r3, r3, r2
 80094ce:	6163      	str	r3, [r4, #20]
 80094d0:	7833      	ldrb	r3, [r6, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d100      	bne.n	80094d8 <_vfiprintf_r+0xa4>
 80094d6:	e0a6      	b.n	8009626 <_vfiprintf_r+0x1f2>
 80094d8:	2201      	movs	r2, #1
 80094da:	2300      	movs	r3, #0
 80094dc:	4252      	negs	r2, r2
 80094de:	6062      	str	r2, [r4, #4]
 80094e0:	a904      	add	r1, sp, #16
 80094e2:	3254      	adds	r2, #84	@ 0x54
 80094e4:	1852      	adds	r2, r2, r1
 80094e6:	1c75      	adds	r5, r6, #1
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	60e3      	str	r3, [r4, #12]
 80094ec:	60a3      	str	r3, [r4, #8]
 80094ee:	7013      	strb	r3, [r2, #0]
 80094f0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80094f2:	4b59      	ldr	r3, [pc, #356]	@ (8009658 <_vfiprintf_r+0x224>)
 80094f4:	2205      	movs	r2, #5
 80094f6:	0018      	movs	r0, r3
 80094f8:	7829      	ldrb	r1, [r5, #0]
 80094fa:	9305      	str	r3, [sp, #20]
 80094fc:	f7fe fa29 	bl	8007952 <memchr>
 8009500:	1c6e      	adds	r6, r5, #1
 8009502:	2800      	cmp	r0, #0
 8009504:	d11f      	bne.n	8009546 <_vfiprintf_r+0x112>
 8009506:	6822      	ldr	r2, [r4, #0]
 8009508:	06d3      	lsls	r3, r2, #27
 800950a:	d504      	bpl.n	8009516 <_vfiprintf_r+0xe2>
 800950c:	2353      	movs	r3, #83	@ 0x53
 800950e:	a904      	add	r1, sp, #16
 8009510:	185b      	adds	r3, r3, r1
 8009512:	2120      	movs	r1, #32
 8009514:	7019      	strb	r1, [r3, #0]
 8009516:	0713      	lsls	r3, r2, #28
 8009518:	d504      	bpl.n	8009524 <_vfiprintf_r+0xf0>
 800951a:	2353      	movs	r3, #83	@ 0x53
 800951c:	a904      	add	r1, sp, #16
 800951e:	185b      	adds	r3, r3, r1
 8009520:	212b      	movs	r1, #43	@ 0x2b
 8009522:	7019      	strb	r1, [r3, #0]
 8009524:	782b      	ldrb	r3, [r5, #0]
 8009526:	2b2a      	cmp	r3, #42	@ 0x2a
 8009528:	d016      	beq.n	8009558 <_vfiprintf_r+0x124>
 800952a:	002e      	movs	r6, r5
 800952c:	2100      	movs	r1, #0
 800952e:	200a      	movs	r0, #10
 8009530:	68e3      	ldr	r3, [r4, #12]
 8009532:	7832      	ldrb	r2, [r6, #0]
 8009534:	1c75      	adds	r5, r6, #1
 8009536:	3a30      	subs	r2, #48	@ 0x30
 8009538:	2a09      	cmp	r2, #9
 800953a:	d950      	bls.n	80095de <_vfiprintf_r+0x1aa>
 800953c:	2900      	cmp	r1, #0
 800953e:	d111      	bne.n	8009564 <_vfiprintf_r+0x130>
 8009540:	e017      	b.n	8009572 <_vfiprintf_r+0x13e>
 8009542:	3601      	adds	r6, #1
 8009544:	e7af      	b.n	80094a6 <_vfiprintf_r+0x72>
 8009546:	9b05      	ldr	r3, [sp, #20]
 8009548:	6822      	ldr	r2, [r4, #0]
 800954a:	1ac0      	subs	r0, r0, r3
 800954c:	2301      	movs	r3, #1
 800954e:	4083      	lsls	r3, r0
 8009550:	4313      	orrs	r3, r2
 8009552:	0035      	movs	r5, r6
 8009554:	6023      	str	r3, [r4, #0]
 8009556:	e7cc      	b.n	80094f2 <_vfiprintf_r+0xbe>
 8009558:	9b07      	ldr	r3, [sp, #28]
 800955a:	1d19      	adds	r1, r3, #4
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	9107      	str	r1, [sp, #28]
 8009560:	2b00      	cmp	r3, #0
 8009562:	db01      	blt.n	8009568 <_vfiprintf_r+0x134>
 8009564:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009566:	e004      	b.n	8009572 <_vfiprintf_r+0x13e>
 8009568:	425b      	negs	r3, r3
 800956a:	60e3      	str	r3, [r4, #12]
 800956c:	2302      	movs	r3, #2
 800956e:	4313      	orrs	r3, r2
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	7833      	ldrb	r3, [r6, #0]
 8009574:	2b2e      	cmp	r3, #46	@ 0x2e
 8009576:	d10c      	bne.n	8009592 <_vfiprintf_r+0x15e>
 8009578:	7873      	ldrb	r3, [r6, #1]
 800957a:	2b2a      	cmp	r3, #42	@ 0x2a
 800957c:	d134      	bne.n	80095e8 <_vfiprintf_r+0x1b4>
 800957e:	9b07      	ldr	r3, [sp, #28]
 8009580:	3602      	adds	r6, #2
 8009582:	1d1a      	adds	r2, r3, #4
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	9207      	str	r2, [sp, #28]
 8009588:	2b00      	cmp	r3, #0
 800958a:	da01      	bge.n	8009590 <_vfiprintf_r+0x15c>
 800958c:	2301      	movs	r3, #1
 800958e:	425b      	negs	r3, r3
 8009590:	9309      	str	r3, [sp, #36]	@ 0x24
 8009592:	4d32      	ldr	r5, [pc, #200]	@ (800965c <_vfiprintf_r+0x228>)
 8009594:	2203      	movs	r2, #3
 8009596:	0028      	movs	r0, r5
 8009598:	7831      	ldrb	r1, [r6, #0]
 800959a:	f7fe f9da 	bl	8007952 <memchr>
 800959e:	2800      	cmp	r0, #0
 80095a0:	d006      	beq.n	80095b0 <_vfiprintf_r+0x17c>
 80095a2:	2340      	movs	r3, #64	@ 0x40
 80095a4:	1b40      	subs	r0, r0, r5
 80095a6:	4083      	lsls	r3, r0
 80095a8:	6822      	ldr	r2, [r4, #0]
 80095aa:	3601      	adds	r6, #1
 80095ac:	4313      	orrs	r3, r2
 80095ae:	6023      	str	r3, [r4, #0]
 80095b0:	7831      	ldrb	r1, [r6, #0]
 80095b2:	2206      	movs	r2, #6
 80095b4:	482a      	ldr	r0, [pc, #168]	@ (8009660 <_vfiprintf_r+0x22c>)
 80095b6:	1c75      	adds	r5, r6, #1
 80095b8:	7621      	strb	r1, [r4, #24]
 80095ba:	f7fe f9ca 	bl	8007952 <memchr>
 80095be:	2800      	cmp	r0, #0
 80095c0:	d040      	beq.n	8009644 <_vfiprintf_r+0x210>
 80095c2:	4b28      	ldr	r3, [pc, #160]	@ (8009664 <_vfiprintf_r+0x230>)
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d122      	bne.n	800960e <_vfiprintf_r+0x1da>
 80095c8:	2207      	movs	r2, #7
 80095ca:	9b07      	ldr	r3, [sp, #28]
 80095cc:	3307      	adds	r3, #7
 80095ce:	4393      	bics	r3, r2
 80095d0:	3308      	adds	r3, #8
 80095d2:	9307      	str	r3, [sp, #28]
 80095d4:	6963      	ldr	r3, [r4, #20]
 80095d6:	9a04      	ldr	r2, [sp, #16]
 80095d8:	189b      	adds	r3, r3, r2
 80095da:	6163      	str	r3, [r4, #20]
 80095dc:	e762      	b.n	80094a4 <_vfiprintf_r+0x70>
 80095de:	4343      	muls	r3, r0
 80095e0:	002e      	movs	r6, r5
 80095e2:	2101      	movs	r1, #1
 80095e4:	189b      	adds	r3, r3, r2
 80095e6:	e7a4      	b.n	8009532 <_vfiprintf_r+0xfe>
 80095e8:	2300      	movs	r3, #0
 80095ea:	200a      	movs	r0, #10
 80095ec:	0019      	movs	r1, r3
 80095ee:	3601      	adds	r6, #1
 80095f0:	6063      	str	r3, [r4, #4]
 80095f2:	7832      	ldrb	r2, [r6, #0]
 80095f4:	1c75      	adds	r5, r6, #1
 80095f6:	3a30      	subs	r2, #48	@ 0x30
 80095f8:	2a09      	cmp	r2, #9
 80095fa:	d903      	bls.n	8009604 <_vfiprintf_r+0x1d0>
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0c8      	beq.n	8009592 <_vfiprintf_r+0x15e>
 8009600:	9109      	str	r1, [sp, #36]	@ 0x24
 8009602:	e7c6      	b.n	8009592 <_vfiprintf_r+0x15e>
 8009604:	4341      	muls	r1, r0
 8009606:	002e      	movs	r6, r5
 8009608:	2301      	movs	r3, #1
 800960a:	1889      	adds	r1, r1, r2
 800960c:	e7f1      	b.n	80095f2 <_vfiprintf_r+0x1be>
 800960e:	aa07      	add	r2, sp, #28
 8009610:	9200      	str	r2, [sp, #0]
 8009612:	0021      	movs	r1, r4
 8009614:	003a      	movs	r2, r7
 8009616:	4b14      	ldr	r3, [pc, #80]	@ (8009668 <_vfiprintf_r+0x234>)
 8009618:	9803      	ldr	r0, [sp, #12]
 800961a:	f7fd fc15 	bl	8006e48 <_printf_float>
 800961e:	9004      	str	r0, [sp, #16]
 8009620:	9b04      	ldr	r3, [sp, #16]
 8009622:	3301      	adds	r3, #1
 8009624:	d1d6      	bne.n	80095d4 <_vfiprintf_r+0x1a0>
 8009626:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009628:	07db      	lsls	r3, r3, #31
 800962a:	d405      	bmi.n	8009638 <_vfiprintf_r+0x204>
 800962c:	89bb      	ldrh	r3, [r7, #12]
 800962e:	059b      	lsls	r3, r3, #22
 8009630:	d402      	bmi.n	8009638 <_vfiprintf_r+0x204>
 8009632:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009634:	f7fe f98c 	bl	8007950 <__retarget_lock_release_recursive>
 8009638:	89bb      	ldrh	r3, [r7, #12]
 800963a:	065b      	lsls	r3, r3, #25
 800963c:	d500      	bpl.n	8009640 <_vfiprintf_r+0x20c>
 800963e:	e71e      	b.n	800947e <_vfiprintf_r+0x4a>
 8009640:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009642:	e71e      	b.n	8009482 <_vfiprintf_r+0x4e>
 8009644:	aa07      	add	r2, sp, #28
 8009646:	9200      	str	r2, [sp, #0]
 8009648:	0021      	movs	r1, r4
 800964a:	003a      	movs	r2, r7
 800964c:	4b06      	ldr	r3, [pc, #24]	@ (8009668 <_vfiprintf_r+0x234>)
 800964e:	9803      	ldr	r0, [sp, #12]
 8009650:	f7fd fea8 	bl	80073a4 <_printf_i>
 8009654:	e7e3      	b.n	800961e <_vfiprintf_r+0x1ea>
 8009656:	46c0      	nop			@ (mov r8, r8)
 8009658:	0800b562 	.word	0x0800b562
 800965c:	0800b568 	.word	0x0800b568
 8009660:	0800b56c 	.word	0x0800b56c
 8009664:	08006e49 	.word	0x08006e49
 8009668:	08009411 	.word	0x08009411

0800966c <__swbuf_r>:
 800966c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800966e:	0006      	movs	r6, r0
 8009670:	000d      	movs	r5, r1
 8009672:	0014      	movs	r4, r2
 8009674:	2800      	cmp	r0, #0
 8009676:	d004      	beq.n	8009682 <__swbuf_r+0x16>
 8009678:	6a03      	ldr	r3, [r0, #32]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d101      	bne.n	8009682 <__swbuf_r+0x16>
 800967e:	f7fe f82d 	bl	80076dc <__sinit>
 8009682:	69a3      	ldr	r3, [r4, #24]
 8009684:	60a3      	str	r3, [r4, #8]
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	071b      	lsls	r3, r3, #28
 800968a:	d502      	bpl.n	8009692 <__swbuf_r+0x26>
 800968c:	6923      	ldr	r3, [r4, #16]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d109      	bne.n	80096a6 <__swbuf_r+0x3a>
 8009692:	0021      	movs	r1, r4
 8009694:	0030      	movs	r0, r6
 8009696:	f000 f82b 	bl	80096f0 <__swsetup_r>
 800969a:	2800      	cmp	r0, #0
 800969c:	d003      	beq.n	80096a6 <__swbuf_r+0x3a>
 800969e:	2501      	movs	r5, #1
 80096a0:	426d      	negs	r5, r5
 80096a2:	0028      	movs	r0, r5
 80096a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096a6:	6923      	ldr	r3, [r4, #16]
 80096a8:	6820      	ldr	r0, [r4, #0]
 80096aa:	b2ef      	uxtb	r7, r5
 80096ac:	1ac0      	subs	r0, r0, r3
 80096ae:	6963      	ldr	r3, [r4, #20]
 80096b0:	b2ed      	uxtb	r5, r5
 80096b2:	4283      	cmp	r3, r0
 80096b4:	dc05      	bgt.n	80096c2 <__swbuf_r+0x56>
 80096b6:	0021      	movs	r1, r4
 80096b8:	0030      	movs	r0, r6
 80096ba:	f7ff fd9d 	bl	80091f8 <_fflush_r>
 80096be:	2800      	cmp	r0, #0
 80096c0:	d1ed      	bne.n	800969e <__swbuf_r+0x32>
 80096c2:	68a3      	ldr	r3, [r4, #8]
 80096c4:	3001      	adds	r0, #1
 80096c6:	3b01      	subs	r3, #1
 80096c8:	60a3      	str	r3, [r4, #8]
 80096ca:	6823      	ldr	r3, [r4, #0]
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	6022      	str	r2, [r4, #0]
 80096d0:	701f      	strb	r7, [r3, #0]
 80096d2:	6963      	ldr	r3, [r4, #20]
 80096d4:	4283      	cmp	r3, r0
 80096d6:	d004      	beq.n	80096e2 <__swbuf_r+0x76>
 80096d8:	89a3      	ldrh	r3, [r4, #12]
 80096da:	07db      	lsls	r3, r3, #31
 80096dc:	d5e1      	bpl.n	80096a2 <__swbuf_r+0x36>
 80096de:	2d0a      	cmp	r5, #10
 80096e0:	d1df      	bne.n	80096a2 <__swbuf_r+0x36>
 80096e2:	0021      	movs	r1, r4
 80096e4:	0030      	movs	r0, r6
 80096e6:	f7ff fd87 	bl	80091f8 <_fflush_r>
 80096ea:	2800      	cmp	r0, #0
 80096ec:	d0d9      	beq.n	80096a2 <__swbuf_r+0x36>
 80096ee:	e7d6      	b.n	800969e <__swbuf_r+0x32>

080096f0 <__swsetup_r>:
 80096f0:	4b2d      	ldr	r3, [pc, #180]	@ (80097a8 <__swsetup_r+0xb8>)
 80096f2:	b570      	push	{r4, r5, r6, lr}
 80096f4:	0005      	movs	r5, r0
 80096f6:	6818      	ldr	r0, [r3, #0]
 80096f8:	000c      	movs	r4, r1
 80096fa:	2800      	cmp	r0, #0
 80096fc:	d004      	beq.n	8009708 <__swsetup_r+0x18>
 80096fe:	6a03      	ldr	r3, [r0, #32]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <__swsetup_r+0x18>
 8009704:	f7fd ffea 	bl	80076dc <__sinit>
 8009708:	220c      	movs	r2, #12
 800970a:	5ea3      	ldrsh	r3, [r4, r2]
 800970c:	071a      	lsls	r2, r3, #28
 800970e:	d423      	bmi.n	8009758 <__swsetup_r+0x68>
 8009710:	06da      	lsls	r2, r3, #27
 8009712:	d407      	bmi.n	8009724 <__swsetup_r+0x34>
 8009714:	2209      	movs	r2, #9
 8009716:	602a      	str	r2, [r5, #0]
 8009718:	2240      	movs	r2, #64	@ 0x40
 800971a:	2001      	movs	r0, #1
 800971c:	4313      	orrs	r3, r2
 800971e:	81a3      	strh	r3, [r4, #12]
 8009720:	4240      	negs	r0, r0
 8009722:	e03a      	b.n	800979a <__swsetup_r+0xaa>
 8009724:	075b      	lsls	r3, r3, #29
 8009726:	d513      	bpl.n	8009750 <__swsetup_r+0x60>
 8009728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800972a:	2900      	cmp	r1, #0
 800972c:	d008      	beq.n	8009740 <__swsetup_r+0x50>
 800972e:	0023      	movs	r3, r4
 8009730:	3344      	adds	r3, #68	@ 0x44
 8009732:	4299      	cmp	r1, r3
 8009734:	d002      	beq.n	800973c <__swsetup_r+0x4c>
 8009736:	0028      	movs	r0, r5
 8009738:	f7fe ff94 	bl	8008664 <_free_r>
 800973c:	2300      	movs	r3, #0
 800973e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009740:	2224      	movs	r2, #36	@ 0x24
 8009742:	89a3      	ldrh	r3, [r4, #12]
 8009744:	4393      	bics	r3, r2
 8009746:	81a3      	strh	r3, [r4, #12]
 8009748:	2300      	movs	r3, #0
 800974a:	6063      	str	r3, [r4, #4]
 800974c:	6923      	ldr	r3, [r4, #16]
 800974e:	6023      	str	r3, [r4, #0]
 8009750:	2308      	movs	r3, #8
 8009752:	89a2      	ldrh	r2, [r4, #12]
 8009754:	4313      	orrs	r3, r2
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10b      	bne.n	8009776 <__swsetup_r+0x86>
 800975e:	21a0      	movs	r1, #160	@ 0xa0
 8009760:	2280      	movs	r2, #128	@ 0x80
 8009762:	89a3      	ldrh	r3, [r4, #12]
 8009764:	0089      	lsls	r1, r1, #2
 8009766:	0092      	lsls	r2, r2, #2
 8009768:	400b      	ands	r3, r1
 800976a:	4293      	cmp	r3, r2
 800976c:	d003      	beq.n	8009776 <__swsetup_r+0x86>
 800976e:	0021      	movs	r1, r4
 8009770:	0028      	movs	r0, r5
 8009772:	f000 f88f 	bl	8009894 <__smakebuf_r>
 8009776:	220c      	movs	r2, #12
 8009778:	5ea3      	ldrsh	r3, [r4, r2]
 800977a:	2101      	movs	r1, #1
 800977c:	001a      	movs	r2, r3
 800977e:	400a      	ands	r2, r1
 8009780:	420b      	tst	r3, r1
 8009782:	d00b      	beq.n	800979c <__swsetup_r+0xac>
 8009784:	2200      	movs	r2, #0
 8009786:	60a2      	str	r2, [r4, #8]
 8009788:	6962      	ldr	r2, [r4, #20]
 800978a:	4252      	negs	r2, r2
 800978c:	61a2      	str	r2, [r4, #24]
 800978e:	2000      	movs	r0, #0
 8009790:	6922      	ldr	r2, [r4, #16]
 8009792:	4282      	cmp	r2, r0
 8009794:	d101      	bne.n	800979a <__swsetup_r+0xaa>
 8009796:	061a      	lsls	r2, r3, #24
 8009798:	d4be      	bmi.n	8009718 <__swsetup_r+0x28>
 800979a:	bd70      	pop	{r4, r5, r6, pc}
 800979c:	0799      	lsls	r1, r3, #30
 800979e:	d400      	bmi.n	80097a2 <__swsetup_r+0xb2>
 80097a0:	6962      	ldr	r2, [r4, #20]
 80097a2:	60a2      	str	r2, [r4, #8]
 80097a4:	e7f3      	b.n	800978e <__swsetup_r+0x9e>
 80097a6:	46c0      	nop			@ (mov r8, r8)
 80097a8:	20000024 	.word	0x20000024

080097ac <_raise_r>:
 80097ac:	b570      	push	{r4, r5, r6, lr}
 80097ae:	0004      	movs	r4, r0
 80097b0:	000d      	movs	r5, r1
 80097b2:	291f      	cmp	r1, #31
 80097b4:	d904      	bls.n	80097c0 <_raise_r+0x14>
 80097b6:	2316      	movs	r3, #22
 80097b8:	6003      	str	r3, [r0, #0]
 80097ba:	2001      	movs	r0, #1
 80097bc:	4240      	negs	r0, r0
 80097be:	bd70      	pop	{r4, r5, r6, pc}
 80097c0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d004      	beq.n	80097d0 <_raise_r+0x24>
 80097c6:	008a      	lsls	r2, r1, #2
 80097c8:	189b      	adds	r3, r3, r2
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	2a00      	cmp	r2, #0
 80097ce:	d108      	bne.n	80097e2 <_raise_r+0x36>
 80097d0:	0020      	movs	r0, r4
 80097d2:	f000 f831 	bl	8009838 <_getpid_r>
 80097d6:	002a      	movs	r2, r5
 80097d8:	0001      	movs	r1, r0
 80097da:	0020      	movs	r0, r4
 80097dc:	f000 f81a 	bl	8009814 <_kill_r>
 80097e0:	e7ed      	b.n	80097be <_raise_r+0x12>
 80097e2:	2a01      	cmp	r2, #1
 80097e4:	d009      	beq.n	80097fa <_raise_r+0x4e>
 80097e6:	1c51      	adds	r1, r2, #1
 80097e8:	d103      	bne.n	80097f2 <_raise_r+0x46>
 80097ea:	2316      	movs	r3, #22
 80097ec:	6003      	str	r3, [r0, #0]
 80097ee:	2001      	movs	r0, #1
 80097f0:	e7e5      	b.n	80097be <_raise_r+0x12>
 80097f2:	2100      	movs	r1, #0
 80097f4:	0028      	movs	r0, r5
 80097f6:	6019      	str	r1, [r3, #0]
 80097f8:	4790      	blx	r2
 80097fa:	2000      	movs	r0, #0
 80097fc:	e7df      	b.n	80097be <_raise_r+0x12>
	...

08009800 <raise>:
 8009800:	b510      	push	{r4, lr}
 8009802:	4b03      	ldr	r3, [pc, #12]	@ (8009810 <raise+0x10>)
 8009804:	0001      	movs	r1, r0
 8009806:	6818      	ldr	r0, [r3, #0]
 8009808:	f7ff ffd0 	bl	80097ac <_raise_r>
 800980c:	bd10      	pop	{r4, pc}
 800980e:	46c0      	nop			@ (mov r8, r8)
 8009810:	20000024 	.word	0x20000024

08009814 <_kill_r>:
 8009814:	2300      	movs	r3, #0
 8009816:	b570      	push	{r4, r5, r6, lr}
 8009818:	4d06      	ldr	r5, [pc, #24]	@ (8009834 <_kill_r+0x20>)
 800981a:	0004      	movs	r4, r0
 800981c:	0008      	movs	r0, r1
 800981e:	0011      	movs	r1, r2
 8009820:	602b      	str	r3, [r5, #0]
 8009822:	f7fa fa3d 	bl	8003ca0 <_kill>
 8009826:	1c43      	adds	r3, r0, #1
 8009828:	d103      	bne.n	8009832 <_kill_r+0x1e>
 800982a:	682b      	ldr	r3, [r5, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d000      	beq.n	8009832 <_kill_r+0x1e>
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	bd70      	pop	{r4, r5, r6, pc}
 8009834:	2000067c 	.word	0x2000067c

08009838 <_getpid_r>:
 8009838:	b510      	push	{r4, lr}
 800983a:	f7fa fa2b 	bl	8003c94 <_getpid>
 800983e:	bd10      	pop	{r4, pc}

08009840 <__swhatbuf_r>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	000e      	movs	r6, r1
 8009844:	001d      	movs	r5, r3
 8009846:	230e      	movs	r3, #14
 8009848:	5ec9      	ldrsh	r1, [r1, r3]
 800984a:	0014      	movs	r4, r2
 800984c:	b096      	sub	sp, #88	@ 0x58
 800984e:	2900      	cmp	r1, #0
 8009850:	da0c      	bge.n	800986c <__swhatbuf_r+0x2c>
 8009852:	89b2      	ldrh	r2, [r6, #12]
 8009854:	2380      	movs	r3, #128	@ 0x80
 8009856:	0011      	movs	r1, r2
 8009858:	4019      	ands	r1, r3
 800985a:	421a      	tst	r2, r3
 800985c:	d114      	bne.n	8009888 <__swhatbuf_r+0x48>
 800985e:	2380      	movs	r3, #128	@ 0x80
 8009860:	00db      	lsls	r3, r3, #3
 8009862:	2000      	movs	r0, #0
 8009864:	6029      	str	r1, [r5, #0]
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	b016      	add	sp, #88	@ 0x58
 800986a:	bd70      	pop	{r4, r5, r6, pc}
 800986c:	466a      	mov	r2, sp
 800986e:	f000 f853 	bl	8009918 <_fstat_r>
 8009872:	2800      	cmp	r0, #0
 8009874:	dbed      	blt.n	8009852 <__swhatbuf_r+0x12>
 8009876:	23f0      	movs	r3, #240	@ 0xf0
 8009878:	9901      	ldr	r1, [sp, #4]
 800987a:	021b      	lsls	r3, r3, #8
 800987c:	4019      	ands	r1, r3
 800987e:	4b04      	ldr	r3, [pc, #16]	@ (8009890 <__swhatbuf_r+0x50>)
 8009880:	18c9      	adds	r1, r1, r3
 8009882:	424b      	negs	r3, r1
 8009884:	4159      	adcs	r1, r3
 8009886:	e7ea      	b.n	800985e <__swhatbuf_r+0x1e>
 8009888:	2100      	movs	r1, #0
 800988a:	2340      	movs	r3, #64	@ 0x40
 800988c:	e7e9      	b.n	8009862 <__swhatbuf_r+0x22>
 800988e:	46c0      	nop			@ (mov r8, r8)
 8009890:	ffffe000 	.word	0xffffe000

08009894 <__smakebuf_r>:
 8009894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009896:	2602      	movs	r6, #2
 8009898:	898b      	ldrh	r3, [r1, #12]
 800989a:	0005      	movs	r5, r0
 800989c:	000c      	movs	r4, r1
 800989e:	b085      	sub	sp, #20
 80098a0:	4233      	tst	r3, r6
 80098a2:	d007      	beq.n	80098b4 <__smakebuf_r+0x20>
 80098a4:	0023      	movs	r3, r4
 80098a6:	3347      	adds	r3, #71	@ 0x47
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	6123      	str	r3, [r4, #16]
 80098ac:	2301      	movs	r3, #1
 80098ae:	6163      	str	r3, [r4, #20]
 80098b0:	b005      	add	sp, #20
 80098b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098b4:	ab03      	add	r3, sp, #12
 80098b6:	aa02      	add	r2, sp, #8
 80098b8:	f7ff ffc2 	bl	8009840 <__swhatbuf_r>
 80098bc:	9f02      	ldr	r7, [sp, #8]
 80098be:	9001      	str	r0, [sp, #4]
 80098c0:	0039      	movs	r1, r7
 80098c2:	0028      	movs	r0, r5
 80098c4:	f7fd f98a 	bl	8006bdc <_malloc_r>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	d108      	bne.n	80098de <__smakebuf_r+0x4a>
 80098cc:	220c      	movs	r2, #12
 80098ce:	5ea3      	ldrsh	r3, [r4, r2]
 80098d0:	059a      	lsls	r2, r3, #22
 80098d2:	d4ed      	bmi.n	80098b0 <__smakebuf_r+0x1c>
 80098d4:	2203      	movs	r2, #3
 80098d6:	4393      	bics	r3, r2
 80098d8:	431e      	orrs	r6, r3
 80098da:	81a6      	strh	r6, [r4, #12]
 80098dc:	e7e2      	b.n	80098a4 <__smakebuf_r+0x10>
 80098de:	2380      	movs	r3, #128	@ 0x80
 80098e0:	89a2      	ldrh	r2, [r4, #12]
 80098e2:	6020      	str	r0, [r4, #0]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	81a3      	strh	r3, [r4, #12]
 80098e8:	9b03      	ldr	r3, [sp, #12]
 80098ea:	6120      	str	r0, [r4, #16]
 80098ec:	6167      	str	r7, [r4, #20]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00c      	beq.n	800990c <__smakebuf_r+0x78>
 80098f2:	0028      	movs	r0, r5
 80098f4:	230e      	movs	r3, #14
 80098f6:	5ee1      	ldrsh	r1, [r4, r3]
 80098f8:	f000 f820 	bl	800993c <_isatty_r>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d005      	beq.n	800990c <__smakebuf_r+0x78>
 8009900:	2303      	movs	r3, #3
 8009902:	89a2      	ldrh	r2, [r4, #12]
 8009904:	439a      	bics	r2, r3
 8009906:	3b02      	subs	r3, #2
 8009908:	4313      	orrs	r3, r2
 800990a:	81a3      	strh	r3, [r4, #12]
 800990c:	89a3      	ldrh	r3, [r4, #12]
 800990e:	9a01      	ldr	r2, [sp, #4]
 8009910:	4313      	orrs	r3, r2
 8009912:	81a3      	strh	r3, [r4, #12]
 8009914:	e7cc      	b.n	80098b0 <__smakebuf_r+0x1c>
	...

08009918 <_fstat_r>:
 8009918:	2300      	movs	r3, #0
 800991a:	b570      	push	{r4, r5, r6, lr}
 800991c:	4d06      	ldr	r5, [pc, #24]	@ (8009938 <_fstat_r+0x20>)
 800991e:	0004      	movs	r4, r0
 8009920:	0008      	movs	r0, r1
 8009922:	0011      	movs	r1, r2
 8009924:	602b      	str	r3, [r5, #0]
 8009926:	f7fa fa1b 	bl	8003d60 <_fstat>
 800992a:	1c43      	adds	r3, r0, #1
 800992c:	d103      	bne.n	8009936 <_fstat_r+0x1e>
 800992e:	682b      	ldr	r3, [r5, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d000      	beq.n	8009936 <_fstat_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd70      	pop	{r4, r5, r6, pc}
 8009938:	2000067c 	.word	0x2000067c

0800993c <_isatty_r>:
 800993c:	2300      	movs	r3, #0
 800993e:	b570      	push	{r4, r5, r6, lr}
 8009940:	4d06      	ldr	r5, [pc, #24]	@ (800995c <_isatty_r+0x20>)
 8009942:	0004      	movs	r4, r0
 8009944:	0008      	movs	r0, r1
 8009946:	602b      	str	r3, [r5, #0]
 8009948:	f7fa fa18 	bl	8003d7c <_isatty>
 800994c:	1c43      	adds	r3, r0, #1
 800994e:	d103      	bne.n	8009958 <_isatty_r+0x1c>
 8009950:	682b      	ldr	r3, [r5, #0]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d000      	beq.n	8009958 <_isatty_r+0x1c>
 8009956:	6023      	str	r3, [r4, #0]
 8009958:	bd70      	pop	{r4, r5, r6, pc}
 800995a:	46c0      	nop			@ (mov r8, r8)
 800995c:	2000067c 	.word	0x2000067c

08009960 <log>:
 8009960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009962:	0004      	movs	r4, r0
 8009964:	000d      	movs	r5, r1
 8009966:	f000 f8ad 	bl	8009ac4 <__ieee754_log>
 800996a:	0022      	movs	r2, r4
 800996c:	0006      	movs	r6, r0
 800996e:	000f      	movs	r7, r1
 8009970:	002b      	movs	r3, r5
 8009972:	0020      	movs	r0, r4
 8009974:	0029      	movs	r1, r5
 8009976:	f7f8 ffd7 	bl	8002928 <__aeabi_dcmpun>
 800997a:	2800      	cmp	r0, #0
 800997c:	d115      	bne.n	80099aa <log+0x4a>
 800997e:	2200      	movs	r2, #0
 8009980:	2300      	movs	r3, #0
 8009982:	0020      	movs	r0, r4
 8009984:	0029      	movs	r1, r5
 8009986:	f7f6 fd7b 	bl	8000480 <__aeabi_dcmpgt>
 800998a:	2800      	cmp	r0, #0
 800998c:	d10d      	bne.n	80099aa <log+0x4a>
 800998e:	2200      	movs	r2, #0
 8009990:	2300      	movs	r3, #0
 8009992:	0020      	movs	r0, r4
 8009994:	0029      	movs	r1, r5
 8009996:	f7f6 fd59 	bl	800044c <__aeabi_dcmpeq>
 800999a:	2800      	cmp	r0, #0
 800999c:	d008      	beq.n	80099b0 <log+0x50>
 800999e:	f7fd ffab 	bl	80078f8 <__errno>
 80099a2:	2322      	movs	r3, #34	@ 0x22
 80099a4:	2600      	movs	r6, #0
 80099a6:	4f07      	ldr	r7, [pc, #28]	@ (80099c4 <log+0x64>)
 80099a8:	6003      	str	r3, [r0, #0]
 80099aa:	0030      	movs	r0, r6
 80099ac:	0039      	movs	r1, r7
 80099ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099b0:	f7fd ffa2 	bl	80078f8 <__errno>
 80099b4:	2321      	movs	r3, #33	@ 0x21
 80099b6:	6003      	str	r3, [r0, #0]
 80099b8:	4803      	ldr	r0, [pc, #12]	@ (80099c8 <log+0x68>)
 80099ba:	f000 f87d 	bl	8009ab8 <nan>
 80099be:	0006      	movs	r6, r0
 80099c0:	000f      	movs	r7, r1
 80099c2:	e7f2      	b.n	80099aa <log+0x4a>
 80099c4:	fff00000 	.word	0xfff00000
 80099c8:	0800b5b8 	.word	0x0800b5b8

080099cc <pow>:
 80099cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099ce:	0014      	movs	r4, r2
 80099d0:	001d      	movs	r5, r3
 80099d2:	9000      	str	r0, [sp, #0]
 80099d4:	9101      	str	r1, [sp, #4]
 80099d6:	f000 fa27 	bl	8009e28 <__ieee754_pow>
 80099da:	0022      	movs	r2, r4
 80099dc:	0006      	movs	r6, r0
 80099de:	000f      	movs	r7, r1
 80099e0:	002b      	movs	r3, r5
 80099e2:	0020      	movs	r0, r4
 80099e4:	0029      	movs	r1, r5
 80099e6:	f7f8 ff9f 	bl	8002928 <__aeabi_dcmpun>
 80099ea:	2800      	cmp	r0, #0
 80099ec:	d13f      	bne.n	8009a6e <pow+0xa2>
 80099ee:	9800      	ldr	r0, [sp, #0]
 80099f0:	9901      	ldr	r1, [sp, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	2300      	movs	r3, #0
 80099f6:	f7f6 fd29 	bl	800044c <__aeabi_dcmpeq>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d019      	beq.n	8009a32 <pow+0x66>
 80099fe:	2200      	movs	r2, #0
 8009a00:	2300      	movs	r3, #0
 8009a02:	0020      	movs	r0, r4
 8009a04:	0029      	movs	r1, r5
 8009a06:	f7f6 fd21 	bl	800044c <__aeabi_dcmpeq>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d146      	bne.n	8009a9c <pow+0xd0>
 8009a0e:	0020      	movs	r0, r4
 8009a10:	0029      	movs	r1, r5
 8009a12:	f000 f849 	bl	8009aa8 <finite>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d029      	beq.n	8009a6e <pow+0xa2>
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	0020      	movs	r0, r4
 8009a20:	0029      	movs	r1, r5
 8009a22:	f7f6 fd19 	bl	8000458 <__aeabi_dcmplt>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d021      	beq.n	8009a6e <pow+0xa2>
 8009a2a:	f7fd ff65 	bl	80078f8 <__errno>
 8009a2e:	2322      	movs	r3, #34	@ 0x22
 8009a30:	e01c      	b.n	8009a6c <pow+0xa0>
 8009a32:	0030      	movs	r0, r6
 8009a34:	0039      	movs	r1, r7
 8009a36:	f000 f837 	bl	8009aa8 <finite>
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d11b      	bne.n	8009a76 <pow+0xaa>
 8009a3e:	9800      	ldr	r0, [sp, #0]
 8009a40:	9901      	ldr	r1, [sp, #4]
 8009a42:	f000 f831 	bl	8009aa8 <finite>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d015      	beq.n	8009a76 <pow+0xaa>
 8009a4a:	0020      	movs	r0, r4
 8009a4c:	0029      	movs	r1, r5
 8009a4e:	f000 f82b 	bl	8009aa8 <finite>
 8009a52:	2800      	cmp	r0, #0
 8009a54:	d00f      	beq.n	8009a76 <pow+0xaa>
 8009a56:	0032      	movs	r2, r6
 8009a58:	003b      	movs	r3, r7
 8009a5a:	0030      	movs	r0, r6
 8009a5c:	0039      	movs	r1, r7
 8009a5e:	f7f8 ff63 	bl	8002928 <__aeabi_dcmpun>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d0e1      	beq.n	8009a2a <pow+0x5e>
 8009a66:	f7fd ff47 	bl	80078f8 <__errno>
 8009a6a:	2321      	movs	r3, #33	@ 0x21
 8009a6c:	6003      	str	r3, [r0, #0]
 8009a6e:	0030      	movs	r0, r6
 8009a70:	0039      	movs	r1, r7
 8009a72:	b003      	add	sp, #12
 8009a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a76:	2200      	movs	r2, #0
 8009a78:	2300      	movs	r3, #0
 8009a7a:	0030      	movs	r0, r6
 8009a7c:	0039      	movs	r1, r7
 8009a7e:	f7f6 fce5 	bl	800044c <__aeabi_dcmpeq>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d0f3      	beq.n	8009a6e <pow+0xa2>
 8009a86:	9800      	ldr	r0, [sp, #0]
 8009a88:	9901      	ldr	r1, [sp, #4]
 8009a8a:	f000 f80d 	bl	8009aa8 <finite>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d0ed      	beq.n	8009a6e <pow+0xa2>
 8009a92:	0020      	movs	r0, r4
 8009a94:	0029      	movs	r1, r5
 8009a96:	f000 f807 	bl	8009aa8 <finite>
 8009a9a:	e7c4      	b.n	8009a26 <pow+0x5a>
 8009a9c:	2600      	movs	r6, #0
 8009a9e:	4f01      	ldr	r7, [pc, #4]	@ (8009aa4 <pow+0xd8>)
 8009aa0:	e7e5      	b.n	8009a6e <pow+0xa2>
 8009aa2:	46c0      	nop			@ (mov r8, r8)
 8009aa4:	3ff00000 	.word	0x3ff00000

08009aa8 <finite>:
 8009aa8:	4b02      	ldr	r3, [pc, #8]	@ (8009ab4 <finite+0xc>)
 8009aaa:	0048      	lsls	r0, r1, #1
 8009aac:	0840      	lsrs	r0, r0, #1
 8009aae:	18c0      	adds	r0, r0, r3
 8009ab0:	0fc0      	lsrs	r0, r0, #31
 8009ab2:	4770      	bx	lr
 8009ab4:	80100000 	.word	0x80100000

08009ab8 <nan>:
 8009ab8:	2000      	movs	r0, #0
 8009aba:	4901      	ldr	r1, [pc, #4]	@ (8009ac0 <nan+0x8>)
 8009abc:	4770      	bx	lr
 8009abe:	46c0      	nop			@ (mov r8, r8)
 8009ac0:	7ff80000 	.word	0x7ff80000

08009ac4 <__ieee754_log>:
 8009ac4:	2380      	movs	r3, #128	@ 0x80
 8009ac6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ac8:	035b      	lsls	r3, r3, #13
 8009aca:	000e      	movs	r6, r1
 8009acc:	b08d      	sub	sp, #52	@ 0x34
 8009ace:	4299      	cmp	r1, r3
 8009ad0:	da23      	bge.n	8009b1a <__ieee754_log+0x56>
 8009ad2:	004b      	lsls	r3, r1, #1
 8009ad4:	085b      	lsrs	r3, r3, #1
 8009ad6:	4303      	orrs	r3, r0
 8009ad8:	d107      	bne.n	8009aea <__ieee754_log+0x26>
 8009ada:	2200      	movs	r2, #0
 8009adc:	2300      	movs	r3, #0
 8009ade:	2000      	movs	r0, #0
 8009ae0:	49b4      	ldr	r1, [pc, #720]	@ (8009db4 <__ieee754_log+0x2f0>)
 8009ae2:	f7f7 fbf7 	bl	80012d4 <__aeabi_ddiv>
 8009ae6:	b00d      	add	sp, #52	@ 0x34
 8009ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aea:	2900      	cmp	r1, #0
 8009aec:	da06      	bge.n	8009afc <__ieee754_log+0x38>
 8009aee:	0002      	movs	r2, r0
 8009af0:	000b      	movs	r3, r1
 8009af2:	f7f8 fb0f 	bl	8002114 <__aeabi_dsub>
 8009af6:	2200      	movs	r2, #0
 8009af8:	2300      	movs	r3, #0
 8009afa:	e7f2      	b.n	8009ae2 <__ieee754_log+0x1e>
 8009afc:	4bae      	ldr	r3, [pc, #696]	@ (8009db8 <__ieee754_log+0x2f4>)
 8009afe:	2200      	movs	r2, #0
 8009b00:	f7f8 f822 	bl	8001b48 <__aeabi_dmul>
 8009b04:	2336      	movs	r3, #54	@ 0x36
 8009b06:	000e      	movs	r6, r1
 8009b08:	425b      	negs	r3, r3
 8009b0a:	4aac      	ldr	r2, [pc, #688]	@ (8009dbc <__ieee754_log+0x2f8>)
 8009b0c:	4296      	cmp	r6, r2
 8009b0e:	dd06      	ble.n	8009b1e <__ieee754_log+0x5a>
 8009b10:	0002      	movs	r2, r0
 8009b12:	000b      	movs	r3, r1
 8009b14:	f7f7 f818 	bl	8000b48 <__aeabi_dadd>
 8009b18:	e7e5      	b.n	8009ae6 <__ieee754_log+0x22>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e7f5      	b.n	8009b0a <__ieee754_log+0x46>
 8009b1e:	4ca8      	ldr	r4, [pc, #672]	@ (8009dc0 <__ieee754_log+0x2fc>)
 8009b20:	1532      	asrs	r2, r6, #20
 8009b22:	1912      	adds	r2, r2, r4
 8009b24:	0336      	lsls	r6, r6, #12
 8009b26:	4ca7      	ldr	r4, [pc, #668]	@ (8009dc4 <__ieee754_log+0x300>)
 8009b28:	18d2      	adds	r2, r2, r3
 8009b2a:	0b33      	lsrs	r3, r6, #12
 8009b2c:	9302      	str	r3, [sp, #8]
 8009b2e:	191b      	adds	r3, r3, r4
 8009b30:	2480      	movs	r4, #128	@ 0x80
 8009b32:	0364      	lsls	r4, r4, #13
 8009b34:	4023      	ands	r3, r4
 8009b36:	4ca4      	ldr	r4, [pc, #656]	@ (8009dc8 <__ieee754_log+0x304>)
 8009b38:	9d02      	ldr	r5, [sp, #8]
 8009b3a:	405c      	eors	r4, r3
 8009b3c:	151b      	asrs	r3, r3, #20
 8009b3e:	189b      	adds	r3, r3, r2
 8009b40:	4325      	orrs	r5, r4
 8009b42:	2200      	movs	r2, #0
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	0029      	movs	r1, r5
 8009b48:	4b9f      	ldr	r3, [pc, #636]	@ (8009dc8 <__ieee754_log+0x304>)
 8009b4a:	f7f8 fae3 	bl	8002114 <__aeabi_dsub>
 8009b4e:	9b02      	ldr	r3, [sp, #8]
 8009b50:	0006      	movs	r6, r0
 8009b52:	3302      	adds	r3, #2
 8009b54:	031b      	lsls	r3, r3, #12
 8009b56:	000f      	movs	r7, r1
 8009b58:	2200      	movs	r2, #0
 8009b5a:	0b1b      	lsrs	r3, r3, #12
 8009b5c:	2b02      	cmp	r3, #2
 8009b5e:	dc64      	bgt.n	8009c2a <__ieee754_log+0x166>
 8009b60:	2300      	movs	r3, #0
 8009b62:	f7f6 fc73 	bl	800044c <__aeabi_dcmpeq>
 8009b66:	2800      	cmp	r0, #0
 8009b68:	d019      	beq.n	8009b9e <__ieee754_log+0xda>
 8009b6a:	9b00      	ldr	r3, [sp, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d100      	bne.n	8009b72 <__ieee754_log+0xae>
 8009b70:	e11c      	b.n	8009dac <__ieee754_log+0x2e8>
 8009b72:	0018      	movs	r0, r3
 8009b74:	f7f8 ff36 	bl	80029e4 <__aeabi_i2d>
 8009b78:	4a94      	ldr	r2, [pc, #592]	@ (8009dcc <__ieee754_log+0x308>)
 8009b7a:	4b95      	ldr	r3, [pc, #596]	@ (8009dd0 <__ieee754_log+0x30c>)
 8009b7c:	0004      	movs	r4, r0
 8009b7e:	000d      	movs	r5, r1
 8009b80:	f7f7 ffe2 	bl	8001b48 <__aeabi_dmul>
 8009b84:	4a93      	ldr	r2, [pc, #588]	@ (8009dd4 <__ieee754_log+0x310>)
 8009b86:	0006      	movs	r6, r0
 8009b88:	000f      	movs	r7, r1
 8009b8a:	4b93      	ldr	r3, [pc, #588]	@ (8009dd8 <__ieee754_log+0x314>)
 8009b8c:	0020      	movs	r0, r4
 8009b8e:	0029      	movs	r1, r5
 8009b90:	f7f7 ffda 	bl	8001b48 <__aeabi_dmul>
 8009b94:	0002      	movs	r2, r0
 8009b96:	000b      	movs	r3, r1
 8009b98:	0030      	movs	r0, r6
 8009b9a:	0039      	movs	r1, r7
 8009b9c:	e7ba      	b.n	8009b14 <__ieee754_log+0x50>
 8009b9e:	4a8f      	ldr	r2, [pc, #572]	@ (8009ddc <__ieee754_log+0x318>)
 8009ba0:	4b8f      	ldr	r3, [pc, #572]	@ (8009de0 <__ieee754_log+0x31c>)
 8009ba2:	0030      	movs	r0, r6
 8009ba4:	0039      	movs	r1, r7
 8009ba6:	f7f7 ffcf 	bl	8001b48 <__aeabi_dmul>
 8009baa:	0002      	movs	r2, r0
 8009bac:	000b      	movs	r3, r1
 8009bae:	2000      	movs	r0, #0
 8009bb0:	498c      	ldr	r1, [pc, #560]	@ (8009de4 <__ieee754_log+0x320>)
 8009bb2:	f7f8 faaf 	bl	8002114 <__aeabi_dsub>
 8009bb6:	0032      	movs	r2, r6
 8009bb8:	0004      	movs	r4, r0
 8009bba:	000d      	movs	r5, r1
 8009bbc:	003b      	movs	r3, r7
 8009bbe:	0030      	movs	r0, r6
 8009bc0:	0039      	movs	r1, r7
 8009bc2:	f7f7 ffc1 	bl	8001b48 <__aeabi_dmul>
 8009bc6:	000b      	movs	r3, r1
 8009bc8:	0002      	movs	r2, r0
 8009bca:	0029      	movs	r1, r5
 8009bcc:	0020      	movs	r0, r4
 8009bce:	f7f7 ffbb 	bl	8001b48 <__aeabi_dmul>
 8009bd2:	9b00      	ldr	r3, [sp, #0]
 8009bd4:	9002      	str	r0, [sp, #8]
 8009bd6:	9103      	str	r1, [sp, #12]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d106      	bne.n	8009bea <__ieee754_log+0x126>
 8009bdc:	0002      	movs	r2, r0
 8009bde:	000b      	movs	r3, r1
 8009be0:	0030      	movs	r0, r6
 8009be2:	0039      	movs	r1, r7
 8009be4:	f7f8 fa96 	bl	8002114 <__aeabi_dsub>
 8009be8:	e77d      	b.n	8009ae6 <__ieee754_log+0x22>
 8009bea:	9800      	ldr	r0, [sp, #0]
 8009bec:	f7f8 fefa 	bl	80029e4 <__aeabi_i2d>
 8009bf0:	4a76      	ldr	r2, [pc, #472]	@ (8009dcc <__ieee754_log+0x308>)
 8009bf2:	4b77      	ldr	r3, [pc, #476]	@ (8009dd0 <__ieee754_log+0x30c>)
 8009bf4:	0004      	movs	r4, r0
 8009bf6:	000d      	movs	r5, r1
 8009bf8:	f7f7 ffa6 	bl	8001b48 <__aeabi_dmul>
 8009bfc:	4a75      	ldr	r2, [pc, #468]	@ (8009dd4 <__ieee754_log+0x310>)
 8009bfe:	9000      	str	r0, [sp, #0]
 8009c00:	9101      	str	r1, [sp, #4]
 8009c02:	4b75      	ldr	r3, [pc, #468]	@ (8009dd8 <__ieee754_log+0x314>)
 8009c04:	0020      	movs	r0, r4
 8009c06:	0029      	movs	r1, r5
 8009c08:	f7f7 ff9e 	bl	8001b48 <__aeabi_dmul>
 8009c0c:	0002      	movs	r2, r0
 8009c0e:	000b      	movs	r3, r1
 8009c10:	9802      	ldr	r0, [sp, #8]
 8009c12:	9903      	ldr	r1, [sp, #12]
 8009c14:	f7f8 fa7e 	bl	8002114 <__aeabi_dsub>
 8009c18:	0032      	movs	r2, r6
 8009c1a:	003b      	movs	r3, r7
 8009c1c:	f7f8 fa7a 	bl	8002114 <__aeabi_dsub>
 8009c20:	0002      	movs	r2, r0
 8009c22:	000b      	movs	r3, r1
 8009c24:	9800      	ldr	r0, [sp, #0]
 8009c26:	9901      	ldr	r1, [sp, #4]
 8009c28:	e7dc      	b.n	8009be4 <__ieee754_log+0x120>
 8009c2a:	2380      	movs	r3, #128	@ 0x80
 8009c2c:	05db      	lsls	r3, r3, #23
 8009c2e:	f7f6 ff8b 	bl	8000b48 <__aeabi_dadd>
 8009c32:	0002      	movs	r2, r0
 8009c34:	000b      	movs	r3, r1
 8009c36:	0030      	movs	r0, r6
 8009c38:	0039      	movs	r1, r7
 8009c3a:	f7f7 fb4b 	bl	80012d4 <__aeabi_ddiv>
 8009c3e:	9004      	str	r0, [sp, #16]
 8009c40:	9105      	str	r1, [sp, #20]
 8009c42:	9800      	ldr	r0, [sp, #0]
 8009c44:	f7f8 fece 	bl	80029e4 <__aeabi_i2d>
 8009c48:	9a04      	ldr	r2, [sp, #16]
 8009c4a:	9b05      	ldr	r3, [sp, #20]
 8009c4c:	9006      	str	r0, [sp, #24]
 8009c4e:	9107      	str	r1, [sp, #28]
 8009c50:	0010      	movs	r0, r2
 8009c52:	0019      	movs	r1, r3
 8009c54:	f7f7 ff78 	bl	8001b48 <__aeabi_dmul>
 8009c58:	4a63      	ldr	r2, [pc, #396]	@ (8009de8 <__ieee754_log+0x324>)
 8009c5a:	9b02      	ldr	r3, [sp, #8]
 8009c5c:	4694      	mov	ip, r2
 8009c5e:	4463      	add	r3, ip
 8009c60:	0002      	movs	r2, r0
 8009c62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c64:	000b      	movs	r3, r1
 8009c66:	9008      	str	r0, [sp, #32]
 8009c68:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c6a:	f7f7 ff6d 	bl	8001b48 <__aeabi_dmul>
 8009c6e:	0004      	movs	r4, r0
 8009c70:	000d      	movs	r5, r1
 8009c72:	4a5e      	ldr	r2, [pc, #376]	@ (8009dec <__ieee754_log+0x328>)
 8009c74:	4b5e      	ldr	r3, [pc, #376]	@ (8009df0 <__ieee754_log+0x32c>)
 8009c76:	f7f7 ff67 	bl	8001b48 <__aeabi_dmul>
 8009c7a:	4a5e      	ldr	r2, [pc, #376]	@ (8009df4 <__ieee754_log+0x330>)
 8009c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8009df8 <__ieee754_log+0x334>)
 8009c7e:	f7f6 ff63 	bl	8000b48 <__aeabi_dadd>
 8009c82:	0022      	movs	r2, r4
 8009c84:	002b      	movs	r3, r5
 8009c86:	f7f7 ff5f 	bl	8001b48 <__aeabi_dmul>
 8009c8a:	4a5c      	ldr	r2, [pc, #368]	@ (8009dfc <__ieee754_log+0x338>)
 8009c8c:	4b5c      	ldr	r3, [pc, #368]	@ (8009e00 <__ieee754_log+0x33c>)
 8009c8e:	f7f6 ff5b 	bl	8000b48 <__aeabi_dadd>
 8009c92:	0022      	movs	r2, r4
 8009c94:	002b      	movs	r3, r5
 8009c96:	f7f7 ff57 	bl	8001b48 <__aeabi_dmul>
 8009c9a:	4a5a      	ldr	r2, [pc, #360]	@ (8009e04 <__ieee754_log+0x340>)
 8009c9c:	4b5a      	ldr	r3, [pc, #360]	@ (8009e08 <__ieee754_log+0x344>)
 8009c9e:	f7f6 ff53 	bl	8000b48 <__aeabi_dadd>
 8009ca2:	9a08      	ldr	r2, [sp, #32]
 8009ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ca6:	f7f7 ff4f 	bl	8001b48 <__aeabi_dmul>
 8009caa:	4a58      	ldr	r2, [pc, #352]	@ (8009e0c <__ieee754_log+0x348>)
 8009cac:	9008      	str	r0, [sp, #32]
 8009cae:	9109      	str	r1, [sp, #36]	@ 0x24
 8009cb0:	4b57      	ldr	r3, [pc, #348]	@ (8009e10 <__ieee754_log+0x34c>)
 8009cb2:	0020      	movs	r0, r4
 8009cb4:	0029      	movs	r1, r5
 8009cb6:	f7f7 ff47 	bl	8001b48 <__aeabi_dmul>
 8009cba:	4a56      	ldr	r2, [pc, #344]	@ (8009e14 <__ieee754_log+0x350>)
 8009cbc:	4b56      	ldr	r3, [pc, #344]	@ (8009e18 <__ieee754_log+0x354>)
 8009cbe:	f7f6 ff43 	bl	8000b48 <__aeabi_dadd>
 8009cc2:	0022      	movs	r2, r4
 8009cc4:	002b      	movs	r3, r5
 8009cc6:	f7f7 ff3f 	bl	8001b48 <__aeabi_dmul>
 8009cca:	4a54      	ldr	r2, [pc, #336]	@ (8009e1c <__ieee754_log+0x358>)
 8009ccc:	4b54      	ldr	r3, [pc, #336]	@ (8009e20 <__ieee754_log+0x35c>)
 8009cce:	f7f6 ff3b 	bl	8000b48 <__aeabi_dadd>
 8009cd2:	0022      	movs	r2, r4
 8009cd4:	002b      	movs	r3, r5
 8009cd6:	f7f7 ff37 	bl	8001b48 <__aeabi_dmul>
 8009cda:	0002      	movs	r2, r0
 8009cdc:	000b      	movs	r3, r1
 8009cde:	9808      	ldr	r0, [sp, #32]
 8009ce0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ce2:	f7f6 ff31 	bl	8000b48 <__aeabi_dadd>
 8009ce6:	9a02      	ldr	r2, [sp, #8]
 8009ce8:	4b4e      	ldr	r3, [pc, #312]	@ (8009e24 <__ieee754_log+0x360>)
 8009cea:	0004      	movs	r4, r0
 8009cec:	1a9b      	subs	r3, r3, r2
 8009cee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009cf0:	000d      	movs	r5, r1
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	dd34      	ble.n	8009d62 <__ieee754_log+0x29e>
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	4b3a      	ldr	r3, [pc, #232]	@ (8009de4 <__ieee754_log+0x320>)
 8009cfc:	0030      	movs	r0, r6
 8009cfe:	0039      	movs	r1, r7
 8009d00:	f7f7 ff22 	bl	8001b48 <__aeabi_dmul>
 8009d04:	0032      	movs	r2, r6
 8009d06:	003b      	movs	r3, r7
 8009d08:	f7f7 ff1e 	bl	8001b48 <__aeabi_dmul>
 8009d0c:	0002      	movs	r2, r0
 8009d0e:	000b      	movs	r3, r1
 8009d10:	9002      	str	r0, [sp, #8]
 8009d12:	9103      	str	r1, [sp, #12]
 8009d14:	0020      	movs	r0, r4
 8009d16:	0029      	movs	r1, r5
 8009d18:	f7f6 ff16 	bl	8000b48 <__aeabi_dadd>
 8009d1c:	9a04      	ldr	r2, [sp, #16]
 8009d1e:	9b05      	ldr	r3, [sp, #20]
 8009d20:	f7f7 ff12 	bl	8001b48 <__aeabi_dmul>
 8009d24:	9b00      	ldr	r3, [sp, #0]
 8009d26:	0004      	movs	r4, r0
 8009d28:	000d      	movs	r5, r1
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d106      	bne.n	8009d3c <__ieee754_log+0x278>
 8009d2e:	0002      	movs	r2, r0
 8009d30:	000b      	movs	r3, r1
 8009d32:	9802      	ldr	r0, [sp, #8]
 8009d34:	9903      	ldr	r1, [sp, #12]
 8009d36:	f7f8 f9ed 	bl	8002114 <__aeabi_dsub>
 8009d3a:	e74f      	b.n	8009bdc <__ieee754_log+0x118>
 8009d3c:	4a23      	ldr	r2, [pc, #140]	@ (8009dcc <__ieee754_log+0x308>)
 8009d3e:	4b24      	ldr	r3, [pc, #144]	@ (8009dd0 <__ieee754_log+0x30c>)
 8009d40:	9806      	ldr	r0, [sp, #24]
 8009d42:	9907      	ldr	r1, [sp, #28]
 8009d44:	f7f7 ff00 	bl	8001b48 <__aeabi_dmul>
 8009d48:	4a22      	ldr	r2, [pc, #136]	@ (8009dd4 <__ieee754_log+0x310>)
 8009d4a:	9000      	str	r0, [sp, #0]
 8009d4c:	9101      	str	r1, [sp, #4]
 8009d4e:	9806      	ldr	r0, [sp, #24]
 8009d50:	9907      	ldr	r1, [sp, #28]
 8009d52:	4b21      	ldr	r3, [pc, #132]	@ (8009dd8 <__ieee754_log+0x314>)
 8009d54:	f7f7 fef8 	bl	8001b48 <__aeabi_dmul>
 8009d58:	0022      	movs	r2, r4
 8009d5a:	002b      	movs	r3, r5
 8009d5c:	f7f6 fef4 	bl	8000b48 <__aeabi_dadd>
 8009d60:	e754      	b.n	8009c0c <__ieee754_log+0x148>
 8009d62:	0002      	movs	r2, r0
 8009d64:	000b      	movs	r3, r1
 8009d66:	0030      	movs	r0, r6
 8009d68:	0039      	movs	r1, r7
 8009d6a:	f7f8 f9d3 	bl	8002114 <__aeabi_dsub>
 8009d6e:	9a04      	ldr	r2, [sp, #16]
 8009d70:	9b05      	ldr	r3, [sp, #20]
 8009d72:	f7f7 fee9 	bl	8001b48 <__aeabi_dmul>
 8009d76:	9b00      	ldr	r3, [sp, #0]
 8009d78:	0004      	movs	r4, r0
 8009d7a:	000d      	movs	r5, r1
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d102      	bne.n	8009d86 <__ieee754_log+0x2c2>
 8009d80:	0002      	movs	r2, r0
 8009d82:	000b      	movs	r3, r1
 8009d84:	e72c      	b.n	8009be0 <__ieee754_log+0x11c>
 8009d86:	4a11      	ldr	r2, [pc, #68]	@ (8009dcc <__ieee754_log+0x308>)
 8009d88:	4b11      	ldr	r3, [pc, #68]	@ (8009dd0 <__ieee754_log+0x30c>)
 8009d8a:	9806      	ldr	r0, [sp, #24]
 8009d8c:	9907      	ldr	r1, [sp, #28]
 8009d8e:	f7f7 fedb 	bl	8001b48 <__aeabi_dmul>
 8009d92:	4a10      	ldr	r2, [pc, #64]	@ (8009dd4 <__ieee754_log+0x310>)
 8009d94:	9000      	str	r0, [sp, #0]
 8009d96:	9101      	str	r1, [sp, #4]
 8009d98:	9806      	ldr	r0, [sp, #24]
 8009d9a:	9907      	ldr	r1, [sp, #28]
 8009d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8009dd8 <__ieee754_log+0x314>)
 8009d9e:	f7f7 fed3 	bl	8001b48 <__aeabi_dmul>
 8009da2:	0002      	movs	r2, r0
 8009da4:	000b      	movs	r3, r1
 8009da6:	0020      	movs	r0, r4
 8009da8:	0029      	movs	r1, r5
 8009daa:	e733      	b.n	8009c14 <__ieee754_log+0x150>
 8009dac:	2000      	movs	r0, #0
 8009dae:	2100      	movs	r1, #0
 8009db0:	e699      	b.n	8009ae6 <__ieee754_log+0x22>
 8009db2:	46c0      	nop			@ (mov r8, r8)
 8009db4:	c3500000 	.word	0xc3500000
 8009db8:	43500000 	.word	0x43500000
 8009dbc:	7fefffff 	.word	0x7fefffff
 8009dc0:	fffffc01 	.word	0xfffffc01
 8009dc4:	00095f64 	.word	0x00095f64
 8009dc8:	3ff00000 	.word	0x3ff00000
 8009dcc:	fee00000 	.word	0xfee00000
 8009dd0:	3fe62e42 	.word	0x3fe62e42
 8009dd4:	35793c76 	.word	0x35793c76
 8009dd8:	3dea39ef 	.word	0x3dea39ef
 8009ddc:	55555555 	.word	0x55555555
 8009de0:	3fd55555 	.word	0x3fd55555
 8009de4:	3fe00000 	.word	0x3fe00000
 8009de8:	fff9eb86 	.word	0xfff9eb86
 8009dec:	df3e5244 	.word	0xdf3e5244
 8009df0:	3fc2f112 	.word	0x3fc2f112
 8009df4:	96cb03de 	.word	0x96cb03de
 8009df8:	3fc74664 	.word	0x3fc74664
 8009dfc:	94229359 	.word	0x94229359
 8009e00:	3fd24924 	.word	0x3fd24924
 8009e04:	55555593 	.word	0x55555593
 8009e08:	3fe55555 	.word	0x3fe55555
 8009e0c:	d078c69f 	.word	0xd078c69f
 8009e10:	3fc39a09 	.word	0x3fc39a09
 8009e14:	1d8e78af 	.word	0x1d8e78af
 8009e18:	3fcc71c5 	.word	0x3fcc71c5
 8009e1c:	9997fa04 	.word	0x9997fa04
 8009e20:	3fd99999 	.word	0x3fd99999
 8009e24:	0006b851 	.word	0x0006b851

08009e28 <__ieee754_pow>:
 8009e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e2a:	b095      	sub	sp, #84	@ 0x54
 8009e2c:	9204      	str	r2, [sp, #16]
 8009e2e:	9305      	str	r3, [sp, #20]
 8009e30:	9b04      	ldr	r3, [sp, #16]
 8009e32:	9f05      	ldr	r7, [sp, #20]
 8009e34:	001a      	movs	r2, r3
 8009e36:	007d      	lsls	r5, r7, #1
 8009e38:	086d      	lsrs	r5, r5, #1
 8009e3a:	9002      	str	r0, [sp, #8]
 8009e3c:	9103      	str	r1, [sp, #12]
 8009e3e:	432a      	orrs	r2, r5
 8009e40:	d11a      	bne.n	8009e78 <__ieee754_pow+0x50>
 8009e42:	2180      	movs	r1, #128	@ 0x80
 8009e44:	9a02      	ldr	r2, [sp, #8]
 8009e46:	9803      	ldr	r0, [sp, #12]
 8009e48:	0309      	lsls	r1, r1, #12
 8009e4a:	4048      	eors	r0, r1
 8009e4c:	0003      	movs	r3, r0
 8009e4e:	1892      	adds	r2, r2, r2
 8009e50:	415b      	adcs	r3, r3
 8009e52:	4996      	ldr	r1, [pc, #600]	@ (800a0ac <__ieee754_pow+0x284>)
 8009e54:	428b      	cmp	r3, r1
 8009e56:	d806      	bhi.n	8009e66 <__ieee754_pow+0x3e>
 8009e58:	d001      	beq.n	8009e5e <__ieee754_pow+0x36>
 8009e5a:	f000 fcce 	bl	800a7fa <__ieee754_pow+0x9d2>
 8009e5e:	2a00      	cmp	r2, #0
 8009e60:	d101      	bne.n	8009e66 <__ieee754_pow+0x3e>
 8009e62:	f000 fcca 	bl	800a7fa <__ieee754_pow+0x9d2>
 8009e66:	9a04      	ldr	r2, [sp, #16]
 8009e68:	9b05      	ldr	r3, [sp, #20]
 8009e6a:	9802      	ldr	r0, [sp, #8]
 8009e6c:	9903      	ldr	r1, [sp, #12]
 8009e6e:	f7f6 fe6b 	bl	8000b48 <__aeabi_dadd>
 8009e72:	9000      	str	r0, [sp, #0]
 8009e74:	9101      	str	r1, [sp, #4]
 8009e76:	e08e      	b.n	8009f96 <__ieee754_pow+0x16e>
 8009e78:	9a03      	ldr	r2, [sp, #12]
 8009e7a:	9206      	str	r2, [sp, #24]
 8009e7c:	9a02      	ldr	r2, [sp, #8]
 8009e7e:	920a      	str	r2, [sp, #40]	@ 0x28
 8009e80:	9a03      	ldr	r2, [sp, #12]
 8009e82:	0054      	lsls	r4, r2, #1
 8009e84:	4a8a      	ldr	r2, [pc, #552]	@ (800a0b0 <__ieee754_pow+0x288>)
 8009e86:	0864      	lsrs	r4, r4, #1
 8009e88:	4294      	cmp	r4, r2
 8009e8a:	d80e      	bhi.n	8009eaa <__ieee754_pow+0x82>
 8009e8c:	d105      	bne.n	8009e9a <__ieee754_pow+0x72>
 8009e8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e90:	2a00      	cmp	r2, #0
 8009e92:	d1e8      	bne.n	8009e66 <__ieee754_pow+0x3e>
 8009e94:	42a5      	cmp	r5, r4
 8009e96:	d8e6      	bhi.n	8009e66 <__ieee754_pow+0x3e>
 8009e98:	e002      	b.n	8009ea0 <__ieee754_pow+0x78>
 8009e9a:	4a85      	ldr	r2, [pc, #532]	@ (800a0b0 <__ieee754_pow+0x288>)
 8009e9c:	4295      	cmp	r5, r2
 8009e9e:	d804      	bhi.n	8009eaa <__ieee754_pow+0x82>
 8009ea0:	4a83      	ldr	r2, [pc, #524]	@ (800a0b0 <__ieee754_pow+0x288>)
 8009ea2:	4295      	cmp	r5, r2
 8009ea4:	d10c      	bne.n	8009ec0 <__ieee754_pow+0x98>
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d00a      	beq.n	8009ec0 <__ieee754_pow+0x98>
 8009eaa:	4a82      	ldr	r2, [pc, #520]	@ (800a0b4 <__ieee754_pow+0x28c>)
 8009eac:	9b03      	ldr	r3, [sp, #12]
 8009eae:	189b      	adds	r3, r3, r2
 8009eb0:	9a02      	ldr	r2, [sp, #8]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	d1d7      	bne.n	8009e66 <__ieee754_pow+0x3e>
 8009eb6:	2180      	movs	r1, #128	@ 0x80
 8009eb8:	9a04      	ldr	r2, [sp, #16]
 8009eba:	9805      	ldr	r0, [sp, #20]
 8009ebc:	0309      	lsls	r1, r1, #12
 8009ebe:	e7c4      	b.n	8009e4a <__ieee754_pow+0x22>
 8009ec0:	2600      	movs	r6, #0
 8009ec2:	9a06      	ldr	r2, [sp, #24]
 8009ec4:	9408      	str	r4, [sp, #32]
 8009ec6:	42b2      	cmp	r2, r6
 8009ec8:	da42      	bge.n	8009f50 <__ieee754_pow+0x128>
 8009eca:	4a7b      	ldr	r2, [pc, #492]	@ (800a0b8 <__ieee754_pow+0x290>)
 8009ecc:	4295      	cmp	r5, r2
 8009ece:	d83e      	bhi.n	8009f4e <__ieee754_pow+0x126>
 8009ed0:	4a7a      	ldr	r2, [pc, #488]	@ (800a0bc <__ieee754_pow+0x294>)
 8009ed2:	4295      	cmp	r5, r2
 8009ed4:	d910      	bls.n	8009ef8 <__ieee754_pow+0xd0>
 8009ed6:	497a      	ldr	r1, [pc, #488]	@ (800a0c0 <__ieee754_pow+0x298>)
 8009ed8:	152a      	asrs	r2, r5, #20
 8009eda:	1852      	adds	r2, r2, r1
 8009edc:	2a14      	cmp	r2, #20
 8009ede:	dd18      	ble.n	8009f12 <__ieee754_pow+0xea>
 8009ee0:	2134      	movs	r1, #52	@ 0x34
 8009ee2:	1a89      	subs	r1, r1, r2
 8009ee4:	9a04      	ldr	r2, [sp, #16]
 8009ee6:	40ca      	lsrs	r2, r1
 8009ee8:	0010      	movs	r0, r2
 8009eea:	4088      	lsls	r0, r1
 8009eec:	4298      	cmp	r0, r3
 8009eee:	d103      	bne.n	8009ef8 <__ieee754_pow+0xd0>
 8009ef0:	2101      	movs	r1, #1
 8009ef2:	3602      	adds	r6, #2
 8009ef4:	400a      	ands	r2, r1
 8009ef6:	1ab6      	subs	r6, r6, r2
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d15b      	bne.n	8009fb4 <__ieee754_pow+0x18c>
 8009efc:	2380      	movs	r3, #128	@ 0x80
 8009efe:	05db      	lsls	r3, r3, #23
 8009f00:	429f      	cmp	r7, r3
 8009f02:	d14c      	bne.n	8009f9e <__ieee754_pow+0x176>
 8009f04:	9a02      	ldr	r2, [sp, #8]
 8009f06:	9b03      	ldr	r3, [sp, #12]
 8009f08:	0010      	movs	r0, r2
 8009f0a:	0019      	movs	r1, r3
 8009f0c:	f7f7 fe1c 	bl	8001b48 <__aeabi_dmul>
 8009f10:	e7af      	b.n	8009e72 <__ieee754_pow+0x4a>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d14e      	bne.n	8009fb4 <__ieee754_pow+0x18c>
 8009f16:	3314      	adds	r3, #20
 8009f18:	1a9a      	subs	r2, r3, r2
 8009f1a:	002b      	movs	r3, r5
 8009f1c:	4113      	asrs	r3, r2
 8009f1e:	0019      	movs	r1, r3
 8009f20:	4091      	lsls	r1, r2
 8009f22:	42a9      	cmp	r1, r5
 8009f24:	d103      	bne.n	8009f2e <__ieee754_pow+0x106>
 8009f26:	2201      	movs	r2, #1
 8009f28:	2602      	movs	r6, #2
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	1af6      	subs	r6, r6, r3
 8009f2e:	4b65      	ldr	r3, [pc, #404]	@ (800a0c4 <__ieee754_pow+0x29c>)
 8009f30:	429d      	cmp	r5, r3
 8009f32:	d1e3      	bne.n	8009efc <__ieee754_pow+0xd4>
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	9c03      	ldr	r4, [sp, #12]
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	9401      	str	r4, [sp, #4]
 8009f3c:	2f00      	cmp	r7, #0
 8009f3e:	da2a      	bge.n	8009f96 <__ieee754_pow+0x16e>
 8009f40:	001a      	movs	r2, r3
 8009f42:	2000      	movs	r0, #0
 8009f44:	0023      	movs	r3, r4
 8009f46:	495f      	ldr	r1, [pc, #380]	@ (800a0c4 <__ieee754_pow+0x29c>)
 8009f48:	f7f7 f9c4 	bl	80012d4 <__aeabi_ddiv>
 8009f4c:	e791      	b.n	8009e72 <__ieee754_pow+0x4a>
 8009f4e:	2602      	movs	r6, #2
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d12f      	bne.n	8009fb4 <__ieee754_pow+0x18c>
 8009f54:	4b56      	ldr	r3, [pc, #344]	@ (800a0b0 <__ieee754_pow+0x288>)
 8009f56:	429d      	cmp	r5, r3
 8009f58:	d1e9      	bne.n	8009f2e <__ieee754_pow+0x106>
 8009f5a:	4b56      	ldr	r3, [pc, #344]	@ (800a0b4 <__ieee754_pow+0x28c>)
 8009f5c:	9a02      	ldr	r2, [sp, #8]
 8009f5e:	18e3      	adds	r3, r4, r3
 8009f60:	4313      	orrs	r3, r2
 8009f62:	d101      	bne.n	8009f68 <__ieee754_pow+0x140>
 8009f64:	f000 fc49 	bl	800a7fa <__ieee754_pow+0x9d2>
 8009f68:	4b54      	ldr	r3, [pc, #336]	@ (800a0bc <__ieee754_pow+0x294>)
 8009f6a:	429c      	cmp	r4, r3
 8009f6c:	d909      	bls.n	8009f82 <__ieee754_pow+0x15a>
 8009f6e:	9b04      	ldr	r3, [sp, #16]
 8009f70:	9c05      	ldr	r4, [sp, #20]
 8009f72:	9300      	str	r3, [sp, #0]
 8009f74:	9401      	str	r4, [sp, #4]
 8009f76:	2f00      	cmp	r7, #0
 8009f78:	da0d      	bge.n	8009f96 <__ieee754_pow+0x16e>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	2400      	movs	r4, #0
 8009f7e:	f000 fc3e 	bl	800a7fe <__ieee754_pow+0x9d6>
 8009f82:	2f00      	cmp	r7, #0
 8009f84:	daf9      	bge.n	8009f7a <__ieee754_pow+0x152>
 8009f86:	2280      	movs	r2, #128	@ 0x80
 8009f88:	0612      	lsls	r2, r2, #24
 8009f8a:	4694      	mov	ip, r2
 8009f8c:	9b04      	ldr	r3, [sp, #16]
 8009f8e:	9300      	str	r3, [sp, #0]
 8009f90:	9b05      	ldr	r3, [sp, #20]
 8009f92:	4463      	add	r3, ip
 8009f94:	9301      	str	r3, [sp, #4]
 8009f96:	9800      	ldr	r0, [sp, #0]
 8009f98:	9901      	ldr	r1, [sp, #4]
 8009f9a:	b015      	add	sp, #84	@ 0x54
 8009f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f9e:	4b4a      	ldr	r3, [pc, #296]	@ (800a0c8 <__ieee754_pow+0x2a0>)
 8009fa0:	429f      	cmp	r7, r3
 8009fa2:	d107      	bne.n	8009fb4 <__ieee754_pow+0x18c>
 8009fa4:	9b06      	ldr	r3, [sp, #24]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	db04      	blt.n	8009fb4 <__ieee754_pow+0x18c>
 8009faa:	9802      	ldr	r0, [sp, #8]
 8009fac:	9903      	ldr	r1, [sp, #12]
 8009fae:	f000 fcf1 	bl	800a994 <__ieee754_sqrt>
 8009fb2:	e75e      	b.n	8009e72 <__ieee754_pow+0x4a>
 8009fb4:	9802      	ldr	r0, [sp, #8]
 8009fb6:	9903      	ldr	r1, [sp, #12]
 8009fb8:	f000 fc4e 	bl	800a858 <fabs>
 8009fbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fbe:	9000      	str	r0, [sp, #0]
 8009fc0:	9101      	str	r1, [sp, #4]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d12c      	bne.n	800a020 <__ieee754_pow+0x1f8>
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	4a3e      	ldr	r2, [pc, #248]	@ (800a0c4 <__ieee754_pow+0x29c>)
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	089b      	lsrs	r3, r3, #2
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d001      	beq.n	8009fd6 <__ieee754_pow+0x1ae>
 8009fd2:	2c00      	cmp	r4, #0
 8009fd4:	d124      	bne.n	800a020 <__ieee754_pow+0x1f8>
 8009fd6:	2f00      	cmp	r7, #0
 8009fd8:	da07      	bge.n	8009fea <__ieee754_pow+0x1c2>
 8009fda:	9a00      	ldr	r2, [sp, #0]
 8009fdc:	9b01      	ldr	r3, [sp, #4]
 8009fde:	2000      	movs	r0, #0
 8009fe0:	4938      	ldr	r1, [pc, #224]	@ (800a0c4 <__ieee754_pow+0x29c>)
 8009fe2:	f7f7 f977 	bl	80012d4 <__aeabi_ddiv>
 8009fe6:	9000      	str	r0, [sp, #0]
 8009fe8:	9101      	str	r1, [sp, #4]
 8009fea:	9b06      	ldr	r3, [sp, #24]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	dad2      	bge.n	8009f96 <__ieee754_pow+0x16e>
 8009ff0:	4b30      	ldr	r3, [pc, #192]	@ (800a0b4 <__ieee754_pow+0x28c>)
 8009ff2:	18e4      	adds	r4, r4, r3
 8009ff4:	4334      	orrs	r4, r6
 8009ff6:	d108      	bne.n	800a00a <__ieee754_pow+0x1e2>
 8009ff8:	9a00      	ldr	r2, [sp, #0]
 8009ffa:	9b01      	ldr	r3, [sp, #4]
 8009ffc:	0010      	movs	r0, r2
 8009ffe:	0019      	movs	r1, r3
 800a000:	f7f8 f888 	bl	8002114 <__aeabi_dsub>
 800a004:	0002      	movs	r2, r0
 800a006:	000b      	movs	r3, r1
 800a008:	e79e      	b.n	8009f48 <__ieee754_pow+0x120>
 800a00a:	2e01      	cmp	r6, #1
 800a00c:	d1c3      	bne.n	8009f96 <__ieee754_pow+0x16e>
 800a00e:	9800      	ldr	r0, [sp, #0]
 800a010:	2180      	movs	r1, #128	@ 0x80
 800a012:	0002      	movs	r2, r0
 800a014:	9801      	ldr	r0, [sp, #4]
 800a016:	0609      	lsls	r1, r1, #24
 800a018:	1843      	adds	r3, r0, r1
 800a01a:	9200      	str	r2, [sp, #0]
 800a01c:	9301      	str	r3, [sp, #4]
 800a01e:	e7ba      	b.n	8009f96 <__ieee754_pow+0x16e>
 800a020:	9b03      	ldr	r3, [sp, #12]
 800a022:	0fdb      	lsrs	r3, r3, #31
 800a024:	3b01      	subs	r3, #1
 800a026:	001a      	movs	r2, r3
 800a028:	4332      	orrs	r2, r6
 800a02a:	d102      	bne.n	800a032 <__ieee754_pow+0x20a>
 800a02c:	9a02      	ldr	r2, [sp, #8]
 800a02e:	9b03      	ldr	r3, [sp, #12]
 800a030:	e7e4      	b.n	8009ffc <__ieee754_pow+0x1d4>
 800a032:	3e01      	subs	r6, #1
 800a034:	2200      	movs	r2, #0
 800a036:	431e      	orrs	r6, r3
 800a038:	d013      	beq.n	800a062 <__ieee754_pow+0x23a>
 800a03a:	4b22      	ldr	r3, [pc, #136]	@ (800a0c4 <__ieee754_pow+0x29c>)
 800a03c:	9206      	str	r2, [sp, #24]
 800a03e:	9307      	str	r3, [sp, #28]
 800a040:	2384      	movs	r3, #132	@ 0x84
 800a042:	05db      	lsls	r3, r3, #23
 800a044:	429d      	cmp	r5, r3
 800a046:	d800      	bhi.n	800a04a <__ieee754_pow+0x222>
 800a048:	e0fa      	b.n	800a240 <__ieee754_pow+0x418>
 800a04a:	4b20      	ldr	r3, [pc, #128]	@ (800a0cc <__ieee754_pow+0x2a4>)
 800a04c:	429d      	cmp	r5, r3
 800a04e:	d910      	bls.n	800a072 <__ieee754_pow+0x24a>
 800a050:	4b1a      	ldr	r3, [pc, #104]	@ (800a0bc <__ieee754_pow+0x294>)
 800a052:	429c      	cmp	r4, r3
 800a054:	d807      	bhi.n	800a066 <__ieee754_pow+0x23e>
 800a056:	2f00      	cmp	r7, #0
 800a058:	da07      	bge.n	800a06a <__ieee754_pow+0x242>
 800a05a:	2000      	movs	r0, #0
 800a05c:	f000 fc92 	bl	800a984 <__math_oflow>
 800a060:	e707      	b.n	8009e72 <__ieee754_pow+0x4a>
 800a062:	4b1b      	ldr	r3, [pc, #108]	@ (800a0d0 <__ieee754_pow+0x2a8>)
 800a064:	e7ea      	b.n	800a03c <__ieee754_pow+0x214>
 800a066:	2f00      	cmp	r7, #0
 800a068:	dcf7      	bgt.n	800a05a <__ieee754_pow+0x232>
 800a06a:	2000      	movs	r0, #0
 800a06c:	f000 fc83 	bl	800a976 <__math_uflow>
 800a070:	e6ff      	b.n	8009e72 <__ieee754_pow+0x4a>
 800a072:	4b18      	ldr	r3, [pc, #96]	@ (800a0d4 <__ieee754_pow+0x2ac>)
 800a074:	429c      	cmp	r4, r3
 800a076:	d80a      	bhi.n	800a08e <__ieee754_pow+0x266>
 800a078:	9806      	ldr	r0, [sp, #24]
 800a07a:	9907      	ldr	r1, [sp, #28]
 800a07c:	2300      	movs	r3, #0
 800a07e:	2200      	movs	r2, #0
 800a080:	f7f6 f9ea 	bl	8000458 <__aeabi_dcmplt>
 800a084:	1e43      	subs	r3, r0, #1
 800a086:	4198      	sbcs	r0, r3
 800a088:	2f00      	cmp	r7, #0
 800a08a:	daef      	bge.n	800a06c <__ieee754_pow+0x244>
 800a08c:	e7e6      	b.n	800a05c <__ieee754_pow+0x234>
 800a08e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c4 <__ieee754_pow+0x29c>)
 800a090:	2200      	movs	r2, #0
 800a092:	429c      	cmp	r4, r3
 800a094:	d920      	bls.n	800a0d8 <__ieee754_pow+0x2b0>
 800a096:	9806      	ldr	r0, [sp, #24]
 800a098:	9907      	ldr	r1, [sp, #28]
 800a09a:	2300      	movs	r3, #0
 800a09c:	f7f6 f9dc 	bl	8000458 <__aeabi_dcmplt>
 800a0a0:	1e43      	subs	r3, r0, #1
 800a0a2:	4198      	sbcs	r0, r3
 800a0a4:	2f00      	cmp	r7, #0
 800a0a6:	dcd9      	bgt.n	800a05c <__ieee754_pow+0x234>
 800a0a8:	e7e0      	b.n	800a06c <__ieee754_pow+0x244>
 800a0aa:	46c0      	nop			@ (mov r8, r8)
 800a0ac:	fff00000 	.word	0xfff00000
 800a0b0:	7ff00000 	.word	0x7ff00000
 800a0b4:	c0100000 	.word	0xc0100000
 800a0b8:	433fffff 	.word	0x433fffff
 800a0bc:	3fefffff 	.word	0x3fefffff
 800a0c0:	fffffc01 	.word	0xfffffc01
 800a0c4:	3ff00000 	.word	0x3ff00000
 800a0c8:	3fe00000 	.word	0x3fe00000
 800a0cc:	43f00000 	.word	0x43f00000
 800a0d0:	bff00000 	.word	0xbff00000
 800a0d4:	3feffffe 	.word	0x3feffffe
 800a0d8:	9800      	ldr	r0, [sp, #0]
 800a0da:	9901      	ldr	r1, [sp, #4]
 800a0dc:	4b4d      	ldr	r3, [pc, #308]	@ (800a214 <__ieee754_pow+0x3ec>)
 800a0de:	f7f8 f819 	bl	8002114 <__aeabi_dsub>
 800a0e2:	22c0      	movs	r2, #192	@ 0xc0
 800a0e4:	4b4c      	ldr	r3, [pc, #304]	@ (800a218 <__ieee754_pow+0x3f0>)
 800a0e6:	05d2      	lsls	r2, r2, #23
 800a0e8:	0006      	movs	r6, r0
 800a0ea:	000f      	movs	r7, r1
 800a0ec:	f7f7 fd2c 	bl	8001b48 <__aeabi_dmul>
 800a0f0:	4a4a      	ldr	r2, [pc, #296]	@ (800a21c <__ieee754_pow+0x3f4>)
 800a0f2:	9002      	str	r0, [sp, #8]
 800a0f4:	9103      	str	r1, [sp, #12]
 800a0f6:	4b4a      	ldr	r3, [pc, #296]	@ (800a220 <__ieee754_pow+0x3f8>)
 800a0f8:	0030      	movs	r0, r6
 800a0fa:	0039      	movs	r1, r7
 800a0fc:	f7f7 fd24 	bl	8001b48 <__aeabi_dmul>
 800a100:	2200      	movs	r2, #0
 800a102:	9000      	str	r0, [sp, #0]
 800a104:	9101      	str	r1, [sp, #4]
 800a106:	4b47      	ldr	r3, [pc, #284]	@ (800a224 <__ieee754_pow+0x3fc>)
 800a108:	0030      	movs	r0, r6
 800a10a:	0039      	movs	r1, r7
 800a10c:	f7f7 fd1c 	bl	8001b48 <__aeabi_dmul>
 800a110:	0002      	movs	r2, r0
 800a112:	000b      	movs	r3, r1
 800a114:	4844      	ldr	r0, [pc, #272]	@ (800a228 <__ieee754_pow+0x400>)
 800a116:	4945      	ldr	r1, [pc, #276]	@ (800a22c <__ieee754_pow+0x404>)
 800a118:	f7f7 fffc 	bl	8002114 <__aeabi_dsub>
 800a11c:	0032      	movs	r2, r6
 800a11e:	003b      	movs	r3, r7
 800a120:	f7f7 fd12 	bl	8001b48 <__aeabi_dmul>
 800a124:	0002      	movs	r2, r0
 800a126:	000b      	movs	r3, r1
 800a128:	2000      	movs	r0, #0
 800a12a:	4941      	ldr	r1, [pc, #260]	@ (800a230 <__ieee754_pow+0x408>)
 800a12c:	f7f7 fff2 	bl	8002114 <__aeabi_dsub>
 800a130:	0032      	movs	r2, r6
 800a132:	0004      	movs	r4, r0
 800a134:	000d      	movs	r5, r1
 800a136:	003b      	movs	r3, r7
 800a138:	0030      	movs	r0, r6
 800a13a:	0039      	movs	r1, r7
 800a13c:	f7f7 fd04 	bl	8001b48 <__aeabi_dmul>
 800a140:	0002      	movs	r2, r0
 800a142:	000b      	movs	r3, r1
 800a144:	0020      	movs	r0, r4
 800a146:	0029      	movs	r1, r5
 800a148:	f7f7 fcfe 	bl	8001b48 <__aeabi_dmul>
 800a14c:	4a39      	ldr	r2, [pc, #228]	@ (800a234 <__ieee754_pow+0x40c>)
 800a14e:	4b32      	ldr	r3, [pc, #200]	@ (800a218 <__ieee754_pow+0x3f0>)
 800a150:	f7f7 fcfa 	bl	8001b48 <__aeabi_dmul>
 800a154:	0002      	movs	r2, r0
 800a156:	000b      	movs	r3, r1
 800a158:	9800      	ldr	r0, [sp, #0]
 800a15a:	9901      	ldr	r1, [sp, #4]
 800a15c:	f7f7 ffda 	bl	8002114 <__aeabi_dsub>
 800a160:	0002      	movs	r2, r0
 800a162:	000b      	movs	r3, r1
 800a164:	0004      	movs	r4, r0
 800a166:	000d      	movs	r5, r1
 800a168:	9802      	ldr	r0, [sp, #8]
 800a16a:	9903      	ldr	r1, [sp, #12]
 800a16c:	f7f6 fcec 	bl	8000b48 <__aeabi_dadd>
 800a170:	9a02      	ldr	r2, [sp, #8]
 800a172:	9b03      	ldr	r3, [sp, #12]
 800a174:	2000      	movs	r0, #0
 800a176:	9000      	str	r0, [sp, #0]
 800a178:	9101      	str	r1, [sp, #4]
 800a17a:	f7f7 ffcb 	bl	8002114 <__aeabi_dsub>
 800a17e:	0002      	movs	r2, r0
 800a180:	000b      	movs	r3, r1
 800a182:	0020      	movs	r0, r4
 800a184:	0029      	movs	r1, r5
 800a186:	f7f7 ffc5 	bl	8002114 <__aeabi_dsub>
 800a18a:	9c04      	ldr	r4, [sp, #16]
 800a18c:	9d05      	ldr	r5, [sp, #20]
 800a18e:	2400      	movs	r4, #0
 800a190:	0006      	movs	r6, r0
 800a192:	000f      	movs	r7, r1
 800a194:	9804      	ldr	r0, [sp, #16]
 800a196:	9905      	ldr	r1, [sp, #20]
 800a198:	0022      	movs	r2, r4
 800a19a:	002b      	movs	r3, r5
 800a19c:	9402      	str	r4, [sp, #8]
 800a19e:	9503      	str	r5, [sp, #12]
 800a1a0:	f7f7 ffb8 	bl	8002114 <__aeabi_dsub>
 800a1a4:	9a00      	ldr	r2, [sp, #0]
 800a1a6:	9b01      	ldr	r3, [sp, #4]
 800a1a8:	f7f7 fcce 	bl	8001b48 <__aeabi_dmul>
 800a1ac:	9a04      	ldr	r2, [sp, #16]
 800a1ae:	9b05      	ldr	r3, [sp, #20]
 800a1b0:	9008      	str	r0, [sp, #32]
 800a1b2:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1b4:	0030      	movs	r0, r6
 800a1b6:	0039      	movs	r1, r7
 800a1b8:	f7f7 fcc6 	bl	8001b48 <__aeabi_dmul>
 800a1bc:	0002      	movs	r2, r0
 800a1be:	000b      	movs	r3, r1
 800a1c0:	9808      	ldr	r0, [sp, #32]
 800a1c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1c4:	f7f6 fcc0 	bl	8000b48 <__aeabi_dadd>
 800a1c8:	0022      	movs	r2, r4
 800a1ca:	002b      	movs	r3, r5
 800a1cc:	9004      	str	r0, [sp, #16]
 800a1ce:	9105      	str	r1, [sp, #20]
 800a1d0:	9800      	ldr	r0, [sp, #0]
 800a1d2:	9901      	ldr	r1, [sp, #4]
 800a1d4:	f7f7 fcb8 	bl	8001b48 <__aeabi_dmul>
 800a1d8:	000b      	movs	r3, r1
 800a1da:	0002      	movs	r2, r0
 800a1dc:	9000      	str	r0, [sp, #0]
 800a1de:	9101      	str	r1, [sp, #4]
 800a1e0:	9804      	ldr	r0, [sp, #16]
 800a1e2:	9905      	ldr	r1, [sp, #20]
 800a1e4:	f7f6 fcb0 	bl	8000b48 <__aeabi_dadd>
 800a1e8:	4b13      	ldr	r3, [pc, #76]	@ (800a238 <__ieee754_pow+0x410>)
 800a1ea:	0006      	movs	r6, r0
 800a1ec:	000f      	movs	r7, r1
 800a1ee:	9108      	str	r1, [sp, #32]
 800a1f0:	4299      	cmp	r1, r3
 800a1f2:	dc00      	bgt.n	800a1f6 <__ieee754_pow+0x3ce>
 800a1f4:	e1c0      	b.n	800a578 <__ieee754_pow+0x750>
 800a1f6:	4b11      	ldr	r3, [pc, #68]	@ (800a23c <__ieee754_pow+0x414>)
 800a1f8:	18cb      	adds	r3, r1, r3
 800a1fa:	4303      	orrs	r3, r0
 800a1fc:	42a3      	cmp	r3, r4
 800a1fe:	d100      	bne.n	800a202 <__ieee754_pow+0x3da>
 800a200:	e1a1      	b.n	800a546 <__ieee754_pow+0x71e>
 800a202:	9806      	ldr	r0, [sp, #24]
 800a204:	9907      	ldr	r1, [sp, #28]
 800a206:	2300      	movs	r3, #0
 800a208:	2200      	movs	r2, #0
 800a20a:	f7f6 f925 	bl	8000458 <__aeabi_dcmplt>
 800a20e:	1e43      	subs	r3, r0, #1
 800a210:	4198      	sbcs	r0, r3
 800a212:	e723      	b.n	800a05c <__ieee754_pow+0x234>
 800a214:	3ff00000 	.word	0x3ff00000
 800a218:	3ff71547 	.word	0x3ff71547
 800a21c:	f85ddf44 	.word	0xf85ddf44
 800a220:	3e54ae0b 	.word	0x3e54ae0b
 800a224:	3fd00000 	.word	0x3fd00000
 800a228:	55555555 	.word	0x55555555
 800a22c:	3fd55555 	.word	0x3fd55555
 800a230:	3fe00000 	.word	0x3fe00000
 800a234:	652b82fe 	.word	0x652b82fe
 800a238:	408fffff 	.word	0x408fffff
 800a23c:	bf700000 	.word	0xbf700000
 800a240:	4bdc      	ldr	r3, [pc, #880]	@ (800a5b4 <__ieee754_pow+0x78c>)
 800a242:	9903      	ldr	r1, [sp, #12]
 800a244:	2200      	movs	r2, #0
 800a246:	420b      	tst	r3, r1
 800a248:	d10b      	bne.n	800a262 <__ieee754_pow+0x43a>
 800a24a:	9800      	ldr	r0, [sp, #0]
 800a24c:	9901      	ldr	r1, [sp, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	4bd9      	ldr	r3, [pc, #868]	@ (800a5b8 <__ieee754_pow+0x790>)
 800a252:	f7f7 fc79 	bl	8001b48 <__aeabi_dmul>
 800a256:	2235      	movs	r2, #53	@ 0x35
 800a258:	9000      	str	r0, [sp, #0]
 800a25a:	9101      	str	r1, [sp, #4]
 800a25c:	9b01      	ldr	r3, [sp, #4]
 800a25e:	4252      	negs	r2, r2
 800a260:	9308      	str	r3, [sp, #32]
 800a262:	9b08      	ldr	r3, [sp, #32]
 800a264:	49d5      	ldr	r1, [pc, #852]	@ (800a5bc <__ieee754_pow+0x794>)
 800a266:	151b      	asrs	r3, r3, #20
 800a268:	185b      	adds	r3, r3, r1
 800a26a:	189b      	adds	r3, r3, r2
 800a26c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a26e:	9b08      	ldr	r3, [sp, #32]
 800a270:	4dd3      	ldr	r5, [pc, #844]	@ (800a5c0 <__ieee754_pow+0x798>)
 800a272:	031b      	lsls	r3, r3, #12
 800a274:	4ad3      	ldr	r2, [pc, #844]	@ (800a5c4 <__ieee754_pow+0x79c>)
 800a276:	0b1b      	lsrs	r3, r3, #12
 800a278:	2600      	movs	r6, #0
 800a27a:	431d      	orrs	r5, r3
 800a27c:	4293      	cmp	r3, r2
 800a27e:	dd09      	ble.n	800a294 <__ieee754_pow+0x46c>
 800a280:	4ad1      	ldr	r2, [pc, #836]	@ (800a5c8 <__ieee754_pow+0x7a0>)
 800a282:	3601      	adds	r6, #1
 800a284:	4293      	cmp	r3, r2
 800a286:	dd05      	ble.n	800a294 <__ieee754_pow+0x46c>
 800a288:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a28a:	199b      	adds	r3, r3, r6
 800a28c:	2600      	movs	r6, #0
 800a28e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a290:	4bce      	ldr	r3, [pc, #824]	@ (800a5cc <__ieee754_pow+0x7a4>)
 800a292:	18ed      	adds	r5, r5, r3
 800a294:	9800      	ldr	r0, [sp, #0]
 800a296:	9901      	ldr	r1, [sp, #4]
 800a298:	0029      	movs	r1, r5
 800a29a:	4bcd      	ldr	r3, [pc, #820]	@ (800a5d0 <__ieee754_pow+0x7a8>)
 800a29c:	00f2      	lsls	r2, r6, #3
 800a29e:	189b      	adds	r3, r3, r2
 800a2a0:	685c      	ldr	r4, [r3, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a2a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2a8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a2aa:	001a      	movs	r2, r3
 800a2ac:	0023      	movs	r3, r4
 800a2ae:	900c      	str	r0, [sp, #48]	@ 0x30
 800a2b0:	910d      	str	r1, [sp, #52]	@ 0x34
 800a2b2:	f7f7 ff2f 	bl	8002114 <__aeabi_dsub>
 800a2b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2ba:	9010      	str	r0, [sp, #64]	@ 0x40
 800a2bc:	9111      	str	r1, [sp, #68]	@ 0x44
 800a2be:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2c2:	f7f6 fc41 	bl	8000b48 <__aeabi_dadd>
 800a2c6:	0002      	movs	r2, r0
 800a2c8:	000b      	movs	r3, r1
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	49bc      	ldr	r1, [pc, #752]	@ (800a5c0 <__ieee754_pow+0x798>)
 800a2ce:	f7f7 f801 	bl	80012d4 <__aeabi_ddiv>
 800a2d2:	0002      	movs	r2, r0
 800a2d4:	000b      	movs	r3, r1
 800a2d6:	9012      	str	r0, [sp, #72]	@ 0x48
 800a2d8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a2da:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a2dc:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a2de:	f7f7 fc33 	bl	8001b48 <__aeabi_dmul>
 800a2e2:	9008      	str	r0, [sp, #32]
 800a2e4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a2e6:	9b08      	ldr	r3, [sp, #32]
 800a2e8:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800a2ea:	2180      	movs	r1, #128	@ 0x80
 800a2ec:	9302      	str	r3, [sp, #8]
 800a2ee:	9403      	str	r4, [sp, #12]
 800a2f0:	2080      	movs	r0, #128	@ 0x80
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	106d      	asrs	r5, r5, #1
 800a2f8:	0589      	lsls	r1, r1, #22
 800a2fa:	9302      	str	r3, [sp, #8]
 800a2fc:	4329      	orrs	r1, r5
 800a2fe:	0300      	lsls	r0, r0, #12
 800a300:	9b02      	ldr	r3, [sp, #8]
 800a302:	9c03      	ldr	r4, [sp, #12]
 800a304:	1809      	adds	r1, r1, r0
 800a306:	9300      	str	r3, [sp, #0]
 800a308:	9401      	str	r4, [sp, #4]
 800a30a:	04b6      	lsls	r6, r6, #18
 800a30c:	198b      	adds	r3, r1, r6
 800a30e:	9800      	ldr	r0, [sp, #0]
 800a310:	9901      	ldr	r1, [sp, #4]
 800a312:	0014      	movs	r4, r2
 800a314:	001d      	movs	r5, r3
 800a316:	f7f7 fc17 	bl	8001b48 <__aeabi_dmul>
 800a31a:	0002      	movs	r2, r0
 800a31c:	000b      	movs	r3, r1
 800a31e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a320:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a322:	f7f7 fef7 	bl	8002114 <__aeabi_dsub>
 800a326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a328:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a32a:	0006      	movs	r6, r0
 800a32c:	000f      	movs	r7, r1
 800a32e:	0020      	movs	r0, r4
 800a330:	0029      	movs	r1, r5
 800a332:	f7f7 feef 	bl	8002114 <__aeabi_dsub>
 800a336:	0002      	movs	r2, r0
 800a338:	000b      	movs	r3, r1
 800a33a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a33c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a33e:	f7f7 fee9 	bl	8002114 <__aeabi_dsub>
 800a342:	9a00      	ldr	r2, [sp, #0]
 800a344:	9b01      	ldr	r3, [sp, #4]
 800a346:	f7f7 fbff 	bl	8001b48 <__aeabi_dmul>
 800a34a:	0002      	movs	r2, r0
 800a34c:	000b      	movs	r3, r1
 800a34e:	0030      	movs	r0, r6
 800a350:	0039      	movs	r1, r7
 800a352:	f7f7 fedf 	bl	8002114 <__aeabi_dsub>
 800a356:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a358:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a35a:	f7f7 fbf5 	bl	8001b48 <__aeabi_dmul>
 800a35e:	9a08      	ldr	r2, [sp, #32]
 800a360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a362:	900a      	str	r0, [sp, #40]	@ 0x28
 800a364:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a366:	0010      	movs	r0, r2
 800a368:	0019      	movs	r1, r3
 800a36a:	f7f7 fbed 	bl	8001b48 <__aeabi_dmul>
 800a36e:	0006      	movs	r6, r0
 800a370:	000f      	movs	r7, r1
 800a372:	4a98      	ldr	r2, [pc, #608]	@ (800a5d4 <__ieee754_pow+0x7ac>)
 800a374:	4b98      	ldr	r3, [pc, #608]	@ (800a5d8 <__ieee754_pow+0x7b0>)
 800a376:	f7f7 fbe7 	bl	8001b48 <__aeabi_dmul>
 800a37a:	4a98      	ldr	r2, [pc, #608]	@ (800a5dc <__ieee754_pow+0x7b4>)
 800a37c:	4b98      	ldr	r3, [pc, #608]	@ (800a5e0 <__ieee754_pow+0x7b8>)
 800a37e:	f7f6 fbe3 	bl	8000b48 <__aeabi_dadd>
 800a382:	0032      	movs	r2, r6
 800a384:	003b      	movs	r3, r7
 800a386:	f7f7 fbdf 	bl	8001b48 <__aeabi_dmul>
 800a38a:	4a96      	ldr	r2, [pc, #600]	@ (800a5e4 <__ieee754_pow+0x7bc>)
 800a38c:	4b96      	ldr	r3, [pc, #600]	@ (800a5e8 <__ieee754_pow+0x7c0>)
 800a38e:	f7f6 fbdb 	bl	8000b48 <__aeabi_dadd>
 800a392:	0032      	movs	r2, r6
 800a394:	003b      	movs	r3, r7
 800a396:	f7f7 fbd7 	bl	8001b48 <__aeabi_dmul>
 800a39a:	4a94      	ldr	r2, [pc, #592]	@ (800a5ec <__ieee754_pow+0x7c4>)
 800a39c:	4b94      	ldr	r3, [pc, #592]	@ (800a5f0 <__ieee754_pow+0x7c8>)
 800a39e:	f7f6 fbd3 	bl	8000b48 <__aeabi_dadd>
 800a3a2:	0032      	movs	r2, r6
 800a3a4:	003b      	movs	r3, r7
 800a3a6:	f7f7 fbcf 	bl	8001b48 <__aeabi_dmul>
 800a3aa:	4a92      	ldr	r2, [pc, #584]	@ (800a5f4 <__ieee754_pow+0x7cc>)
 800a3ac:	4b92      	ldr	r3, [pc, #584]	@ (800a5f8 <__ieee754_pow+0x7d0>)
 800a3ae:	f7f6 fbcb 	bl	8000b48 <__aeabi_dadd>
 800a3b2:	0032      	movs	r2, r6
 800a3b4:	003b      	movs	r3, r7
 800a3b6:	f7f7 fbc7 	bl	8001b48 <__aeabi_dmul>
 800a3ba:	4a90      	ldr	r2, [pc, #576]	@ (800a5fc <__ieee754_pow+0x7d4>)
 800a3bc:	4b90      	ldr	r3, [pc, #576]	@ (800a600 <__ieee754_pow+0x7d8>)
 800a3be:	f7f6 fbc3 	bl	8000b48 <__aeabi_dadd>
 800a3c2:	0032      	movs	r2, r6
 800a3c4:	0004      	movs	r4, r0
 800a3c6:	000d      	movs	r5, r1
 800a3c8:	003b      	movs	r3, r7
 800a3ca:	0030      	movs	r0, r6
 800a3cc:	0039      	movs	r1, r7
 800a3ce:	f7f7 fbbb 	bl	8001b48 <__aeabi_dmul>
 800a3d2:	0002      	movs	r2, r0
 800a3d4:	000b      	movs	r3, r1
 800a3d6:	0020      	movs	r0, r4
 800a3d8:	0029      	movs	r1, r5
 800a3da:	f7f7 fbb5 	bl	8001b48 <__aeabi_dmul>
 800a3de:	9a00      	ldr	r2, [sp, #0]
 800a3e0:	9b01      	ldr	r3, [sp, #4]
 800a3e2:	0004      	movs	r4, r0
 800a3e4:	000d      	movs	r5, r1
 800a3e6:	9808      	ldr	r0, [sp, #32]
 800a3e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3ea:	f7f6 fbad 	bl	8000b48 <__aeabi_dadd>
 800a3ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3f2:	f7f7 fba9 	bl	8001b48 <__aeabi_dmul>
 800a3f6:	0022      	movs	r2, r4
 800a3f8:	002b      	movs	r3, r5
 800a3fa:	f7f6 fba5 	bl	8000b48 <__aeabi_dadd>
 800a3fe:	9a00      	ldr	r2, [sp, #0]
 800a400:	9b01      	ldr	r3, [sp, #4]
 800a402:	900c      	str	r0, [sp, #48]	@ 0x30
 800a404:	910d      	str	r1, [sp, #52]	@ 0x34
 800a406:	0010      	movs	r0, r2
 800a408:	0019      	movs	r1, r3
 800a40a:	f7f7 fb9d 	bl	8001b48 <__aeabi_dmul>
 800a40e:	2200      	movs	r2, #0
 800a410:	4b7c      	ldr	r3, [pc, #496]	@ (800a604 <__ieee754_pow+0x7dc>)
 800a412:	0004      	movs	r4, r0
 800a414:	000d      	movs	r5, r1
 800a416:	f7f6 fb97 	bl	8000b48 <__aeabi_dadd>
 800a41a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a41c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a41e:	f7f6 fb93 	bl	8000b48 <__aeabi_dadd>
 800a422:	2000      	movs	r0, #0
 800a424:	000f      	movs	r7, r1
 800a426:	0006      	movs	r6, r0
 800a428:	0002      	movs	r2, r0
 800a42a:	000b      	movs	r3, r1
 800a42c:	9800      	ldr	r0, [sp, #0]
 800a42e:	9901      	ldr	r1, [sp, #4]
 800a430:	f7f7 fb8a 	bl	8001b48 <__aeabi_dmul>
 800a434:	2200      	movs	r2, #0
 800a436:	9000      	str	r0, [sp, #0]
 800a438:	9101      	str	r1, [sp, #4]
 800a43a:	4b72      	ldr	r3, [pc, #456]	@ (800a604 <__ieee754_pow+0x7dc>)
 800a43c:	0030      	movs	r0, r6
 800a43e:	0039      	movs	r1, r7
 800a440:	f7f7 fe68 	bl	8002114 <__aeabi_dsub>
 800a444:	0022      	movs	r2, r4
 800a446:	002b      	movs	r3, r5
 800a448:	f7f7 fe64 	bl	8002114 <__aeabi_dsub>
 800a44c:	0002      	movs	r2, r0
 800a44e:	000b      	movs	r3, r1
 800a450:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a452:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a454:	f7f7 fe5e 	bl	8002114 <__aeabi_dsub>
 800a458:	9a08      	ldr	r2, [sp, #32]
 800a45a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a45c:	f7f7 fb74 	bl	8001b48 <__aeabi_dmul>
 800a460:	0032      	movs	r2, r6
 800a462:	0004      	movs	r4, r0
 800a464:	000d      	movs	r5, r1
 800a466:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a468:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a46a:	003b      	movs	r3, r7
 800a46c:	f7f7 fb6c 	bl	8001b48 <__aeabi_dmul>
 800a470:	0002      	movs	r2, r0
 800a472:	000b      	movs	r3, r1
 800a474:	0020      	movs	r0, r4
 800a476:	0029      	movs	r1, r5
 800a478:	f7f6 fb66 	bl	8000b48 <__aeabi_dadd>
 800a47c:	0004      	movs	r4, r0
 800a47e:	000d      	movs	r5, r1
 800a480:	0002      	movs	r2, r0
 800a482:	000b      	movs	r3, r1
 800a484:	9800      	ldr	r0, [sp, #0]
 800a486:	9901      	ldr	r1, [sp, #4]
 800a488:	f7f6 fb5e 	bl	8000b48 <__aeabi_dadd>
 800a48c:	22e0      	movs	r2, #224	@ 0xe0
 800a48e:	2000      	movs	r0, #0
 800a490:	4b5d      	ldr	r3, [pc, #372]	@ (800a608 <__ieee754_pow+0x7e0>)
 800a492:	0612      	lsls	r2, r2, #24
 800a494:	0006      	movs	r6, r0
 800a496:	000f      	movs	r7, r1
 800a498:	f7f7 fb56 	bl	8001b48 <__aeabi_dmul>
 800a49c:	9008      	str	r0, [sp, #32]
 800a49e:	9109      	str	r1, [sp, #36]	@ 0x24
 800a4a0:	9a00      	ldr	r2, [sp, #0]
 800a4a2:	9b01      	ldr	r3, [sp, #4]
 800a4a4:	0030      	movs	r0, r6
 800a4a6:	0039      	movs	r1, r7
 800a4a8:	f7f7 fe34 	bl	8002114 <__aeabi_dsub>
 800a4ac:	0002      	movs	r2, r0
 800a4ae:	000b      	movs	r3, r1
 800a4b0:	0020      	movs	r0, r4
 800a4b2:	0029      	movs	r1, r5
 800a4b4:	f7f7 fe2e 	bl	8002114 <__aeabi_dsub>
 800a4b8:	4a54      	ldr	r2, [pc, #336]	@ (800a60c <__ieee754_pow+0x7e4>)
 800a4ba:	4b53      	ldr	r3, [pc, #332]	@ (800a608 <__ieee754_pow+0x7e0>)
 800a4bc:	f7f7 fb44 	bl	8001b48 <__aeabi_dmul>
 800a4c0:	4a53      	ldr	r2, [pc, #332]	@ (800a610 <__ieee754_pow+0x7e8>)
 800a4c2:	0004      	movs	r4, r0
 800a4c4:	000d      	movs	r5, r1
 800a4c6:	0030      	movs	r0, r6
 800a4c8:	0039      	movs	r1, r7
 800a4ca:	4b52      	ldr	r3, [pc, #328]	@ (800a614 <__ieee754_pow+0x7ec>)
 800a4cc:	f7f7 fb3c 	bl	8001b48 <__aeabi_dmul>
 800a4d0:	0002      	movs	r2, r0
 800a4d2:	000b      	movs	r3, r1
 800a4d4:	0020      	movs	r0, r4
 800a4d6:	0029      	movs	r1, r5
 800a4d8:	f7f6 fb36 	bl	8000b48 <__aeabi_dadd>
 800a4dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a4de:	4b4e      	ldr	r3, [pc, #312]	@ (800a618 <__ieee754_pow+0x7f0>)
 800a4e0:	189b      	adds	r3, r3, r2
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	f7f6 fb2f 	bl	8000b48 <__aeabi_dadd>
 800a4ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800a4ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a4ee:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a4f0:	f7f8 fa78 	bl	80029e4 <__aeabi_i2d>
 800a4f4:	0004      	movs	r4, r0
 800a4f6:	000d      	movs	r5, r1
 800a4f8:	9808      	ldr	r0, [sp, #32]
 800a4fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a4fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a4fe:	4b47      	ldr	r3, [pc, #284]	@ (800a61c <__ieee754_pow+0x7f4>)
 800a500:	189b      	adds	r3, r3, r2
 800a502:	681e      	ldr	r6, [r3, #0]
 800a504:	685f      	ldr	r7, [r3, #4]
 800a506:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a508:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a50a:	f7f6 fb1d 	bl	8000b48 <__aeabi_dadd>
 800a50e:	0032      	movs	r2, r6
 800a510:	003b      	movs	r3, r7
 800a512:	f7f6 fb19 	bl	8000b48 <__aeabi_dadd>
 800a516:	0022      	movs	r2, r4
 800a518:	002b      	movs	r3, r5
 800a51a:	f7f6 fb15 	bl	8000b48 <__aeabi_dadd>
 800a51e:	2000      	movs	r0, #0
 800a520:	0022      	movs	r2, r4
 800a522:	002b      	movs	r3, r5
 800a524:	9000      	str	r0, [sp, #0]
 800a526:	9101      	str	r1, [sp, #4]
 800a528:	f7f7 fdf4 	bl	8002114 <__aeabi_dsub>
 800a52c:	0032      	movs	r2, r6
 800a52e:	003b      	movs	r3, r7
 800a530:	f7f7 fdf0 	bl	8002114 <__aeabi_dsub>
 800a534:	9a08      	ldr	r2, [sp, #32]
 800a536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a538:	f7f7 fdec 	bl	8002114 <__aeabi_dsub>
 800a53c:	0002      	movs	r2, r0
 800a53e:	000b      	movs	r3, r1
 800a540:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a542:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a544:	e61f      	b.n	800a186 <__ieee754_pow+0x35e>
 800a546:	4a36      	ldr	r2, [pc, #216]	@ (800a620 <__ieee754_pow+0x7f8>)
 800a548:	4b36      	ldr	r3, [pc, #216]	@ (800a624 <__ieee754_pow+0x7fc>)
 800a54a:	9804      	ldr	r0, [sp, #16]
 800a54c:	9905      	ldr	r1, [sp, #20]
 800a54e:	f7f6 fafb 	bl	8000b48 <__aeabi_dadd>
 800a552:	9a00      	ldr	r2, [sp, #0]
 800a554:	9b01      	ldr	r3, [sp, #4]
 800a556:	0004      	movs	r4, r0
 800a558:	000d      	movs	r5, r1
 800a55a:	0030      	movs	r0, r6
 800a55c:	0039      	movs	r1, r7
 800a55e:	f7f7 fdd9 	bl	8002114 <__aeabi_dsub>
 800a562:	0002      	movs	r2, r0
 800a564:	000b      	movs	r3, r1
 800a566:	0020      	movs	r0, r4
 800a568:	0029      	movs	r1, r5
 800a56a:	f7f5 ff89 	bl	8000480 <__aeabi_dcmpgt>
 800a56e:	2800      	cmp	r0, #0
 800a570:	d000      	beq.n	800a574 <__ieee754_pow+0x74c>
 800a572:	e646      	b.n	800a202 <__ieee754_pow+0x3da>
 800a574:	4b2c      	ldr	r3, [pc, #176]	@ (800a628 <__ieee754_pow+0x800>)
 800a576:	e063      	b.n	800a640 <__ieee754_pow+0x818>
 800a578:	4a2c      	ldr	r2, [pc, #176]	@ (800a62c <__ieee754_pow+0x804>)
 800a57a:	004b      	lsls	r3, r1, #1
 800a57c:	085b      	lsrs	r3, r3, #1
 800a57e:	4293      	cmp	r3, r2
 800a580:	d95a      	bls.n	800a638 <__ieee754_pow+0x810>
 800a582:	4b2b      	ldr	r3, [pc, #172]	@ (800a630 <__ieee754_pow+0x808>)
 800a584:	18cb      	adds	r3, r1, r3
 800a586:	4303      	orrs	r3, r0
 800a588:	d008      	beq.n	800a59c <__ieee754_pow+0x774>
 800a58a:	9806      	ldr	r0, [sp, #24]
 800a58c:	9907      	ldr	r1, [sp, #28]
 800a58e:	2300      	movs	r3, #0
 800a590:	2200      	movs	r2, #0
 800a592:	f7f5 ff61 	bl	8000458 <__aeabi_dcmplt>
 800a596:	1e43      	subs	r3, r0, #1
 800a598:	4198      	sbcs	r0, r3
 800a59a:	e567      	b.n	800a06c <__ieee754_pow+0x244>
 800a59c:	9a00      	ldr	r2, [sp, #0]
 800a59e:	9b01      	ldr	r3, [sp, #4]
 800a5a0:	f7f7 fdb8 	bl	8002114 <__aeabi_dsub>
 800a5a4:	9a04      	ldr	r2, [sp, #16]
 800a5a6:	9b05      	ldr	r3, [sp, #20]
 800a5a8:	f7f5 ff74 	bl	8000494 <__aeabi_dcmpge>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	d1ec      	bne.n	800a58a <__ieee754_pow+0x762>
 800a5b0:	4b20      	ldr	r3, [pc, #128]	@ (800a634 <__ieee754_pow+0x80c>)
 800a5b2:	e045      	b.n	800a640 <__ieee754_pow+0x818>
 800a5b4:	7ff00000 	.word	0x7ff00000
 800a5b8:	43400000 	.word	0x43400000
 800a5bc:	fffffc01 	.word	0xfffffc01
 800a5c0:	3ff00000 	.word	0x3ff00000
 800a5c4:	0003988e 	.word	0x0003988e
 800a5c8:	000bb679 	.word	0x000bb679
 800a5cc:	fff00000 	.word	0xfff00000
 800a5d0:	0800b7e0 	.word	0x0800b7e0
 800a5d4:	4a454eef 	.word	0x4a454eef
 800a5d8:	3fca7e28 	.word	0x3fca7e28
 800a5dc:	93c9db65 	.word	0x93c9db65
 800a5e0:	3fcd864a 	.word	0x3fcd864a
 800a5e4:	a91d4101 	.word	0xa91d4101
 800a5e8:	3fd17460 	.word	0x3fd17460
 800a5ec:	518f264d 	.word	0x518f264d
 800a5f0:	3fd55555 	.word	0x3fd55555
 800a5f4:	db6fabff 	.word	0xdb6fabff
 800a5f8:	3fdb6db6 	.word	0x3fdb6db6
 800a5fc:	33333303 	.word	0x33333303
 800a600:	3fe33333 	.word	0x3fe33333
 800a604:	40080000 	.word	0x40080000
 800a608:	3feec709 	.word	0x3feec709
 800a60c:	dc3a03fd 	.word	0xdc3a03fd
 800a610:	145b01f5 	.word	0x145b01f5
 800a614:	be3e2fe0 	.word	0xbe3e2fe0
 800a618:	0800b7c0 	.word	0x0800b7c0
 800a61c:	0800b7d0 	.word	0x0800b7d0
 800a620:	652b82fe 	.word	0x652b82fe
 800a624:	3c971547 	.word	0x3c971547
 800a628:	40900000 	.word	0x40900000
 800a62c:	4090cbff 	.word	0x4090cbff
 800a630:	3f6f3400 	.word	0x3f6f3400
 800a634:	4090cc00 	.word	0x4090cc00
 800a638:	4a73      	ldr	r2, [pc, #460]	@ (800a808 <__ieee754_pow+0x9e0>)
 800a63a:	9402      	str	r4, [sp, #8]
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d925      	bls.n	800a68c <__ieee754_pow+0x864>
 800a640:	4a72      	ldr	r2, [pc, #456]	@ (800a80c <__ieee754_pow+0x9e4>)
 800a642:	151b      	asrs	r3, r3, #20
 800a644:	189b      	adds	r3, r3, r2
 800a646:	2280      	movs	r2, #128	@ 0x80
 800a648:	0352      	lsls	r2, r2, #13
 800a64a:	0011      	movs	r1, r2
 800a64c:	4119      	asrs	r1, r3
 800a64e:	19cb      	adds	r3, r1, r7
 800a650:	005c      	lsls	r4, r3, #1
 800a652:	496f      	ldr	r1, [pc, #444]	@ (800a810 <__ieee754_pow+0x9e8>)
 800a654:	4d6f      	ldr	r5, [pc, #444]	@ (800a814 <__ieee754_pow+0x9ec>)
 800a656:	0d64      	lsrs	r4, r4, #21
 800a658:	1864      	adds	r4, r4, r1
 800a65a:	4125      	asrs	r5, r4
 800a65c:	401d      	ands	r5, r3
 800a65e:	031b      	lsls	r3, r3, #12
 800a660:	0b1b      	lsrs	r3, r3, #12
 800a662:	4313      	orrs	r3, r2
 800a664:	2214      	movs	r2, #20
 800a666:	1b12      	subs	r2, r2, r4
 800a668:	4113      	asrs	r3, r2
 800a66a:	9302      	str	r3, [sp, #8]
 800a66c:	9b08      	ldr	r3, [sp, #32]
 800a66e:	2000      	movs	r0, #0
 800a670:	0029      	movs	r1, r5
 800a672:	2b00      	cmp	r3, #0
 800a674:	da02      	bge.n	800a67c <__ieee754_pow+0x854>
 800a676:	9b02      	ldr	r3, [sp, #8]
 800a678:	425b      	negs	r3, r3
 800a67a:	9302      	str	r3, [sp, #8]
 800a67c:	0002      	movs	r2, r0
 800a67e:	000b      	movs	r3, r1
 800a680:	9800      	ldr	r0, [sp, #0]
 800a682:	9901      	ldr	r1, [sp, #4]
 800a684:	f7f7 fd46 	bl	8002114 <__aeabi_dsub>
 800a688:	9000      	str	r0, [sp, #0]
 800a68a:	9101      	str	r1, [sp, #4]
 800a68c:	9a04      	ldr	r2, [sp, #16]
 800a68e:	9b05      	ldr	r3, [sp, #20]
 800a690:	9800      	ldr	r0, [sp, #0]
 800a692:	9901      	ldr	r1, [sp, #4]
 800a694:	f7f6 fa58 	bl	8000b48 <__aeabi_dadd>
 800a698:	2000      	movs	r0, #0
 800a69a:	2200      	movs	r2, #0
 800a69c:	4b5e      	ldr	r3, [pc, #376]	@ (800a818 <__ieee754_pow+0x9f0>)
 800a69e:	0006      	movs	r6, r0
 800a6a0:	000f      	movs	r7, r1
 800a6a2:	f7f7 fa51 	bl	8001b48 <__aeabi_dmul>
 800a6a6:	9a00      	ldr	r2, [sp, #0]
 800a6a8:	9b01      	ldr	r3, [sp, #4]
 800a6aa:	9008      	str	r0, [sp, #32]
 800a6ac:	9109      	str	r1, [sp, #36]	@ 0x24
 800a6ae:	0030      	movs	r0, r6
 800a6b0:	0039      	movs	r1, r7
 800a6b2:	f7f7 fd2f 	bl	8002114 <__aeabi_dsub>
 800a6b6:	0002      	movs	r2, r0
 800a6b8:	000b      	movs	r3, r1
 800a6ba:	9804      	ldr	r0, [sp, #16]
 800a6bc:	9905      	ldr	r1, [sp, #20]
 800a6be:	f7f7 fd29 	bl	8002114 <__aeabi_dsub>
 800a6c2:	4a56      	ldr	r2, [pc, #344]	@ (800a81c <__ieee754_pow+0x9f4>)
 800a6c4:	4b56      	ldr	r3, [pc, #344]	@ (800a820 <__ieee754_pow+0x9f8>)
 800a6c6:	f7f7 fa3f 	bl	8001b48 <__aeabi_dmul>
 800a6ca:	4a56      	ldr	r2, [pc, #344]	@ (800a824 <__ieee754_pow+0x9fc>)
 800a6cc:	0004      	movs	r4, r0
 800a6ce:	000d      	movs	r5, r1
 800a6d0:	0030      	movs	r0, r6
 800a6d2:	0039      	movs	r1, r7
 800a6d4:	4b54      	ldr	r3, [pc, #336]	@ (800a828 <__ieee754_pow+0xa00>)
 800a6d6:	f7f7 fa37 	bl	8001b48 <__aeabi_dmul>
 800a6da:	0002      	movs	r2, r0
 800a6dc:	000b      	movs	r3, r1
 800a6de:	0020      	movs	r0, r4
 800a6e0:	0029      	movs	r1, r5
 800a6e2:	f7f6 fa31 	bl	8000b48 <__aeabi_dadd>
 800a6e6:	0004      	movs	r4, r0
 800a6e8:	000d      	movs	r5, r1
 800a6ea:	0002      	movs	r2, r0
 800a6ec:	000b      	movs	r3, r1
 800a6ee:	9808      	ldr	r0, [sp, #32]
 800a6f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a6f2:	f7f6 fa29 	bl	8000b48 <__aeabi_dadd>
 800a6f6:	9a08      	ldr	r2, [sp, #32]
 800a6f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6fa:	0006      	movs	r6, r0
 800a6fc:	000f      	movs	r7, r1
 800a6fe:	f7f7 fd09 	bl	8002114 <__aeabi_dsub>
 800a702:	0002      	movs	r2, r0
 800a704:	000b      	movs	r3, r1
 800a706:	0020      	movs	r0, r4
 800a708:	0029      	movs	r1, r5
 800a70a:	f7f7 fd03 	bl	8002114 <__aeabi_dsub>
 800a70e:	0032      	movs	r2, r6
 800a710:	9000      	str	r0, [sp, #0]
 800a712:	9101      	str	r1, [sp, #4]
 800a714:	003b      	movs	r3, r7
 800a716:	0030      	movs	r0, r6
 800a718:	0039      	movs	r1, r7
 800a71a:	f7f7 fa15 	bl	8001b48 <__aeabi_dmul>
 800a71e:	0004      	movs	r4, r0
 800a720:	000d      	movs	r5, r1
 800a722:	4a42      	ldr	r2, [pc, #264]	@ (800a82c <__ieee754_pow+0xa04>)
 800a724:	4b42      	ldr	r3, [pc, #264]	@ (800a830 <__ieee754_pow+0xa08>)
 800a726:	f7f7 fa0f 	bl	8001b48 <__aeabi_dmul>
 800a72a:	4a42      	ldr	r2, [pc, #264]	@ (800a834 <__ieee754_pow+0xa0c>)
 800a72c:	4b42      	ldr	r3, [pc, #264]	@ (800a838 <__ieee754_pow+0xa10>)
 800a72e:	f7f7 fcf1 	bl	8002114 <__aeabi_dsub>
 800a732:	0022      	movs	r2, r4
 800a734:	002b      	movs	r3, r5
 800a736:	f7f7 fa07 	bl	8001b48 <__aeabi_dmul>
 800a73a:	4a40      	ldr	r2, [pc, #256]	@ (800a83c <__ieee754_pow+0xa14>)
 800a73c:	4b40      	ldr	r3, [pc, #256]	@ (800a840 <__ieee754_pow+0xa18>)
 800a73e:	f7f6 fa03 	bl	8000b48 <__aeabi_dadd>
 800a742:	0022      	movs	r2, r4
 800a744:	002b      	movs	r3, r5
 800a746:	f7f7 f9ff 	bl	8001b48 <__aeabi_dmul>
 800a74a:	4a3e      	ldr	r2, [pc, #248]	@ (800a844 <__ieee754_pow+0xa1c>)
 800a74c:	4b3e      	ldr	r3, [pc, #248]	@ (800a848 <__ieee754_pow+0xa20>)
 800a74e:	f7f7 fce1 	bl	8002114 <__aeabi_dsub>
 800a752:	0022      	movs	r2, r4
 800a754:	002b      	movs	r3, r5
 800a756:	f7f7 f9f7 	bl	8001b48 <__aeabi_dmul>
 800a75a:	4a3c      	ldr	r2, [pc, #240]	@ (800a84c <__ieee754_pow+0xa24>)
 800a75c:	4b3c      	ldr	r3, [pc, #240]	@ (800a850 <__ieee754_pow+0xa28>)
 800a75e:	f7f6 f9f3 	bl	8000b48 <__aeabi_dadd>
 800a762:	0022      	movs	r2, r4
 800a764:	002b      	movs	r3, r5
 800a766:	f7f7 f9ef 	bl	8001b48 <__aeabi_dmul>
 800a76a:	0002      	movs	r2, r0
 800a76c:	000b      	movs	r3, r1
 800a76e:	0030      	movs	r0, r6
 800a770:	0039      	movs	r1, r7
 800a772:	f7f7 fccf 	bl	8002114 <__aeabi_dsub>
 800a776:	0004      	movs	r4, r0
 800a778:	000d      	movs	r5, r1
 800a77a:	0002      	movs	r2, r0
 800a77c:	000b      	movs	r3, r1
 800a77e:	0030      	movs	r0, r6
 800a780:	0039      	movs	r1, r7
 800a782:	f7f7 f9e1 	bl	8001b48 <__aeabi_dmul>
 800a786:	2380      	movs	r3, #128	@ 0x80
 800a788:	9004      	str	r0, [sp, #16]
 800a78a:	9105      	str	r1, [sp, #20]
 800a78c:	2200      	movs	r2, #0
 800a78e:	0020      	movs	r0, r4
 800a790:	0029      	movs	r1, r5
 800a792:	05db      	lsls	r3, r3, #23
 800a794:	f7f7 fcbe 	bl	8002114 <__aeabi_dsub>
 800a798:	0002      	movs	r2, r0
 800a79a:	000b      	movs	r3, r1
 800a79c:	9804      	ldr	r0, [sp, #16]
 800a79e:	9905      	ldr	r1, [sp, #20]
 800a7a0:	f7f6 fd98 	bl	80012d4 <__aeabi_ddiv>
 800a7a4:	9a00      	ldr	r2, [sp, #0]
 800a7a6:	9b01      	ldr	r3, [sp, #4]
 800a7a8:	0004      	movs	r4, r0
 800a7aa:	000d      	movs	r5, r1
 800a7ac:	0030      	movs	r0, r6
 800a7ae:	0039      	movs	r1, r7
 800a7b0:	f7f7 f9ca 	bl	8001b48 <__aeabi_dmul>
 800a7b4:	9a00      	ldr	r2, [sp, #0]
 800a7b6:	9b01      	ldr	r3, [sp, #4]
 800a7b8:	f7f6 f9c6 	bl	8000b48 <__aeabi_dadd>
 800a7bc:	0002      	movs	r2, r0
 800a7be:	000b      	movs	r3, r1
 800a7c0:	0020      	movs	r0, r4
 800a7c2:	0029      	movs	r1, r5
 800a7c4:	f7f7 fca6 	bl	8002114 <__aeabi_dsub>
 800a7c8:	0032      	movs	r2, r6
 800a7ca:	003b      	movs	r3, r7
 800a7cc:	f7f7 fca2 	bl	8002114 <__aeabi_dsub>
 800a7d0:	0002      	movs	r2, r0
 800a7d2:	000b      	movs	r3, r1
 800a7d4:	2000      	movs	r0, #0
 800a7d6:	491f      	ldr	r1, [pc, #124]	@ (800a854 <__ieee754_pow+0xa2c>)
 800a7d8:	f7f7 fc9c 	bl	8002114 <__aeabi_dsub>
 800a7dc:	9b02      	ldr	r3, [sp, #8]
 800a7de:	051b      	lsls	r3, r3, #20
 800a7e0:	185b      	adds	r3, r3, r1
 800a7e2:	151a      	asrs	r2, r3, #20
 800a7e4:	2a00      	cmp	r2, #0
 800a7e6:	dc06      	bgt.n	800a7f6 <__ieee754_pow+0x9ce>
 800a7e8:	9a02      	ldr	r2, [sp, #8]
 800a7ea:	f000 f839 	bl	800a860 <scalbn>
 800a7ee:	9a06      	ldr	r2, [sp, #24]
 800a7f0:	9b07      	ldr	r3, [sp, #28]
 800a7f2:	f7ff fb8b 	bl	8009f0c <__ieee754_pow+0xe4>
 800a7f6:	0019      	movs	r1, r3
 800a7f8:	e7f9      	b.n	800a7ee <__ieee754_pow+0x9c6>
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	4c15      	ldr	r4, [pc, #84]	@ (800a854 <__ieee754_pow+0xa2c>)
 800a7fe:	9300      	str	r3, [sp, #0]
 800a800:	9401      	str	r4, [sp, #4]
 800a802:	f7ff fbc8 	bl	8009f96 <__ieee754_pow+0x16e>
 800a806:	46c0      	nop			@ (mov r8, r8)
 800a808:	3fe00000 	.word	0x3fe00000
 800a80c:	fffffc02 	.word	0xfffffc02
 800a810:	fffffc01 	.word	0xfffffc01
 800a814:	fff00000 	.word	0xfff00000
 800a818:	3fe62e43 	.word	0x3fe62e43
 800a81c:	fefa39ef 	.word	0xfefa39ef
 800a820:	3fe62e42 	.word	0x3fe62e42
 800a824:	0ca86c39 	.word	0x0ca86c39
 800a828:	be205c61 	.word	0xbe205c61
 800a82c:	72bea4d0 	.word	0x72bea4d0
 800a830:	3e663769 	.word	0x3e663769
 800a834:	c5d26bf1 	.word	0xc5d26bf1
 800a838:	3ebbbd41 	.word	0x3ebbbd41
 800a83c:	af25de2c 	.word	0xaf25de2c
 800a840:	3f11566a 	.word	0x3f11566a
 800a844:	16bebd93 	.word	0x16bebd93
 800a848:	3f66c16c 	.word	0x3f66c16c
 800a84c:	5555553e 	.word	0x5555553e
 800a850:	3fc55555 	.word	0x3fc55555
 800a854:	3ff00000 	.word	0x3ff00000

0800a858 <fabs>:
 800a858:	0049      	lsls	r1, r1, #1
 800a85a:	084b      	lsrs	r3, r1, #1
 800a85c:	0019      	movs	r1, r3
 800a85e:	4770      	bx	lr

0800a860 <scalbn>:
 800a860:	004b      	lsls	r3, r1, #1
 800a862:	b570      	push	{r4, r5, r6, lr}
 800a864:	0d5b      	lsrs	r3, r3, #21
 800a866:	0014      	movs	r4, r2
 800a868:	000d      	movs	r5, r1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d10f      	bne.n	800a88e <scalbn+0x2e>
 800a86e:	004b      	lsls	r3, r1, #1
 800a870:	085b      	lsrs	r3, r3, #1
 800a872:	4303      	orrs	r3, r0
 800a874:	d012      	beq.n	800a89c <scalbn+0x3c>
 800a876:	4b23      	ldr	r3, [pc, #140]	@ (800a904 <scalbn+0xa4>)
 800a878:	2200      	movs	r2, #0
 800a87a:	f7f7 f965 	bl	8001b48 <__aeabi_dmul>
 800a87e:	4b22      	ldr	r3, [pc, #136]	@ (800a908 <scalbn+0xa8>)
 800a880:	429c      	cmp	r4, r3
 800a882:	da0c      	bge.n	800a89e <scalbn+0x3e>
 800a884:	4a21      	ldr	r2, [pc, #132]	@ (800a90c <scalbn+0xac>)
 800a886:	4b22      	ldr	r3, [pc, #136]	@ (800a910 <scalbn+0xb0>)
 800a888:	f7f7 f95e 	bl	8001b48 <__aeabi_dmul>
 800a88c:	e006      	b.n	800a89c <scalbn+0x3c>
 800a88e:	4a21      	ldr	r2, [pc, #132]	@ (800a914 <scalbn+0xb4>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d108      	bne.n	800a8a6 <scalbn+0x46>
 800a894:	0002      	movs	r2, r0
 800a896:	000b      	movs	r3, r1
 800a898:	f7f6 f956 	bl	8000b48 <__aeabi_dadd>
 800a89c:	bd70      	pop	{r4, r5, r6, pc}
 800a89e:	000d      	movs	r5, r1
 800a8a0:	004b      	lsls	r3, r1, #1
 800a8a2:	0d5b      	lsrs	r3, r3, #21
 800a8a4:	3b36      	subs	r3, #54	@ 0x36
 800a8a6:	4a1c      	ldr	r2, [pc, #112]	@ (800a918 <scalbn+0xb8>)
 800a8a8:	4294      	cmp	r4, r2
 800a8aa:	dd0a      	ble.n	800a8c2 <scalbn+0x62>
 800a8ac:	4c1b      	ldr	r4, [pc, #108]	@ (800a91c <scalbn+0xbc>)
 800a8ae:	4d1c      	ldr	r5, [pc, #112]	@ (800a920 <scalbn+0xc0>)
 800a8b0:	2900      	cmp	r1, #0
 800a8b2:	da01      	bge.n	800a8b8 <scalbn+0x58>
 800a8b4:	4c19      	ldr	r4, [pc, #100]	@ (800a91c <scalbn+0xbc>)
 800a8b6:	4d1b      	ldr	r5, [pc, #108]	@ (800a924 <scalbn+0xc4>)
 800a8b8:	4a18      	ldr	r2, [pc, #96]	@ (800a91c <scalbn+0xbc>)
 800a8ba:	4b19      	ldr	r3, [pc, #100]	@ (800a920 <scalbn+0xc0>)
 800a8bc:	0020      	movs	r0, r4
 800a8be:	0029      	movs	r1, r5
 800a8c0:	e7e2      	b.n	800a888 <scalbn+0x28>
 800a8c2:	18e2      	adds	r2, r4, r3
 800a8c4:	4b18      	ldr	r3, [pc, #96]	@ (800a928 <scalbn+0xc8>)
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	dcf0      	bgt.n	800a8ac <scalbn+0x4c>
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	dd05      	ble.n	800a8da <scalbn+0x7a>
 800a8ce:	4b17      	ldr	r3, [pc, #92]	@ (800a92c <scalbn+0xcc>)
 800a8d0:	0512      	lsls	r2, r2, #20
 800a8d2:	402b      	ands	r3, r5
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	0019      	movs	r1, r3
 800a8d8:	e7e0      	b.n	800a89c <scalbn+0x3c>
 800a8da:	0013      	movs	r3, r2
 800a8dc:	3335      	adds	r3, #53	@ 0x35
 800a8de:	da08      	bge.n	800a8f2 <scalbn+0x92>
 800a8e0:	4c0a      	ldr	r4, [pc, #40]	@ (800a90c <scalbn+0xac>)
 800a8e2:	4d0b      	ldr	r5, [pc, #44]	@ (800a910 <scalbn+0xb0>)
 800a8e4:	2900      	cmp	r1, #0
 800a8e6:	da01      	bge.n	800a8ec <scalbn+0x8c>
 800a8e8:	4c08      	ldr	r4, [pc, #32]	@ (800a90c <scalbn+0xac>)
 800a8ea:	4d11      	ldr	r5, [pc, #68]	@ (800a930 <scalbn+0xd0>)
 800a8ec:	4a07      	ldr	r2, [pc, #28]	@ (800a90c <scalbn+0xac>)
 800a8ee:	4b08      	ldr	r3, [pc, #32]	@ (800a910 <scalbn+0xb0>)
 800a8f0:	e7e4      	b.n	800a8bc <scalbn+0x5c>
 800a8f2:	4b0e      	ldr	r3, [pc, #56]	@ (800a92c <scalbn+0xcc>)
 800a8f4:	3236      	adds	r2, #54	@ 0x36
 800a8f6:	401d      	ands	r5, r3
 800a8f8:	0512      	lsls	r2, r2, #20
 800a8fa:	432a      	orrs	r2, r5
 800a8fc:	0011      	movs	r1, r2
 800a8fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a934 <scalbn+0xd4>)
 800a900:	2200      	movs	r2, #0
 800a902:	e7c1      	b.n	800a888 <scalbn+0x28>
 800a904:	43500000 	.word	0x43500000
 800a908:	ffff3cb0 	.word	0xffff3cb0
 800a90c:	c2f8f359 	.word	0xc2f8f359
 800a910:	01a56e1f 	.word	0x01a56e1f
 800a914:	000007ff 	.word	0x000007ff
 800a918:	0000c350 	.word	0x0000c350
 800a91c:	8800759c 	.word	0x8800759c
 800a920:	7e37e43c 	.word	0x7e37e43c
 800a924:	fe37e43c 	.word	0xfe37e43c
 800a928:	000007fe 	.word	0x000007fe
 800a92c:	800fffff 	.word	0x800fffff
 800a930:	81a56e1f 	.word	0x81a56e1f
 800a934:	3c900000 	.word	0x3c900000

0800a938 <with_errno>:
 800a938:	b570      	push	{r4, r5, r6, lr}
 800a93a:	000d      	movs	r5, r1
 800a93c:	0016      	movs	r6, r2
 800a93e:	0004      	movs	r4, r0
 800a940:	f7fc ffda 	bl	80078f8 <__errno>
 800a944:	0029      	movs	r1, r5
 800a946:	6006      	str	r6, [r0, #0]
 800a948:	0020      	movs	r0, r4
 800a94a:	bd70      	pop	{r4, r5, r6, pc}

0800a94c <xflow>:
 800a94c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a94e:	0014      	movs	r4, r2
 800a950:	001d      	movs	r5, r3
 800a952:	2800      	cmp	r0, #0
 800a954:	d002      	beq.n	800a95c <xflow+0x10>
 800a956:	2180      	movs	r1, #128	@ 0x80
 800a958:	0609      	lsls	r1, r1, #24
 800a95a:	185b      	adds	r3, r3, r1
 800a95c:	9200      	str	r2, [sp, #0]
 800a95e:	9301      	str	r3, [sp, #4]
 800a960:	9a00      	ldr	r2, [sp, #0]
 800a962:	9b01      	ldr	r3, [sp, #4]
 800a964:	0020      	movs	r0, r4
 800a966:	0029      	movs	r1, r5
 800a968:	f7f7 f8ee 	bl	8001b48 <__aeabi_dmul>
 800a96c:	2222      	movs	r2, #34	@ 0x22
 800a96e:	f7ff ffe3 	bl	800a938 <with_errno>
 800a972:	b003      	add	sp, #12
 800a974:	bd30      	pop	{r4, r5, pc}

0800a976 <__math_uflow>:
 800a976:	2380      	movs	r3, #128	@ 0x80
 800a978:	b510      	push	{r4, lr}
 800a97a:	2200      	movs	r2, #0
 800a97c:	055b      	lsls	r3, r3, #21
 800a97e:	f7ff ffe5 	bl	800a94c <xflow>
 800a982:	bd10      	pop	{r4, pc}

0800a984 <__math_oflow>:
 800a984:	23e0      	movs	r3, #224	@ 0xe0
 800a986:	b510      	push	{r4, lr}
 800a988:	2200      	movs	r2, #0
 800a98a:	05db      	lsls	r3, r3, #23
 800a98c:	f7ff ffde 	bl	800a94c <xflow>
 800a990:	bd10      	pop	{r4, pc}
	...

0800a994 <__ieee754_sqrt>:
 800a994:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a996:	000a      	movs	r2, r1
 800a998:	000d      	movs	r5, r1
 800a99a:	496b      	ldr	r1, [pc, #428]	@ (800ab48 <__ieee754_sqrt+0x1b4>)
 800a99c:	0004      	movs	r4, r0
 800a99e:	0003      	movs	r3, r0
 800a9a0:	0008      	movs	r0, r1
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	4028      	ands	r0, r5
 800a9a6:	4288      	cmp	r0, r1
 800a9a8:	d111      	bne.n	800a9ce <__ieee754_sqrt+0x3a>
 800a9aa:	0022      	movs	r2, r4
 800a9ac:	002b      	movs	r3, r5
 800a9ae:	0020      	movs	r0, r4
 800a9b0:	0029      	movs	r1, r5
 800a9b2:	f7f7 f8c9 	bl	8001b48 <__aeabi_dmul>
 800a9b6:	0002      	movs	r2, r0
 800a9b8:	000b      	movs	r3, r1
 800a9ba:	0020      	movs	r0, r4
 800a9bc:	0029      	movs	r1, r5
 800a9be:	f7f6 f8c3 	bl	8000b48 <__aeabi_dadd>
 800a9c2:	0004      	movs	r4, r0
 800a9c4:	000d      	movs	r5, r1
 800a9c6:	0020      	movs	r0, r4
 800a9c8:	0029      	movs	r1, r5
 800a9ca:	b007      	add	sp, #28
 800a9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9ce:	2d00      	cmp	r5, #0
 800a9d0:	dc11      	bgt.n	800a9f6 <__ieee754_sqrt+0x62>
 800a9d2:	0069      	lsls	r1, r5, #1
 800a9d4:	0849      	lsrs	r1, r1, #1
 800a9d6:	4321      	orrs	r1, r4
 800a9d8:	d0f5      	beq.n	800a9c6 <__ieee754_sqrt+0x32>
 800a9da:	2000      	movs	r0, #0
 800a9dc:	4285      	cmp	r5, r0
 800a9de:	d010      	beq.n	800aa02 <__ieee754_sqrt+0x6e>
 800a9e0:	0022      	movs	r2, r4
 800a9e2:	002b      	movs	r3, r5
 800a9e4:	0020      	movs	r0, r4
 800a9e6:	0029      	movs	r1, r5
 800a9e8:	f7f7 fb94 	bl	8002114 <__aeabi_dsub>
 800a9ec:	0002      	movs	r2, r0
 800a9ee:	000b      	movs	r3, r1
 800a9f0:	f7f6 fc70 	bl	80012d4 <__aeabi_ddiv>
 800a9f4:	e7e5      	b.n	800a9c2 <__ieee754_sqrt+0x2e>
 800a9f6:	1528      	asrs	r0, r5, #20
 800a9f8:	d115      	bne.n	800aa26 <__ieee754_sqrt+0x92>
 800a9fa:	2480      	movs	r4, #128	@ 0x80
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	0364      	lsls	r4, r4, #13
 800aa00:	e007      	b.n	800aa12 <__ieee754_sqrt+0x7e>
 800aa02:	0ada      	lsrs	r2, r3, #11
 800aa04:	3815      	subs	r0, #21
 800aa06:	055b      	lsls	r3, r3, #21
 800aa08:	2a00      	cmp	r2, #0
 800aa0a:	d0fa      	beq.n	800aa02 <__ieee754_sqrt+0x6e>
 800aa0c:	e7f5      	b.n	800a9fa <__ieee754_sqrt+0x66>
 800aa0e:	0052      	lsls	r2, r2, #1
 800aa10:	3101      	adds	r1, #1
 800aa12:	4222      	tst	r2, r4
 800aa14:	d0fb      	beq.n	800aa0e <__ieee754_sqrt+0x7a>
 800aa16:	1e4c      	subs	r4, r1, #1
 800aa18:	1b00      	subs	r0, r0, r4
 800aa1a:	2420      	movs	r4, #32
 800aa1c:	001d      	movs	r5, r3
 800aa1e:	1a64      	subs	r4, r4, r1
 800aa20:	40e5      	lsrs	r5, r4
 800aa22:	408b      	lsls	r3, r1
 800aa24:	432a      	orrs	r2, r5
 800aa26:	4949      	ldr	r1, [pc, #292]	@ (800ab4c <__ieee754_sqrt+0x1b8>)
 800aa28:	0312      	lsls	r2, r2, #12
 800aa2a:	1844      	adds	r4, r0, r1
 800aa2c:	2180      	movs	r1, #128	@ 0x80
 800aa2e:	0b12      	lsrs	r2, r2, #12
 800aa30:	0349      	lsls	r1, r1, #13
 800aa32:	4311      	orrs	r1, r2
 800aa34:	07c0      	lsls	r0, r0, #31
 800aa36:	d403      	bmi.n	800aa40 <__ieee754_sqrt+0xac>
 800aa38:	0fda      	lsrs	r2, r3, #31
 800aa3a:	0049      	lsls	r1, r1, #1
 800aa3c:	1851      	adds	r1, r2, r1
 800aa3e:	005b      	lsls	r3, r3, #1
 800aa40:	2500      	movs	r5, #0
 800aa42:	1062      	asrs	r2, r4, #1
 800aa44:	0049      	lsls	r1, r1, #1
 800aa46:	2480      	movs	r4, #128	@ 0x80
 800aa48:	9205      	str	r2, [sp, #20]
 800aa4a:	0fda      	lsrs	r2, r3, #31
 800aa4c:	1852      	adds	r2, r2, r1
 800aa4e:	2016      	movs	r0, #22
 800aa50:	0029      	movs	r1, r5
 800aa52:	005b      	lsls	r3, r3, #1
 800aa54:	03a4      	lsls	r4, r4, #14
 800aa56:	190e      	adds	r6, r1, r4
 800aa58:	4296      	cmp	r6, r2
 800aa5a:	dc02      	bgt.n	800aa62 <__ieee754_sqrt+0xce>
 800aa5c:	1931      	adds	r1, r6, r4
 800aa5e:	1b92      	subs	r2, r2, r6
 800aa60:	192d      	adds	r5, r5, r4
 800aa62:	0fde      	lsrs	r6, r3, #31
 800aa64:	0052      	lsls	r2, r2, #1
 800aa66:	3801      	subs	r0, #1
 800aa68:	1992      	adds	r2, r2, r6
 800aa6a:	005b      	lsls	r3, r3, #1
 800aa6c:	0864      	lsrs	r4, r4, #1
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	d1f1      	bne.n	800aa56 <__ieee754_sqrt+0xc2>
 800aa72:	2620      	movs	r6, #32
 800aa74:	2780      	movs	r7, #128	@ 0x80
 800aa76:	0004      	movs	r4, r0
 800aa78:	9604      	str	r6, [sp, #16]
 800aa7a:	063f      	lsls	r7, r7, #24
 800aa7c:	183e      	adds	r6, r7, r0
 800aa7e:	46b4      	mov	ip, r6
 800aa80:	428a      	cmp	r2, r1
 800aa82:	dc02      	bgt.n	800aa8a <__ieee754_sqrt+0xf6>
 800aa84:	d114      	bne.n	800aab0 <__ieee754_sqrt+0x11c>
 800aa86:	429e      	cmp	r6, r3
 800aa88:	d812      	bhi.n	800aab0 <__ieee754_sqrt+0x11c>
 800aa8a:	4660      	mov	r0, ip
 800aa8c:	4666      	mov	r6, ip
 800aa8e:	19c0      	adds	r0, r0, r7
 800aa90:	9100      	str	r1, [sp, #0]
 800aa92:	2e00      	cmp	r6, #0
 800aa94:	da03      	bge.n	800aa9e <__ieee754_sqrt+0x10a>
 800aa96:	43c6      	mvns	r6, r0
 800aa98:	0ff6      	lsrs	r6, r6, #31
 800aa9a:	198e      	adds	r6, r1, r6
 800aa9c:	9600      	str	r6, [sp, #0]
 800aa9e:	1a52      	subs	r2, r2, r1
 800aaa0:	4563      	cmp	r3, ip
 800aaa2:	4189      	sbcs	r1, r1
 800aaa4:	4249      	negs	r1, r1
 800aaa6:	1a52      	subs	r2, r2, r1
 800aaa8:	4661      	mov	r1, ip
 800aaaa:	1a5b      	subs	r3, r3, r1
 800aaac:	9900      	ldr	r1, [sp, #0]
 800aaae:	19e4      	adds	r4, r4, r7
 800aab0:	0fde      	lsrs	r6, r3, #31
 800aab2:	0052      	lsls	r2, r2, #1
 800aab4:	1992      	adds	r2, r2, r6
 800aab6:	9e04      	ldr	r6, [sp, #16]
 800aab8:	005b      	lsls	r3, r3, #1
 800aaba:	3e01      	subs	r6, #1
 800aabc:	087f      	lsrs	r7, r7, #1
 800aabe:	9604      	str	r6, [sp, #16]
 800aac0:	2e00      	cmp	r6, #0
 800aac2:	d1db      	bne.n	800aa7c <__ieee754_sqrt+0xe8>
 800aac4:	431a      	orrs	r2, r3
 800aac6:	d01f      	beq.n	800ab08 <__ieee754_sqrt+0x174>
 800aac8:	4e21      	ldr	r6, [pc, #132]	@ (800ab50 <__ieee754_sqrt+0x1bc>)
 800aaca:	4f22      	ldr	r7, [pc, #136]	@ (800ab54 <__ieee754_sqrt+0x1c0>)
 800aacc:	6830      	ldr	r0, [r6, #0]
 800aace:	6871      	ldr	r1, [r6, #4]
 800aad0:	683a      	ldr	r2, [r7, #0]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	9200      	str	r2, [sp, #0]
 800aad6:	9301      	str	r3, [sp, #4]
 800aad8:	6832      	ldr	r2, [r6, #0]
 800aada:	6873      	ldr	r3, [r6, #4]
 800aadc:	9202      	str	r2, [sp, #8]
 800aade:	9303      	str	r3, [sp, #12]
 800aae0:	9a00      	ldr	r2, [sp, #0]
 800aae2:	9b01      	ldr	r3, [sp, #4]
 800aae4:	f7f7 fb16 	bl	8002114 <__aeabi_dsub>
 800aae8:	0002      	movs	r2, r0
 800aaea:	000b      	movs	r3, r1
 800aaec:	9802      	ldr	r0, [sp, #8]
 800aaee:	9903      	ldr	r1, [sp, #12]
 800aaf0:	f7f5 fcbc 	bl	800046c <__aeabi_dcmple>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	d007      	beq.n	800ab08 <__ieee754_sqrt+0x174>
 800aaf8:	6830      	ldr	r0, [r6, #0]
 800aafa:	6871      	ldr	r1, [r6, #4]
 800aafc:	683a      	ldr	r2, [r7, #0]
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	1c67      	adds	r7, r4, #1
 800ab02:	d10c      	bne.n	800ab1e <__ieee754_sqrt+0x18a>
 800ab04:	9c04      	ldr	r4, [sp, #16]
 800ab06:	3501      	adds	r5, #1
 800ab08:	4a13      	ldr	r2, [pc, #76]	@ (800ab58 <__ieee754_sqrt+0x1c4>)
 800ab0a:	106b      	asrs	r3, r5, #1
 800ab0c:	189b      	adds	r3, r3, r2
 800ab0e:	9a05      	ldr	r2, [sp, #20]
 800ab10:	07ed      	lsls	r5, r5, #31
 800ab12:	0864      	lsrs	r4, r4, #1
 800ab14:	0512      	lsls	r2, r2, #20
 800ab16:	4325      	orrs	r5, r4
 800ab18:	0028      	movs	r0, r5
 800ab1a:	18d1      	adds	r1, r2, r3
 800ab1c:	e751      	b.n	800a9c2 <__ieee754_sqrt+0x2e>
 800ab1e:	f7f6 f813 	bl	8000b48 <__aeabi_dadd>
 800ab22:	6877      	ldr	r7, [r6, #4]
 800ab24:	6836      	ldr	r6, [r6, #0]
 800ab26:	0002      	movs	r2, r0
 800ab28:	000b      	movs	r3, r1
 800ab2a:	0030      	movs	r0, r6
 800ab2c:	0039      	movs	r1, r7
 800ab2e:	f7f5 fc93 	bl	8000458 <__aeabi_dcmplt>
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d004      	beq.n	800ab40 <__ieee754_sqrt+0x1ac>
 800ab36:	3402      	adds	r4, #2
 800ab38:	4263      	negs	r3, r4
 800ab3a:	4163      	adcs	r3, r4
 800ab3c:	18ed      	adds	r5, r5, r3
 800ab3e:	e7e3      	b.n	800ab08 <__ieee754_sqrt+0x174>
 800ab40:	2301      	movs	r3, #1
 800ab42:	3401      	adds	r4, #1
 800ab44:	439c      	bics	r4, r3
 800ab46:	e7df      	b.n	800ab08 <__ieee754_sqrt+0x174>
 800ab48:	7ff00000 	.word	0x7ff00000
 800ab4c:	fffffc01 	.word	0xfffffc01
 800ab50:	0800b7f8 	.word	0x0800b7f8
 800ab54:	0800b7f0 	.word	0x0800b7f0
 800ab58:	3fe00000 	.word	0x3fe00000

0800ab5c <_init>:
 800ab5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5e:	46c0      	nop			@ (mov r8, r8)
 800ab60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab62:	bc08      	pop	{r3}
 800ab64:	469e      	mov	lr, r3
 800ab66:	4770      	bx	lr

0800ab68 <_fini>:
 800ab68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab6a:	46c0      	nop			@ (mov r8, r8)
 800ab6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab6e:	bc08      	pop	{r3}
 800ab70:	469e      	mov	lr, r3
 800ab72:	4770      	bx	lr
