// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CGX150DF31I7 Package FBGA896
// 

//
// This file contains Fast Corner delays for the design using part EP4CGX150DF31I7,
// with speed grade M, core voltage 1.2VmV, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Kmeans_MapRamMemory")
  (DATE "04/05/2017 22:16:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (291:291:291) (322:322:322))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (303:303:303) (338:338:338))
        (IOPATH i o (1509:1509:1509) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (604:604:604) (674:674:674))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (439:439:439) (486:486:486))
        (IOPATH i o (1529:1529:1529) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (613:613:613) (690:690:690))
        (IOPATH i o (1509:1509:1509) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (551:551:551) (610:610:610))
        (IOPATH i o (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (442:442:442) (491:491:491))
        (IOPATH i o (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (576:576:576) (645:645:645))
        (IOPATH i o (1519:1519:1519) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (401:401:401) (441:441:441))
        (IOPATH i o (2335:2335:2335) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE \\q\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (450:450:450) (507:507:507))
        (IOPATH i o (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\wren\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode302w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1686:1686:1686) (1860:1860:1860))
        (PORT datac (1688:1688:1688) (1866:1866:1866))
        (PORT datad (1836:1836:1836) (2023:2023:2023))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\clock\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE \\clock\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (195:195:195) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode302w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1686:1686:1686) (1864:1864:1864))
        (PORT datad (1838:1838:1838) (2026:2026:2026))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\aclr\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE \\aclr\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (195:195:195) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\address\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2208:2208:2208))
        (PORT clk (1407:1407:1407) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2795:2795:2795))
        (PORT d[1] (3091:3091:3091) (3458:3458:3458))
        (PORT d[2] (3200:3200:3200) (3605:3605:3605))
        (PORT d[3] (2465:2465:2465) (2778:2778:2778))
        (PORT d[4] (2442:2442:2442) (2763:2763:2763))
        (PORT d[5] (2493:2493:2493) (2800:2800:2800))
        (PORT d[6] (2371:2371:2371) (2681:2681:2681))
        (PORT d[7] (2557:2557:2557) (2891:2891:2891))
        (PORT d[8] (2404:2404:2404) (2711:2711:2711))
        (PORT d[9] (2266:2266:2266) (2557:2557:2557))
        (PORT d[10] (2419:2419:2419) (2743:2743:2743))
        (PORT d[11] (2231:2231:2231) (2509:2509:2509))
        (PORT d[12] (2032:2032:2032) (2282:2282:2282))
        (PORT clk (1405:1405:1405) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (558:558:558) (581:581:581))
        (PORT clk (1405:1405:1405) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1391:1391:1391))
        (PORT d[0] (849:849:849) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode273w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1687:1687:1687) (1861:1861:1861))
        (PORT datac (1689:1689:1689) (1867:1867:1867))
        (PORT datad (1835:1835:1835) (2022:2022:2022))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode273w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1691:1691:1691) (1869:1869:1869))
        (PORT datad (1833:1833:1833) (2020:2020:2020))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2185:2185:2185))
        (PORT clk (1408:1408:1408) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (3007:3007:3007))
        (PORT d[1] (2072:2072:2072) (2330:2330:2330))
        (PORT d[2] (3190:3190:3190) (3589:3589:3589))
        (PORT d[3] (2295:2295:2295) (2578:2578:2578))
        (PORT d[4] (2432:2432:2432) (2751:2751:2751))
        (PORT d[5] (2510:2510:2510) (2821:2821:2821))
        (PORT d[6] (2538:2538:2538) (2865:2865:2865))
        (PORT d[7] (2558:2558:2558) (2892:2892:2892))
        (PORT d[8] (2415:2415:2415) (2723:2723:2723))
        (PORT d[9] (2257:2257:2257) (2545:2545:2545))
        (PORT d[10] (2404:2404:2404) (2720:2720:2720))
        (PORT d[11] (2226:2226:2226) (2500:2500:2500))
        (PORT d[12] (2150:2150:2150) (2403:2403:2403))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1692:1692:1692))
        (PORT clk (1406:1406:1406) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1391:1391:1391))
        (PORT d[0] (1086:1086:1086) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (944:944:944) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1193:1193:1193))
        (PORT asdata (1864:1864:1864) (2038:2038:2038))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode294w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1687:1687:1687) (1861:1861:1861))
        (PORT datac (1690:1690:1690) (1868:1868:1868))
        (PORT datad (1833:1833:1833) (2021:2021:2021))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode294w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1692:1692:1692) (1870:1870:1870))
        (PORT datad (1832:1832:1832) (2019:2019:2019))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1969:1969:1969))
        (PORT clk (1386:1386:1386) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1873:1873:1873))
        (PORT d[1] (1700:1700:1700) (1872:1872:1872))
        (PORT d[2] (2515:2515:2515) (2823:2823:2823))
        (PORT d[3] (2548:2548:2548) (2865:2865:2865))
        (PORT d[4] (1690:1690:1690) (1861:1861:1861))
        (PORT d[5] (2694:2694:2694) (3027:3027:3027))
        (PORT d[6] (1849:1849:1849) (2039:2039:2039))
        (PORT d[7] (2630:2630:2630) (2966:2966:2966))
        (PORT d[8] (2604:2604:2604) (2933:2933:2933))
        (PORT d[9] (2765:2765:2765) (3083:3083:3083))
        (PORT d[10] (2699:2699:2699) (3029:3029:3029))
        (PORT d[11] (2625:2625:2625) (2923:2923:2923))
        (PORT d[12] (2858:2858:2858) (3223:3223:3223))
        (PORT clk (1384:1384:1384) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1067:1067:1067))
        (PORT clk (1384:1384:1384) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1369:1369:1369))
        (PORT d[0] (1283:1283:1283) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1837:1837:1837) (2024:2024:2024))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1193:1193:1193))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (592:592:592))
        (PORT datab (150:150:150) (197:197:197))
        (PORT datac (841:841:841) (955:955:955))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode286w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1687:1687:1687) (1862:1862:1862))
        (PORT datac (1691:1691:1691) (1869:1869:1869))
        (PORT datad (1833:1833:1833) (2020:2020:2020))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|decode3\|w_anode286w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1689:1689:1689) (1866:1866:1866))
        (PORT datad (1835:1835:1835) (2023:2023:2023))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1928:1928:1928))
        (PORT clk (1384:1384:1384) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1875:1875:1875))
        (PORT d[1] (1975:1975:1975) (2206:2206:2206))
        (PORT d[2] (2520:2520:2520) (2842:2842:2842))
        (PORT d[3] (2424:2424:2424) (2738:2738:2738))
        (PORT d[4] (2029:2029:2029) (2286:2286:2286))
        (PORT d[5] (2663:2663:2663) (2972:2972:2972))
        (PORT d[6] (2269:2269:2269) (2531:2531:2531))
        (PORT d[7] (2477:2477:2477) (2798:2798:2798))
        (PORT d[8] (2445:2445:2445) (2761:2761:2761))
        (PORT d[9] (2761:2761:2761) (3082:3082:3082))
        (PORT d[10] (2570:2570:2570) (2897:2897:2897))
        (PORT d[11] (2483:2483:2483) (2772:2772:2772))
        (PORT d[12] (2864:2864:2864) (3232:3232:3232))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1960:1960:1960))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1368:1368:1368))
        (PORT d[0] (1221:1221:1221) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datab (102:102:102) (127:127:127))
        (PORT datac (618:618:618) (706:706:706))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (651:651:651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2202:2202:2202))
        (PORT clk (1409:1409:1409) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2997:2997:2997))
        (PORT d[1] (2207:2207:2207) (2472:2472:2472))
        (PORT d[2] (3356:3356:3356) (3773:3773:3773))
        (PORT d[3] (2427:2427:2427) (2716:2716:2716))
        (PORT d[4] (2589:2589:2589) (2919:2919:2919))
        (PORT d[5] (2487:2487:2487) (2780:2780:2780))
        (PORT d[6] (2532:2532:2532) (2855:2855:2855))
        (PORT d[7] (2697:2697:2697) (3038:3038:3038))
        (PORT d[8] (2433:2433:2433) (2745:2745:2745))
        (PORT d[9] (2442:2442:2442) (2760:2760:2760))
        (PORT d[10] (2514:2514:2514) (2830:2830:2830))
        (PORT d[11] (2350:2350:2350) (2627:2627:2627))
        (PORT d[12] (2184:2184:2184) (2445:2445:2445))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (787:787:787))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (PORT d[0] (991:991:991) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1985:1985:1985))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2823:2823:2823))
        (PORT d[1] (2162:2162:2162) (2432:2432:2432))
        (PORT d[2] (2437:2437:2437) (2749:2749:2749))
        (PORT d[3] (2079:2079:2079) (2341:2341:2341))
        (PORT d[4] (2266:2266:2266) (2560:2560:2560))
        (PORT d[5] (2016:2016:2016) (2275:2275:2275))
        (PORT d[6] (2403:2403:2403) (2722:2722:2722))
        (PORT d[7] (2362:2362:2362) (2650:2650:2650))
        (PORT d[8] (1975:1975:1975) (2218:2218:2218))
        (PORT d[9] (2106:2106:2106) (2368:2368:2368))
        (PORT d[10] (2101:2101:2101) (2373:2373:2373))
        (PORT d[11] (2382:2382:2382) (2687:2687:2687))
        (PORT d[12] (2026:2026:2026) (2282:2282:2282))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1560:1560:1560))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (PORT d[0] (1571:1571:1571) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2269:2269:2269))
        (PORT clk (1402:1402:1402) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3162:3162:3162))
        (PORT d[1] (2941:2941:2941) (3296:3296:3296))
        (PORT d[2] (3030:3030:3030) (3410:3410:3410))
        (PORT d[3] (2160:2160:2160) (2422:2422:2422))
        (PORT d[4] (2421:2421:2421) (2739:2739:2739))
        (PORT d[5] (2335:2335:2335) (2617:2617:2617))
        (PORT d[6] (2374:2374:2374) (2689:2689:2689))
        (PORT d[7] (1801:1801:1801) (2001:2001:2001))
        (PORT d[8] (2395:2395:2395) (2695:2695:2695))
        (PORT d[9] (2074:2074:2074) (2329:2329:2329))
        (PORT d[10] (2226:2226:2226) (2515:2515:2515))
        (PORT d[11] (2056:2056:2056) (2310:2310:2310))
        (PORT d[12] (2024:2024:2024) (2274:2274:2274))
        (PORT clk (1400:1400:1400) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (717:717:717) (766:766:766))
        (PORT clk (1400:1400:1400) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1386:1386:1386))
        (PORT d[0] (2130:2130:2130) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2479:2479:2479))
        (PORT clk (1383:1383:1383) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2588:2588:2588))
        (PORT d[1] (1955:1955:1955) (2181:2181:2181))
        (PORT d[2] (2523:2523:2523) (2849:2849:2849))
        (PORT d[3] (2408:2408:2408) (2717:2717:2717))
        (PORT d[4] (2018:2018:2018) (2272:2272:2272))
        (PORT d[5] (2531:2531:2531) (2838:2838:2838))
        (PORT d[6] (1990:1990:1990) (2214:2214:2214))
        (PORT d[7] (2465:2465:2465) (2780:2780:2780))
        (PORT d[8] (2523:2523:2523) (2844:2844:2844))
        (PORT d[9] (2608:2608:2608) (2906:2906:2906))
        (PORT d[10] (2569:2569:2569) (2896:2896:2896))
        (PORT d[11] (2476:2476:2476) (2763:2763:2763))
        (PORT d[12] (2688:2688:2688) (3030:3030:3030))
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1618:1618:1618))
        (PORT clk (1381:1381:1381) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1365:1365:1365))
        (PORT d[0] (1273:1273:1273) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (599:599:599))
        (PORT datab (144:144:144) (190:190:190))
        (PORT datac (757:757:757) (864:864:864))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datab (508:508:508) (572:572:572))
        (PORT datac (878:878:878) (987:987:987))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2380:2380:2380))
        (PORT clk (1397:1397:1397) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2618:2618:2618))
        (PORT d[1] (2935:2935:2935) (3288:3288:3288))
        (PORT d[2] (3036:3036:3036) (3422:3422:3422))
        (PORT d[3] (1865:1865:1865) (2094:2094:2094))
        (PORT d[4] (2265:2265:2265) (2565:2565:2565))
        (PORT d[5] (2313:2313:2313) (2595:2595:2595))
        (PORT d[6] (2197:2197:2197) (2482:2482:2482))
        (PORT d[7] (2387:2387:2387) (2701:2701:2701))
        (PORT d[8] (2085:2085:2085) (2345:2345:2345))
        (PORT d[9] (2065:2065:2065) (2320:2320:2320))
        (PORT d[10] (2207:2207:2207) (2493:2493:2493))
        (PORT d[11] (2047:2047:2047) (2305:2305:2305))
        (PORT d[12] (2944:2944:2944) (3310:3310:3310))
        (PORT clk (1395:1395:1395) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (913:913:913))
        (PORT clk (1395:1395:1395) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1382:1382:1382))
        (PORT d[0] (1944:1944:1944) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2027:2027:2027))
        (PORT clk (1388:1388:1388) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2784:2784:2784))
        (PORT d[1] (2436:2436:2436) (2747:2747:2747))
        (PORT d[2] (2418:2418:2418) (2727:2727:2727))
        (PORT d[3] (2037:2037:2037) (2295:2295:2295))
        (PORT d[4] (2239:2239:2239) (2523:2523:2523))
        (PORT d[5] (2079:2079:2079) (2337:2337:2337))
        (PORT d[6] (2225:2225:2225) (2516:2516:2516))
        (PORT d[7] (2190:2190:2190) (2460:2460:2460))
        (PORT d[8] (1989:1989:1989) (2232:2232:2232))
        (PORT d[9] (2086:2086:2086) (2348:2348:2348))
        (PORT d[10] (2068:2068:2068) (2339:2339:2339))
        (PORT d[11] (2007:2007:2007) (2259:2259:2259))
        (PORT d[12] (2007:2007:2007) (2258:2258:2258))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1352:1352:1352))
        (PORT clk (1386:1386:1386) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1372:1372:1372))
        (PORT d[0] (1380:1380:1380) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2283:2283:2283))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2625:2625:2625))
        (PORT d[1] (2923:2923:2923) (3276:3276:3276))
        (PORT d[2] (3035:3035:3035) (3422:3422:3422))
        (PORT d[3] (2351:2351:2351) (2636:2636:2636))
        (PORT d[4] (2267:2267:2267) (2571:2571:2571))
        (PORT d[5] (2140:2140:2140) (2394:2394:2394))
        (PORT d[6] (2897:2897:2897) (3262:3262:3262))
        (PORT d[7] (2380:2380:2380) (2693:2693:2693))
        (PORT d[8] (2088:2088:2088) (2354:2354:2354))
        (PORT d[9] (2052:2052:2052) (2305:2305:2305))
        (PORT d[10] (2052:2052:2052) (2320:2320:2320))
        (PORT d[11] (1984:1984:1984) (2231:2231:2231))
        (PORT d[12] (2782:2782:2782) (3131:3131:3131))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1639:1639:1639))
        (PORT clk (1392:1392:1392) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1378:1378:1378))
        (PORT d[0] (2103:2103:2103) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2025:2025:2025))
        (PORT clk (1391:1391:1391) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2812:2812:2812))
        (PORT d[1] (2320:2320:2320) (2618:2618:2618))
        (PORT d[2] (2436:2436:2436) (2748:2748:2748))
        (PORT d[3] (2067:2067:2067) (2329:2329:2329))
        (PORT d[4] (2257:2257:2257) (2545:2545:2545))
        (PORT d[5] (2078:2078:2078) (2338:2338:2338))
        (PORT d[6] (2226:2226:2226) (2517:2517:2517))
        (PORT d[7] (2191:2191:2191) (2461:2461:2461))
        (PORT d[8] (1865:1865:1865) (2097:2097:2097))
        (PORT d[9] (2088:2088:2088) (2346:2346:2346))
        (PORT d[10] (2077:2077:2077) (2341:2341:2341))
        (PORT d[11] (2380:2380:2380) (2682:2682:2682))
        (PORT d[12] (2013:2013:2013) (2265:2265:2265))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1357:1357:1357))
        (PORT clk (1389:1389:1389) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1376:1376:1376))
        (PORT d[0] (1840:1840:1840) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (703:703:703))
        (PORT datab (487:487:487) (555:555:555))
        (PORT datac (393:393:393) (467:467:467))
        (PORT datad (708:708:708) (793:793:793))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (414:414:414))
        (PORT datab (876:876:876) (989:989:989))
        (PORT datac (588:588:588) (688:688:688))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2241:2241:2241))
        (PORT clk (1363:1363:1363) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2655:2655:2655))
        (PORT d[1] (2580:2580:2580) (2895:2895:2895))
        (PORT d[2] (2566:2566:2566) (2890:2890:2890))
        (PORT d[3] (2211:2211:2211) (2483:2483:2483))
        (PORT d[4] (2438:2438:2438) (2755:2755:2755))
        (PORT d[5] (2298:2298:2298) (2564:2564:2564))
        (PORT d[6] (2557:2557:2557) (2881:2881:2881))
        (PORT d[7] (2323:2323:2323) (2599:2599:2599))
        (PORT d[8] (2257:2257:2257) (2550:2550:2550))
        (PORT d[9] (2224:2224:2224) (2490:2490:2490))
        (PORT d[10] (2392:2392:2392) (2705:2705:2705))
        (PORT d[11] (2690:2690:2690) (3022:3022:3022))
        (PORT d[12] (2616:2616:2616) (2945:2945:2945))
        (PORT clk (1361:1361:1361) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1132:1132:1132))
        (PORT clk (1361:1361:1361) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1347:1347:1347))
        (PORT d[0] (1309:1309:1309) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2687:2687:2687))
        (PORT clk (1375:1375:1375) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2395:2395:2395))
        (PORT d[1] (2341:2341:2341) (2628:2628:2628))
        (PORT d[2] (2338:2338:2338) (2630:2630:2630))
        (PORT d[3] (2255:2255:2255) (2551:2551:2551))
        (PORT d[4] (1875:1875:1875) (2105:2105:2105))
        (PORT d[5] (2525:2525:2525) (2834:2834:2834))
        (PORT d[6] (1847:1847:1847) (2061:2061:2061))
        (PORT d[7] (2288:2288:2288) (2575:2575:2575))
        (PORT d[8] (2278:2278:2278) (2577:2577:2577))
        (PORT d[9] (2447:2447:2447) (2731:2731:2731))
        (PORT d[10] (2410:2410:2410) (2716:2716:2716))
        (PORT d[11] (2308:2308:2308) (2576:2576:2576))
        (PORT d[12] (2706:2706:2706) (3055:3055:3055))
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1897:1897:1897))
        (PORT clk (1373:1373:1373) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1359:1359:1359))
        (PORT d[0] (1271:1271:1271) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2190:2190:2190))
        (PORT clk (1357:1357:1357) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2561:2561:2561))
        (PORT d[1] (2008:2008:2008) (2243:2243:2243))
        (PORT d[2] (1896:1896:1896) (2129:2129:2129))
        (PORT d[3] (2232:2232:2232) (2513:2513:2513))
        (PORT d[4] (1878:1878:1878) (2111:2111:2111))
        (PORT d[5] (2186:2186:2186) (2447:2447:2447))
        (PORT d[6] (2019:2019:2019) (2260:2260:2260))
        (PORT d[7] (2118:2118:2118) (2389:2389:2389))
        (PORT d[8] (2224:2224:2224) (2494:2494:2494))
        (PORT d[9] (1977:1977:1977) (2198:2198:2198))
        (PORT d[10] (2236:2236:2236) (2521:2521:2521))
        (PORT d[11] (2126:2126:2126) (2373:2373:2373))
        (PORT d[12] (2228:2228:2228) (2509:2509:2509))
        (PORT clk (1355:1355:1355) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1469:1469:1469))
        (PORT clk (1355:1355:1355) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1341:1341:1341))
        (PORT d[0] (1582:1582:1582) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2538:2538:2538))
        (PORT clk (1370:1370:1370) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2388:2388:2388))
        (PORT d[1] (1975:1975:1975) (2203:2203:2203))
        (PORT d[2] (2199:2199:2199) (2472:2472:2472))
        (PORT d[3] (2226:2226:2226) (2515:2515:2515))
        (PORT d[4] (2149:2149:2149) (2411:2411:2411))
        (PORT d[5] (2347:2347:2347) (2627:2627:2627))
        (PORT d[6] (1993:1993:1993) (2222:2222:2222))
        (PORT d[7] (2278:2278:2278) (2566:2566:2566))
        (PORT d[8] (2247:2247:2247) (2536:2536:2536))
        (PORT d[9] (1957:1957:1957) (2174:2174:2174))
        (PORT d[10] (2415:2415:2415) (2726:2726:2726))
        (PORT d[11] (2299:2299:2299) (2571:2571:2571))
        (PORT d[12] (2538:2538:2538) (2861:2861:2861))
        (PORT clk (1368:1368:1368) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1317:1317:1317))
        (PORT clk (1368:1368:1368) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1353:1353:1353))
        (PORT d[0] (1465:1465:1465) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (945:945:945))
        (PORT datab (476:476:476) (561:561:561))
        (PORT datac (503:503:503) (595:595:595))
        (PORT datad (649:649:649) (735:735:735))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (852:852:852))
        (PORT datab (508:508:508) (574:574:574))
        (PORT datac (498:498:498) (590:590:590))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2645:2645:2645))
        (PORT clk (1379:1379:1379) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2994:2994:2994))
        (PORT d[1] (2752:2752:2752) (3087:3087:3087))
        (PORT d[2] (2841:2841:2841) (3201:3201:3201))
        (PORT d[3] (2183:2183:2183) (2452:2452:2452))
        (PORT d[4] (2087:2087:2087) (2349:2349:2349))
        (PORT d[5] (1995:1995:1995) (2233:2233:2233))
        (PORT d[6] (2733:2733:2733) (3084:3084:3084))
        (PORT d[7] (2205:2205:2205) (2497:2497:2497))
        (PORT d[8] (2079:2079:2079) (2342:2342:2342))
        (PORT d[9] (2067:2067:2067) (2321:2321:2321))
        (PORT d[10] (2570:2570:2570) (2912:2912:2912))
        (PORT d[11] (2061:2061:2061) (2318:2318:2318))
        (PORT d[12] (2608:2608:2608) (2936:2936:2936))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1264:1264:1264))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1364:1364:1364))
        (PORT d[0] (1648:1648:1648) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2478:2478:2478))
        (PORT clk (1359:1359:1359) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2625:2625:2625))
        (PORT d[1] (2429:2429:2429) (2727:2727:2727))
        (PORT d[2] (2574:2574:2574) (2903:2903:2903))
        (PORT d[3] (2220:2220:2220) (2495:2495:2495))
        (PORT d[4] (2441:2441:2441) (2762:2762:2762))
        (PORT d[5] (2269:2269:2269) (2526:2526:2526))
        (PORT d[6] (2544:2544:2544) (2863:2863:2863))
        (PORT d[7] (2008:2008:2008) (2244:2244:2244))
        (PORT d[8] (2260:2260:2260) (2540:2540:2540))
        (PORT d[9] (2227:2227:2227) (2497:2497:2497))
        (PORT d[10] (2401:2401:2401) (2717:2717:2717))
        (PORT d[11] (2672:2672:2672) (2998:2998:2998))
        (PORT d[12] (2447:2447:2447) (2758:2758:2758))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1276:1276:1276))
        (PORT clk (1357:1357:1357) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1340:1340:1340))
        (PORT d[0] (1435:1435:1435) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2838:2838:2838))
        (PORT clk (1371:1371:1371) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2831:2831:2831))
        (PORT d[1] (2592:2592:2592) (2907:2907:2907))
        (PORT d[2] (2702:2702:2702) (3047:3047:3047))
        (PORT d[3] (2038:2038:2038) (2289:2289:2289))
        (PORT d[4] (2438:2438:2438) (2756:2756:2756))
        (PORT d[5] (2287:2287:2287) (2548:2548:2548))
        (PORT d[6] (2713:2713:2713) (3058:3058:3058))
        (PORT d[7] (2053:2053:2053) (2321:2321:2321))
        (PORT d[8] (2087:2087:2087) (2351:2351:2351))
        (PORT d[9] (2257:2257:2257) (2533:2533:2533))
        (PORT d[10] (2584:2584:2584) (2934:2934:2934))
        (PORT d[11] (2679:2679:2679) (3006:3006:3006))
        (PORT d[12] (2610:2610:2610) (2936:2936:2936))
        (PORT clk (1369:1369:1369) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1671:1671:1671))
        (PORT clk (1369:1369:1369) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1353:1353:1353))
        (PORT d[0] (1630:1630:1630) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2045:2045:2045))
        (PORT clk (1382:1382:1382) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2459:2459:2459))
        (PORT d[1] (2336:2336:2336) (2635:2635:2635))
        (PORT d[2] (2242:2242:2242) (2523:2523:2523))
        (PORT d[3] (2077:2077:2077) (2335:2335:2335))
        (PORT d[4] (2096:2096:2096) (2364:2364:2364))
        (PORT d[5] (2095:2095:2095) (2357:2357:2357))
        (PORT d[6] (2205:2205:2205) (2491:2491:2491))
        (PORT d[7] (2170:2170:2170) (2435:2435:2435))
        (PORT d[8] (2001:2001:2001) (2250:2250:2250))
        (PORT d[9] (2061:2061:2061) (2309:2309:2309))
        (PORT d[10] (2062:2062:2062) (2317:2317:2317))
        (PORT d[11] (2229:2229:2229) (2508:2508:2508))
        (PORT d[12] (1874:1874:1874) (2108:2108:2108))
        (PORT clk (1380:1380:1380) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1197:1197:1197))
        (PORT clk (1380:1380:1380) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1366:1366:1366))
        (PORT d[0] (1662:1662:1662) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (707:707:707))
        (PORT datab (654:654:654) (732:732:732))
        (PORT datac (390:390:390) (464:464:464))
        (PORT datad (866:866:866) (957:957:957))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (767:767:767))
        (PORT datab (801:801:801) (910:910:910))
        (PORT datac (587:587:587) (687:687:687))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2709:2709:2709))
        (PORT clk (1383:1383:1383) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2836:2836:2836))
        (PORT d[1] (2764:2764:2764) (3099:3099:3099))
        (PORT d[2] (2872:2872:2872) (3240:3240:3240))
        (PORT d[3] (2383:2383:2383) (2671:2671:2671))
        (PORT d[4] (2086:2086:2086) (2351:2351:2351))
        (PORT d[5] (2129:2129:2129) (2387:2387:2387))
        (PORT d[6] (2064:2064:2064) (2330:2330:2330))
        (PORT d[7] (2212:2212:2212) (2506:2506:2506))
        (PORT d[8] (2223:2223:2223) (2502:2502:2502))
        (PORT d[9] (2073:2073:2073) (2331:2331:2331))
        (PORT d[10] (2046:2046:2046) (2303:2303:2303))
        (PORT d[11] (2072:2072:2072) (2334:2334:2334))
        (PORT d[12] (2773:2773:2773) (3125:3125:3125))
        (PORT clk (1381:1381:1381) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1112:1112:1112))
        (PORT clk (1381:1381:1381) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1368:1368:1368))
        (PORT d[0] (1654:1654:1654) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2859:2859:2859))
        (PORT clk (1389:1389:1389) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2462:2462:2462))
        (PORT d[1] (2771:2771:2771) (3107:3107:3107))
        (PORT d[2] (2873:2873:2873) (3241:3241:3241))
        (PORT d[3] (2336:2336:2336) (2620:2620:2620))
        (PORT d[4] (2077:2077:2077) (2352:2352:2352))
        (PORT d[5] (2153:2153:2153) (2415:2415:2415))
        (PORT d[6] (2878:2878:2878) (3239:3239:3239))
        (PORT d[7] (2375:2375:2375) (2692:2692:2692))
        (PORT d[8] (2032:2032:2032) (2288:2288:2288))
        (PORT d[9] (2049:2049:2049) (2300:2300:2300))
        (PORT d[10] (2053:2053:2053) (2315:2315:2315))
        (PORT d[11] (2063:2063:2063) (2325:2325:2325))
        (PORT d[12] (2021:2021:2021) (2266:2266:2266))
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1323:1323:1323))
        (PORT clk (1387:1387:1387) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1373:1373:1373))
        (PORT d[0] (1164:1164:1164) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (582:582:582))
        (PORT datab (404:404:404) (483:483:483))
        (PORT datac (586:586:586) (686:686:686))
        (PORT datad (503:503:503) (583:583:583))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2446:2446:2446))
        (PORT clk (1337:1337:1337) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2627:2627:2627))
        (PORT d[1] (2265:2265:2265) (2544:2544:2544))
        (PORT d[2] (2288:2288:2288) (2580:2580:2580))
        (PORT d[3] (2075:2075:2075) (2334:2334:2334))
        (PORT d[4] (2393:2393:2393) (2692:2692:2692))
        (PORT d[5] (2058:2058:2058) (2311:2311:2311))
        (PORT d[6] (2377:2377:2377) (2672:2672:2672))
        (PORT d[7] (2008:2008:2008) (2245:2245:2245))
        (PORT d[8] (2236:2236:2236) (2509:2509:2509))
        (PORT d[9] (2247:2247:2247) (2521:2521:2521))
        (PORT d[10] (2241:2241:2241) (2531:2531:2531))
        (PORT d[11] (2239:2239:2239) (2516:2516:2516))
        (PORT d[12] (2435:2435:2435) (2748:2748:2748))
        (PORT clk (1335:1335:1335) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1324:1324:1324))
        (PORT clk (1335:1335:1335) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1321:1321:1321))
        (PORT d[0] (1472:1472:1472) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2366:2366:2366))
        (PORT clk (1348:1348:1348) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2214:2214:2214))
        (PORT d[1] (2047:2047:2047) (2300:2300:2300))
        (PORT d[2] (1974:1974:1974) (2203:2203:2203))
        (PORT d[3] (2250:2250:2250) (2538:2538:2538))
        (PORT d[4] (2039:2039:2039) (2289:2289:2289))
        (PORT d[5] (2167:2167:2167) (2425:2425:2425))
        (PORT d[6] (2023:2023:2023) (2259:2259:2259))
        (PORT d[7] (2084:2084:2084) (2346:2346:2346))
        (PORT d[8] (2245:2245:2245) (2528:2528:2528))
        (PORT d[9] (1984:1984:1984) (2209:2209:2209))
        (PORT d[10] (2178:2178:2178) (2454:2454:2454))
        (PORT d[11] (1968:1968:1968) (2192:2192:2192))
        (PORT d[12] (2221:2221:2221) (2496:2496:2496))
        (PORT clk (1346:1346:1346) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1517:1517:1517))
        (PORT clk (1346:1346:1346) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1330:1330:1330))
        (PORT d[0] (1568:1568:1568) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (310:310:310))
        (PORT datab (916:916:916) (1032:1032:1032))
        (PORT datac (498:498:498) (590:590:590))
        (PORT datad (797:797:797) (916:916:916))
        (IOPATH dataa combout (161:161:161) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2247:2247:2247))
        (PORT clk (1361:1361:1361) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2222:2222:2222))
        (PORT d[1] (2182:2182:2182) (2456:2456:2456))
        (PORT d[2] (2015:2015:2015) (2263:2263:2263))
        (PORT d[3] (2242:2242:2242) (2532:2532:2532))
        (PORT d[4] (1994:1994:1994) (2240:2240:2240))
        (PORT d[5] (2358:2358:2358) (2651:2651:2651))
        (PORT d[6] (2301:2301:2301) (2576:2576:2576))
        (PORT d[7] (2113:2113:2113) (2380:2380:2380))
        (PORT d[8] (2227:2227:2227) (2501:2501:2501))
        (PORT d[9] (2291:2291:2291) (2551:2551:2551))
        (PORT d[10] (2231:2231:2231) (2513:2513:2513))
        (PORT d[11] (2133:2133:2133) (2381:2381:2381))
        (PORT d[12] (2518:2518:2518) (2836:2836:2836))
        (PORT clk (1359:1359:1359) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1711:1711:1711))
        (PORT clk (1359:1359:1359) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1345:1345:1345))
        (PORT d[0] (1560:1560:1560) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2140:2140:2140))
        (PORT clk (1366:1366:1366) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2600:2600:2600))
        (PORT d[1] (2183:2183:2183) (2457:2457:2457))
        (PORT d[2] (2026:2026:2026) (2275:2275:2275))
        (PORT d[3] (2085:2085:2085) (2351:2351:2351))
        (PORT d[4] (1870:1870:1870) (2105:2105:2105))
        (PORT d[5] (2347:2347:2347) (2626:2626:2626))
        (PORT d[6] (2320:2320:2320) (2599:2599:2599))
        (PORT d[7] (2125:2125:2125) (2398:2398:2398))
        (PORT d[8] (2100:2100:2100) (2375:2375:2375))
        (PORT d[9] (1914:1914:1914) (2149:2149:2149))
        (PORT d[10] (2404:2404:2404) (2713:2713:2713))
        (PORT d[11] (2134:2134:2134) (2382:2382:2382))
        (PORT d[12] (2530:2530:2530) (2852:2852:2852))
        (PORT clk (1364:1364:1364) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1296:1296:1296))
        (PORT clk (1364:1364:1364) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1350:1350:1350))
        (PORT d[0] (1458:1458:1458) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (780:780:780))
        (PORT datab (481:481:481) (566:566:566))
        (PORT datac (499:499:499) (591:591:591))
        (PORT datad (645:645:645) (726:726:726))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2370:2370:2370))
        (PORT clk (1344:1344:1344) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2477:2477:2477))
        (PORT d[1] (2266:2266:2266) (2545:2545:2545))
        (PORT d[2] (2525:2525:2525) (2841:2841:2841))
        (PORT d[3] (2198:2198:2198) (2470:2470:2470))
        (PORT d[4] (2256:2256:2256) (2554:2554:2554))
        (PORT d[5] (2126:2126:2126) (2365:2365:2365))
        (PORT d[6] (2837:2837:2837) (3201:3201:3201))
        (PORT d[7] (2015:2015:2015) (2255:2255:2255))
        (PORT d[8] (2214:2214:2214) (2493:2493:2493))
        (PORT d[9] (2225:2225:2225) (2493:2493:2493))
        (PORT d[10] (2381:2381:2381) (2698:2698:2698))
        (PORT d[11] (2507:2507:2507) (2816:2816:2816))
        (PORT d[12] (2449:2449:2449) (2764:2764:2764))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1296:1296:1296))
        (PORT clk (1342:1342:1342) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1328:1328:1328))
        (PORT d[0] (1472:1472:1472) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2294:2294:2294))
        (PORT clk (1372:1372:1372) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2381:2381:2381))
        (PORT d[1] (2340:2340:2340) (2627:2627:2627))
        (PORT d[2] (2313:2313:2313) (2600:2600:2600))
        (PORT d[3] (2238:2238:2238) (2529:2529:2529))
        (PORT d[4] (2155:2155:2155) (2424:2424:2424))
        (PORT d[5] (2368:2368:2368) (2661:2661:2661))
        (PORT d[6] (2335:2335:2335) (2618:2618:2618))
        (PORT d[7] (2291:2291:2291) (2584:2584:2584))
        (PORT d[8] (2260:2260:2260) (2551:2551:2551))
        (PORT d[9] (2446:2446:2446) (2730:2730:2730))
        (PORT d[10] (2409:2409:2409) (2715:2715:2715))
        (PORT d[11] (2301:2301:2301) (2568:2568:2568))
        (PORT d[12] (2538:2538:2538) (2861:2861:2861))
        (PORT clk (1370:1370:1370) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1616:1616:1616))
        (PORT clk (1370:1370:1370) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1355:1355:1355))
        (PORT d[0] (1746:1746:1746) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (129:129:129))
        (PORT datab (478:478:478) (563:563:563))
        (PORT datac (906:906:906) (1008:1008:1008))
        (PORT datad (625:625:625) (704:704:704))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2129:2129:2129))
        (PORT clk (1352:1352:1352) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2470:2470:2470))
        (PORT d[1] (2423:2423:2423) (2720:2720:2720))
        (PORT d[2] (2551:2551:2551) (2872:2872:2872))
        (PORT d[3] (2202:2202:2202) (2472:2472:2472))
        (PORT d[4] (2419:2419:2419) (2735:2735:2735))
        (PORT d[5] (1993:1993:1993) (2230:2230:2230))
        (PORT d[6] (2994:2994:2994) (3374:3374:3374))
        (PORT d[7] (2285:2285:2285) (2551:2551:2551))
        (PORT d[8] (2249:2249:2249) (2526:2526:2526))
        (PORT d[9] (2248:2248:2248) (2525:2525:2525))
        (PORT d[10] (2383:2383:2383) (2695:2695:2695))
        (PORT d[11] (2660:2660:2660) (2986:2986:2986))
        (PORT d[12] (2446:2446:2446) (2757:2757:2757))
        (PORT clk (1350:1350:1350) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1304:1304:1304))
        (PORT clk (1350:1350:1350) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1334:1334:1334))
        (PORT d[0] (1467:1467:1467) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2099:2099:2099))
        (PORT clk (1376:1376:1376) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2810:2810:2810))
        (PORT d[1] (2598:2598:2598) (2914:2914:2914))
        (PORT d[2] (2703:2703:2703) (3048:3048:3048))
        (PORT d[3] (2172:2172:2172) (2441:2441:2441))
        (PORT d[4] (2102:2102:2102) (2368:2368:2368))
        (PORT d[5] (2117:2117:2117) (2364:2364:2364))
        (PORT d[6] (2720:2720:2720) (3066:3066:3066))
        (PORT d[7] (2204:2204:2204) (2500:2500:2500))
        (PORT d[8] (2087:2087:2087) (2351:2351:2351))
        (PORT d[9] (2245:2245:2245) (2517:2517:2517))
        (PORT d[10] (2579:2579:2579) (2924:2924:2924))
        (PORT d[11] (2231:2231:2231) (2516:2516:2516))
        (PORT d[12] (2611:2611:2611) (2937:2937:2937))
        (PORT clk (1374:1374:1374) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1640:1640:1640))
        (PORT clk (1374:1374:1374) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1357:1357:1357))
        (PORT d[0] (1922:1922:1922) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2101:2101:2101))
        (PORT clk (1400:1400:1400) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2804:2804:2804))
        (PORT d[1] (2035:2035:2035) (2290:2290:2290))
        (PORT d[2] (3034:3034:3034) (3419:3419:3419))
        (PORT d[3] (1992:1992:1992) (2236:2236:2236))
        (PORT d[4] (2265:2265:2265) (2566:2566:2566))
        (PORT d[5] (2316:2316:2316) (2593:2593:2593))
        (PORT d[6] (2661:2661:2661) (3011:3011:3011))
        (PORT d[7] (2388:2388:2388) (2702:2702:2702))
        (PORT d[8] (2096:2096:2096) (2363:2363:2363))
        (PORT d[9] (2083:2083:2083) (2341:2341:2341))
        (PORT d[10] (2219:2219:2219) (2507:2507:2507))
        (PORT d[11] (2060:2060:2060) (2320:2320:2320))
        (PORT d[12] (1983:1983:1983) (2231:2231:2231))
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1520:1520:1520))
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1385:1385:1385))
        (PORT d[0] (1014:1014:1014) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2104:2104:2104))
        (PORT clk (1393:1393:1393) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2990:2990:2990))
        (PORT d[1] (2772:2772:2772) (3108:3108:3108))
        (PORT d[2] (2868:2868:2868) (3232:3232:3232))
        (PORT d[3] (2346:2346:2346) (2630:2630:2630))
        (PORT d[4] (2244:2244:2244) (2541:2541:2541))
        (PORT d[5] (2149:2149:2149) (2406:2406:2406))
        (PORT d[6] (2884:2884:2884) (3245:3245:3245))
        (PORT d[7] (2378:2378:2378) (2696:2696:2696))
        (PORT d[8] (2075:2075:2075) (2336:2336:2336))
        (PORT d[9] (2066:2066:2066) (2322:2322:2322))
        (PORT d[10] (2032:2032:2032) (2288:2288:2288))
        (PORT d[11] (2039:2039:2039) (2291:2291:2291))
        (PORT d[12] (2781:2781:2781) (3130:3130:3130))
        (PORT clk (1391:1391:1391) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1076:1076:1076))
        (PORT clk (1391:1391:1391) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1376:1376:1376))
        (PORT d[0] (1952:1952:1952) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (417:417:417))
        (PORT datab (515:515:515) (598:598:598))
        (PORT datac (387:387:387) (459:459:459))
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (937:937:937))
        (PORT datab (645:645:645) (724:724:724))
        (PORT datac (383:383:383) (455:455:455))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (641:641:641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2014:2014:2014))
        (PORT clk (1396:1396:1396) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2998:2998:2998))
        (PORT d[1] (2599:2599:2599) (2935:2935:2935))
        (PORT d[2] (2589:2589:2589) (2916:2916:2916))
        (PORT d[3] (2106:2106:2106) (2377:2377:2377))
        (PORT d[4] (2419:2419:2419) (2724:2724:2724))
        (PORT d[5] (2233:2233:2233) (2510:2510:2510))
        (PORT d[6] (2397:2397:2397) (2713:2713:2713))
        (PORT d[7] (2356:2356:2356) (2641:2641:2641))
        (PORT d[8] (1781:1781:1781) (1972:1972:1972))
        (PORT d[9] (2108:2108:2108) (2374:2374:2374))
        (PORT d[10] (2086:2086:2086) (2351:2351:2351))
        (PORT d[11] (2549:2549:2549) (2876:2876:2876))
        (PORT d[12] (1865:1865:1865) (2099:2099:2099))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1554:1554:1554))
        (PORT clk (1394:1394:1394) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1380:1380:1380))
        (PORT d[0] (1558:1558:1558) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (932:932:932) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2389:2389:2389))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2185:2185:2185))
        (PORT d[1] (2339:2339:2339) (2626:2626:2626))
        (PORT d[2] (2347:2347:2347) (2641:2641:2641))
        (PORT d[3] (2256:2256:2256) (2552:2552:2552))
        (PORT d[4] (2010:2010:2010) (2265:2265:2265))
        (PORT d[5] (2505:2505:2505) (2800:2800:2800))
        (PORT d[6] (2104:2104:2104) (2347:2347:2347))
        (PORT d[7] (2299:2299:2299) (2593:2593:2593))
        (PORT d[8] (2279:2279:2279) (2578:2578:2578))
        (PORT d[9] (2166:2166:2166) (2422:2422:2422))
        (PORT d[10] (2397:2397:2397) (2700:2700:2700))
        (PORT d[11] (2309:2309:2309) (2577:2577:2577))
        (PORT d[12] (2696:2696:2696) (3043:3043:3043))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1456:1456:1456))
        (PORT clk (1375:1375:1375) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1362:1362:1362))
        (PORT d[0] (1299:1299:1299) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2168:2168:2168))
        (PORT clk (1385:1385:1385) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1885:1885:1885))
        (PORT d[1] (1716:1716:1716) (1892:1892:1892))
        (PORT d[2] (2521:2521:2521) (2843:2843:2843))
        (PORT d[3] (2086:2086:2086) (2360:2360:2360))
        (PORT d[4] (1706:1706:1706) (1880:1880:1880))
        (PORT d[5] (2664:2664:2664) (2973:2973:2973))
        (PORT d[6] (1996:1996:1996) (2220:2220:2220))
        (PORT d[7] (2625:2625:2625) (2961:2961:2961))
        (PORT d[8] (2609:2609:2609) (2940:2940:2940))
        (PORT d[9] (2772:2772:2772) (3093:3093:3093))
        (PORT d[10] (2557:2557:2557) (2877:2877:2877))
        (PORT d[11] (2484:2484:2484) (2772:2772:2772))
        (PORT d[12] (2869:2869:2869) (3238:3238:3238))
        (PORT clk (1383:1383:1383) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1030:1030:1030))
        (PORT clk (1383:1383:1383) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1368:1368:1368))
        (PORT d[0] (1265:1265:1265) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (586:586:586))
        (PORT datab (528:528:528) (609:609:609))
        (PORT datac (474:474:474) (568:568:568))
        (PORT datad (639:639:639) (731:731:731))
        (IOPATH dataa combout (178:178:178) (183:183:183))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2425:2425:2425))
        (PORT clk (1379:1379:1379) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2574:2574:2574))
        (PORT d[1] (1834:1834:1834) (2043:2043:2043))
        (PORT d[2] (2347:2347:2347) (2642:2642:2642))
        (PORT d[3] (2396:2396:2396) (2704:2704:2704))
        (PORT d[4] (2022:2022:2022) (2279:2279:2279))
        (PORT d[5] (2538:2538:2538) (2858:2858:2858))
        (PORT d[6] (1982:1982:1982) (2207:2207:2207))
        (PORT d[7] (2458:2458:2458) (2772:2772:2772))
        (PORT d[8] (2448:2448:2448) (2766:2766:2766))
        (PORT d[9] (2607:2607:2607) (2905:2905:2905))
        (PORT d[10] (2575:2575:2575) (2905:2905:2905))
        (PORT d[11] (2474:2474:2474) (2766:2766:2766))
        (PORT d[12] (2699:2699:2699) (3036:3036:3036))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1802:1802:1802))
        (PORT clk (1377:1377:1377) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1364:1364:1364))
        (PORT d[0] (1901:1901:1901) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (940:940:940))
        (PORT datab (167:167:167) (197:197:197))
        (PORT datac (456:456:456) (542:542:542))
        (PORT datad (501:501:501) (571:571:571))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE \\data\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (671:671:671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2133:2133:2133))
        (PORT clk (1409:1409:1409) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (3179:3179:3179))
        (PORT d[1] (2228:2228:2228) (2499:2499:2499))
        (PORT d[2] (3186:3186:3186) (3580:3580:3580))
        (PORT d[3] (2306:2306:2306) (2592:2592:2592))
        (PORT d[4] (2576:2576:2576) (2904:2904:2904))
        (PORT d[5] (2500:2500:2500) (2808:2808:2808))
        (PORT d[6] (2538:2538:2538) (2865:2865:2865))
        (PORT d[7] (2704:2704:2704) (3048:3048:3048))
        (PORT d[8] (2547:2547:2547) (2860:2860:2860))
        (PORT d[9] (2436:2436:2436) (2755:2755:2755))
        (PORT d[10] (2416:2416:2416) (2738:2738:2738))
        (PORT d[11] (2227:2227:2227) (2500:2500:2500))
        (PORT d[12] (2179:2179:2179) (2439:2439:2439))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (797:797:797))
        (PORT clk (1407:1407:1407) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1392:1392:1392))
        (PORT d[0] (1005:1005:1005) (1055:1055:1055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (945:945:945) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (946:946:946) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2169:2169:2169))
        (PORT clk (1406:1406:1406) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2247:2247:2247))
        (PORT d[1] (2064:2064:2064) (2321:2321:2321))
        (PORT d[2] (3199:3199:3199) (3604:3604:3604))
        (PORT d[3] (2294:2294:2294) (2581:2581:2581))
        (PORT d[4] (2444:2444:2444) (2769:2769:2769))
        (PORT d[5] (2326:2326:2326) (2605:2605:2605))
        (PORT d[6] (2795:2795:2795) (3152:3152:3152))
        (PORT d[7] (2550:2550:2550) (2883:2883:2883))
        (PORT d[8] (2389:2389:2389) (2684:2684:2684))
        (PORT d[9] (2259:2259:2259) (2552:2552:2552))
        (PORT d[10] (2238:2238:2238) (2533:2533:2533))
        (PORT d[11] (2057:2057:2057) (2311:2311:2311))
        (PORT d[12] (2037:2037:2037) (2292:2292:2292))
        (PORT clk (1404:1404:1404) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (751:751:751))
        (PORT clk (1404:1404:1404) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1388:1388:1388))
        (PORT d[0] (2266:2266:2266) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (942:942:942) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (943:943:943) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2058:2058:2058))
        (PORT clk (1399:1399:1399) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3018:3018:3018))
        (PORT d[1] (2610:2610:2610) (2949:2949:2949))
        (PORT d[2] (2590:2590:2590) (2915:2915:2915))
        (PORT d[3] (2097:2097:2097) (2363:2363:2363))
        (PORT d[4] (2436:2436:2436) (2744:2744:2744))
        (PORT d[5] (2092:2092:2092) (2358:2358:2358))
        (PORT d[6] (2398:2398:2398) (2714:2714:2714))
        (PORT d[7] (2357:2357:2357) (2642:2642:2642))
        (PORT d[8] (1793:1793:1793) (1988:1988:1988))
        (PORT d[9] (2256:2256:2256) (2531:2531:2531))
        (PORT d[10] (2098:2098:2098) (2369:2369:2369))
        (PORT d[11] (2556:2556:2556) (2883:2883:2883))
        (PORT d[12] (1983:1983:1983) (2230:2230:2230))
        (PORT clk (1397:1397:1397) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1665:1665:1665))
        (PORT clk (1397:1397:1397) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1382:1382:1382))
        (PORT d[0] (1969:1969:1969) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (594:594:594))
        (PORT datab (875:875:875) (988:988:988))
        (PORT datac (205:205:205) (259:259:259))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2230:2230:2230))
        (PORT clk (1400:1400:1400) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3019:3019:3019))
        (PORT d[1] (2768:2768:2768) (3128:3128:3128))
        (PORT d[2] (2753:2753:2753) (3103:3103:3103))
        (PORT d[3] (2229:2229:2229) (2503:2503:2503))
        (PORT d[4] (2437:2437:2437) (2745:2745:2745))
        (PORT d[5] (2085:2085:2085) (2347:2347:2347))
        (PORT d[6] (2382:2382:2382) (2684:2684:2684))
        (PORT d[7] (2347:2347:2347) (2629:2629:2629))
        (PORT d[8] (1786:1786:1786) (1981:1981:1981))
        (PORT d[9] (2254:2254:2254) (2525:2525:2525))
        (PORT d[10] (2240:2240:2240) (2519:2519:2519))
        (PORT d[11] (2546:2546:2546) (2871:2871:2871))
        (PORT d[12] (2015:2015:2015) (2271:2271:2271))
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1714:1714:1714))
        (PORT clk (1398:1398:1398) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1385:1385:1385))
        (PORT d[0] (1717:1717:1717) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (936:936:936) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE \\altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (937:937:937) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE \\altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (558:558:558))
        (PORT datab (102:102:102) (127:127:127))
        (PORT datac (720:720:720) (816:816:816))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
)
