D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ex

Top level modules:
	ex

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/id.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/id.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module id

Top level modules:
	id

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module risc_v_top

Top level modules:
	risc_v_top

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module regs

Top level modules:
	regs

} {} {}} D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module risc_v_cpu

Top level modules:
	risc_v_cpu

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ifetch

Top level modules:
	ifetch

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module dff_s_set

Top level modules:
	dff_s_set

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ctrl

Top level modules:
	ctrl

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/defines.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/defines.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module rom

Top level modules:
	rom

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}}
