Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:17:00 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.tws testled_impl_1_syn.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          41.807 ns |         23.919 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 96.4379%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 5.044 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -2.007 ns |   21   |   41.808 ns |  23.919 MHz |       665      |        4       
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i3/SR                      |   -2.007 ns 
vga_ctrl/rgb__i2/D                       |   -1.703 ns 
vga_ctrl/rgb__i1/D                       |   -0.667 ns 
vga_ctrl/rgb__i3/D                       |   -0.667 ns 
vga_ctrl/rgb__i1/SR                      |    0.545 ns 
col_ctrl/poweroffcount_1087__i9/SR       |    1.037 ns 
col_ctrl/poweroffcount_1087__i10/SR      |    1.037 ns 
col_ctrl/poweroffcount_1087__i11/SR      |    1.037 ns 
col_ctrl/poweroffcount_1087__i12/SR      |    1.037 ns 
col_ctrl/poweroffcount_1087__i1/SR       |    1.037 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    1.671 ns |    1   |        ---- |        ---- |       665      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/y_padA_i0_i0/D                  |    1.671 ns 
col_ctrl/y_padB_i0_i0/D                  |    1.671 ns 
enable_gen/pause_c/SP                    |    3.466 ns 
col_ctrl/x_ball_i0_i6/SP                 |    3.746 ns 
col_ctrl/powercount_1089__i2/SP          |    3.746 ns 
col_ctrl/powercount_1089__i3/SP          |    3.746 ns 
col_ctrl/powercount_1089__i4/SP          |    3.746 ns 
col_ctrl/powercount_1089__i5/SP          |    3.746 ns 
col_ctrl/powercount_1089__i6/SP          |    3.746 ns 
col_ctrl/powercount_1089__i7/SP          |    3.746 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
enable_gen/pause_en_c/D                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j18                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
665 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 21
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.007 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       41.278
-------------------------------------   ------
End-of-path arrival time( ns )          54.388

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i1/CK->col_ctrl/y_padB_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  7       
y_padB[1]                                                 NET DELAY         0.280        14.781  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n29749                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_2489_3/D0->disp_ctrl/add_2489_3/S0
                                          FA2             D0_TO_S0_DELAY    0.477        15.896  10      
p_padB_N_645[2]                                           NET DELAY         0.280        16.176  1       
disp_ctrl/sub_57_add_2_add_5_3/B1->disp_ctrl/sub_57_add_2_add_5_3/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        16.534  2       
disp_ctrl/n29912                                          NET DELAY         0.280        16.814  1       
disp_ctrl/sub_57_add_2_add_5_5/CI0->disp_ctrl/sub_57_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.092  2       
disp_ctrl/n41059                                          NET DELAY         0.280        17.372  1       
disp_ctrl/sub_57_add_2_add_5_5/CI1->disp_ctrl/sub_57_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.650  2       
disp_ctrl/n29914                                          NET DELAY         0.280        17.930  1       
disp_ctrl/sub_57_add_2_add_5_7/D0->disp_ctrl/sub_57_add_2_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.407  2       
p_padB_N_538[5]                                           NET DELAY         0.280        18.687  1       
LessThan_686_i11_2_lut/B->LessThan_686_i11_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        19.164  2       
n11_adj_2442                                              NET DELAY         2.075        21.239  1       
i35119_3_lut/C->i35119_3_lut/Z            LUT4            C_TO_Z_DELAY      0.477        21.716  1       
n38341                                                    NET DELAY         2.075        23.791  1       
i35120_3_lut/A->i35120_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        24.268  1       
n38342                                                    NET DELAY         2.075        26.343  1       
i35104_3_lut/A->i35104_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        26.820  1       
n14_adj_2440                                              NET DELAY         2.075        28.895  1       
i35121_4_lut/A->i35121_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477        29.372  1       
n38343                                                    NET DELAY         2.075        31.447  1       
i35122_3_lut/A->i35122_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        31.924  1       
n38344                                                    NET DELAY         2.075        33.999  1       
i35100_3_lut/A->i35100_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        34.476  1       
n38322                                                    NET DELAY         2.075        36.551  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        37.028  2       
p_padB_N_537                                              NET DELAY         2.075        39.103  1       
disp_ctrl/i1_4_lut_adj_383/B->disp_ctrl/i1_4_lut_adj_383/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.580  1       
disp_ctrl/p_padB_N_641                                    NET DELAY         2.075        41.655  1       
disp_ctrl/i1_4_lut_adj_377/C->disp_ctrl/i1_4_lut_adj_377/Z
                                          LUT4            C_TO_Z_DELAY      0.477        42.132  1       
disp_ctrl/n4565                                           NET DELAY         2.075        44.207  1       
disp_ctrl/i1_4_lut_adj_376/B->disp_ctrl/i1_4_lut_adj_376/Z
                                          LUT4            B_TO_Z_DELAY      0.477        44.684  4       
p_padB                                                    NET DELAY         2.075        46.759  1       
vga_ctrl/i2_4_lut_adj_409/B->vga_ctrl/i2_4_lut_adj_409/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.236  1       
vga_ctrl/n6_adj_2384                                      NET DELAY         2.075        49.311  1       
vga_ctrl/i3_4_lut_adj_408/B->vga_ctrl/i3_4_lut_adj_408/Z
                                          LUT4            B_TO_Z_DELAY      0.477        49.788  2       
vga_ctrl/n3296                                            NET DELAY         2.075        51.863  1       
vga_ctrl/i2_4_lut_adj_395/B->vga_ctrl/i2_4_lut_adj_395/Z
                                          LUT4            B_TO_Z_DELAY      0.450        52.313  1       
vga_ctrl/n34628                                           NET DELAY         2.075        54.388  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 21
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.703 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       41.305
-------------------------------------   ------
End-of-path arrival time( ns )          54.415

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i1/CK->col_ctrl/y_padB_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  7       
y_padB[1]                                                 NET DELAY         0.280        14.781  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n29749                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_2489_3/D0->disp_ctrl/add_2489_3/S0
                                          FA2             D0_TO_S0_DELAY    0.477        15.896  10      
p_padB_N_645[2]                                           NET DELAY         0.280        16.176  1       
disp_ctrl/sub_57_add_2_add_5_3/B1->disp_ctrl/sub_57_add_2_add_5_3/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        16.534  2       
disp_ctrl/n29912                                          NET DELAY         0.280        16.814  1       
disp_ctrl/sub_57_add_2_add_5_5/CI0->disp_ctrl/sub_57_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.092  2       
disp_ctrl/n41059                                          NET DELAY         0.280        17.372  1       
disp_ctrl/sub_57_add_2_add_5_5/CI1->disp_ctrl/sub_57_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.650  2       
disp_ctrl/n29914                                          NET DELAY         0.280        17.930  1       
disp_ctrl/sub_57_add_2_add_5_7/D0->disp_ctrl/sub_57_add_2_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.407  2       
p_padB_N_538[5]                                           NET DELAY         0.280        18.687  1       
LessThan_686_i11_2_lut/B->LessThan_686_i11_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        19.164  2       
n11_adj_2442                                              NET DELAY         2.075        21.239  1       
i35119_3_lut/C->i35119_3_lut/Z            LUT4            C_TO_Z_DELAY      0.477        21.716  1       
n38341                                                    NET DELAY         2.075        23.791  1       
i35120_3_lut/A->i35120_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        24.268  1       
n38342                                                    NET DELAY         2.075        26.343  1       
i35104_3_lut/A->i35104_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        26.820  1       
n14_adj_2440                                              NET DELAY         2.075        28.895  1       
i35121_4_lut/A->i35121_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477        29.372  1       
n38343                                                    NET DELAY         2.075        31.447  1       
i35122_3_lut/A->i35122_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        31.924  1       
n38344                                                    NET DELAY         2.075        33.999  1       
i35100_3_lut/A->i35100_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        34.476  1       
n38322                                                    NET DELAY         2.075        36.551  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        37.028  2       
p_padB_N_537                                              NET DELAY         2.075        39.103  1       
disp_ctrl/i1_4_lut_adj_383/B->disp_ctrl/i1_4_lut_adj_383/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.580  1       
disp_ctrl/p_padB_N_641                                    NET DELAY         2.075        41.655  1       
disp_ctrl/i1_4_lut_adj_377/C->disp_ctrl/i1_4_lut_adj_377/Z
                                          LUT4            C_TO_Z_DELAY      0.477        42.132  1       
disp_ctrl/n4565                                           NET DELAY         2.075        44.207  1       
disp_ctrl/i1_4_lut_adj_376/B->disp_ctrl/i1_4_lut_adj_376/Z
                                          LUT4            B_TO_Z_DELAY      0.477        44.684  4       
p_padB                                                    NET DELAY         2.075        46.759  1       
col_ctrl/i1_4_lut_adj_259/D->col_ctrl/i1_4_lut_adj_259/Z
                                          LUT4            D_TO_Z_DELAY      0.477        47.236  3       
n59                                                       NET DELAY         2.075        49.311  1       
vga_ctrl/i3_4_lut_adj_398/C->vga_ctrl/i3_4_lut_adj_398/Z
                                          LUT4            C_TO_Z_DELAY      0.477        49.788  1       
vga_ctrl/n34437                                           NET DELAY         2.075        51.863  1       
vga_ctrl/i3_4_lut_adj_397/C->vga_ctrl/i3_4_lut_adj_397/Z
                                          LUT4            C_TO_Z_DELAY      0.477        52.340  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY         2.075        54.415  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i0/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.667 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.269
-------------------------------------   ------
End-of-path arrival time( ns )          53.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i0/CK->col_ctrl/y_ball_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
y_ball[0]                                                 NET DELAY         0.280        14.781  1       
disp_ctrl/add_106_add_5_1/B1->disp_ctrl/add_106_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n29662                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_106_add_5_3/CI0->disp_ctrl/add_106_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n41134                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_106_add_5_3/CI1->disp_ctrl/add_106_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n29664                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_106_add_5_5/CI0->disp_ctrl/add_106_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n41137                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_106_add_5_5/CI1->disp_ctrl/add_106_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n29666                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_106_add_5_7/D0->disp_ctrl/add_106_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_ball_s1_N_702[5]                              NET DELAY         2.075        20.203  1       
disp_ctrl/p_ball_s1_I_58_i11_2_lut/A->disp_ctrl/p_ball_s1_I_58_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11                                             NET DELAY         2.075        22.755  1       
disp_ctrl/i35189_3_lut/C->disp_ctrl/i35189_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n38411                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i35190_3_lut/A->disp_ctrl/i35190_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n38412                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i34998_3_lut/A->disp_ctrl/i34998_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n38220                                          NET DELAY         2.075        30.411  1       
disp_ctrl/i35139_4_lut/A->disp_ctrl/i35139_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n38361                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i35140_3_lut/A->disp_ctrl/i35140_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  1       
disp_ctrl/n38362                                          NET DELAY         2.075        35.515  1       
disp_ctrl/i35076_3_lut/A->disp_ctrl/i35076_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
disp_ctrl/p_ball_s1_N_701                                 NET DELAY         2.075        38.067  1       
disp_ctrl/i8_4_lut_adj_378/B->disp_ctrl/i8_4_lut_adj_378/Z
                                          LUT4            B_TO_Z_DELAY      0.477        38.544  1       
disp_ctrl/n20_adj_2346                                    NET DELAY         2.075        40.619  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n22                                             NET DELAY         2.075        43.171  1       
disp_ctrl/i1_4_lut_adj_326/D->disp_ctrl/i1_4_lut_adj_326/Z
                                          LUT4            D_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n6_adj_2282                                     NET DELAY         2.075        45.723  1       
disp_ctrl/i4_4_lut_adj_324/D->disp_ctrl/i4_4_lut_adj_324/Z
                                          LUT4            D_TO_Z_DELAY      0.477        46.200  3       
n4315                                                     NET DELAY         2.075        48.275  1       
disp_ctrl/i1_2_lut_adj_320/B->disp_ctrl/i1_2_lut_adj_320/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  2       
n6_adj_2482                                               NET DELAY         2.075        50.827  1       
disp_ctrl/i4_4_lut/D->disp_ctrl/i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        51.304  1       
pixval                                                    NET DELAY         2.075        53.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i0/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.667 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.269
-------------------------------------   ------
End-of-path arrival time( ns )          53.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i0/CK->col_ctrl/y_ball_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
y_ball[0]                                                 NET DELAY         0.280        14.781  1       
disp_ctrl/add_106_add_5_1/B1->disp_ctrl/add_106_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n29662                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_106_add_5_3/CI0->disp_ctrl/add_106_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n41134                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_106_add_5_3/CI1->disp_ctrl/add_106_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n29664                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_106_add_5_5/CI0->disp_ctrl/add_106_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n41137                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_106_add_5_5/CI1->disp_ctrl/add_106_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n29666                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_106_add_5_7/D0->disp_ctrl/add_106_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_ball_s1_N_702[5]                              NET DELAY         2.075        20.203  1       
disp_ctrl/p_ball_s1_I_58_i11_2_lut/A->disp_ctrl/p_ball_s1_I_58_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11                                             NET DELAY         2.075        22.755  1       
disp_ctrl/i35189_3_lut/C->disp_ctrl/i35189_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n38411                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i35190_3_lut/A->disp_ctrl/i35190_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n38412                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i34998_3_lut/A->disp_ctrl/i34998_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n38220                                          NET DELAY         2.075        30.411  1       
disp_ctrl/i35139_4_lut/A->disp_ctrl/i35139_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n38361                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i35140_3_lut/A->disp_ctrl/i35140_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  1       
disp_ctrl/n38362                                          NET DELAY         2.075        35.515  1       
disp_ctrl/i35076_3_lut/A->disp_ctrl/i35076_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
disp_ctrl/p_ball_s1_N_701                                 NET DELAY         2.075        38.067  1       
disp_ctrl/i8_4_lut_adj_378/B->disp_ctrl/i8_4_lut_adj_378/Z
                                          LUT4            B_TO_Z_DELAY      0.477        38.544  1       
disp_ctrl/n20_adj_2346                                    NET DELAY         2.075        40.619  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n22                                             NET DELAY         2.075        43.171  1       
disp_ctrl/i1_4_lut_adj_326/D->disp_ctrl/i1_4_lut_adj_326/Z
                                          LUT4            D_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n6_adj_2282                                     NET DELAY         2.075        45.723  1       
disp_ctrl/i4_4_lut_adj_324/D->disp_ctrl/i4_4_lut_adj_324/Z
                                          LUT4            D_TO_Z_DELAY      0.477        46.200  3       
n4315                                                     NET DELAY         2.075        48.275  1       
disp_ctrl/i1_2_lut_adj_320/B->disp_ctrl/i1_2_lut_adj_320/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  2       
n6_adj_2482                                               NET DELAY         2.075        50.827  1       
vga_ctrl/i14_1_lut_4_lut/D->vga_ctrl/i14_1_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        51.304  1       
vga_ctrl/n322[0]                                          NET DELAY         2.075        53.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.544 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.726
-------------------------------------   ------
End-of-path arrival time( ns )          51.836

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i1/CK->col_ctrl/y_padB_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  7       
y_padB[1]                                                 NET DELAY         0.280        14.781  1       
disp_ctrl/add_2489_1/B1->disp_ctrl/add_2489_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n29749                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_2489_3/D0->disp_ctrl/add_2489_3/S0
                                          FA2             D0_TO_S0_DELAY    0.477        15.896  10      
p_padB_N_645[2]                                           NET DELAY         0.280        16.176  1       
disp_ctrl/sub_57_add_2_add_5_3/B1->disp_ctrl/sub_57_add_2_add_5_3/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        16.534  2       
disp_ctrl/n29912                                          NET DELAY         0.280        16.814  1       
disp_ctrl/sub_57_add_2_add_5_5/CI0->disp_ctrl/sub_57_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.092  2       
disp_ctrl/n41059                                          NET DELAY         0.280        17.372  1       
disp_ctrl/sub_57_add_2_add_5_5/CI1->disp_ctrl/sub_57_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.650  2       
disp_ctrl/n29914                                          NET DELAY         0.280        17.930  1       
disp_ctrl/sub_57_add_2_add_5_7/D0->disp_ctrl/sub_57_add_2_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.407  2       
p_padB_N_538[5]                                           NET DELAY         0.280        18.687  1       
LessThan_686_i11_2_lut/B->LessThan_686_i11_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        19.164  2       
n11_adj_2442                                              NET DELAY         2.075        21.239  1       
i35119_3_lut/C->i35119_3_lut/Z            LUT4            C_TO_Z_DELAY      0.477        21.716  1       
n38341                                                    NET DELAY         2.075        23.791  1       
i35120_3_lut/A->i35120_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        24.268  1       
n38342                                                    NET DELAY         2.075        26.343  1       
i35104_3_lut/A->i35104_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        26.820  1       
n14_adj_2440                                              NET DELAY         2.075        28.895  1       
i35121_4_lut/A->i35121_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477        29.372  1       
n38343                                                    NET DELAY         2.075        31.447  1       
i35122_3_lut/A->i35122_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        31.924  1       
n38344                                                    NET DELAY         2.075        33.999  1       
i35100_3_lut/A->i35100_3_lut/Z            LUT4            A_TO_Z_DELAY      0.477        34.476  1       
n38322                                                    NET DELAY         2.075        36.551  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        37.028  2       
p_padB_N_537                                              NET DELAY         2.075        39.103  1       
disp_ctrl/i1_4_lut_adj_383/B->disp_ctrl/i1_4_lut_adj_383/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.580  1       
disp_ctrl/p_padB_N_641                                    NET DELAY         2.075        41.655  1       
disp_ctrl/i1_4_lut_adj_377/C->disp_ctrl/i1_4_lut_adj_377/Z
                                          LUT4            C_TO_Z_DELAY      0.477        42.132  1       
disp_ctrl/n4565                                           NET DELAY         2.075        44.207  1       
disp_ctrl/i1_4_lut_adj_376/B->disp_ctrl/i1_4_lut_adj_376/Z
                                          LUT4            B_TO_Z_DELAY      0.477        44.684  4       
p_padB                                                    NET DELAY         2.075        46.759  1       
vga_ctrl/i2_4_lut_adj_409/B->vga_ctrl/i2_4_lut_adj_409/Z
                                          LUT4            B_TO_Z_DELAY      0.477        47.236  1       
vga_ctrl/n6_adj_2384                                      NET DELAY         2.075        49.311  1       
vga_ctrl/i3_4_lut_adj_408/B->vga_ctrl/i3_4_lut_adj_408/Z
                                          LUT4            B_TO_Z_DELAY      0.450        49.761  2       
vga_ctrl/n3296                                            NET DELAY         2.075        51.836  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Bstatus__i2/Q
Path End         : col_ctrl/poweroffcount_1087__i8/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.036 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.234
-------------------------------------   ------
End-of-path arrival time( ns )          51.344

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/Bstatus__i2/CK->col_ctrl/Bstatus__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  18      
col_ctrl/Bstatus[2]_2                                     NET DELAY         0.280        14.781  1       
col_ctrl/equal_42_i5_2_lut_3_lut/A->col_ctrl/equal_42_i5_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        15.258  10      
n5_adj_2481                                               NET DELAY         2.075        17.333  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/C->col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.810  1       
col_ctrl/n6789                                            NET DELAY         2.075        19.885  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/D->col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/Z
                                          LUT4            D_TO_Z_DELAY      0.477        20.362  1       
col_ctrl/n1353[1]                                         NET DELAY         2.075        22.437  1       
col_ctrl/add_2488_1/C1->col_ctrl/add_2488_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        22.781  2       
col_ctrl/n29924                                           NET DELAY         0.280        23.061  1       
col_ctrl/add_2488_3/CI0->col_ctrl/add_2488_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.339  2       
col_ctrl/n41185                                           NET DELAY         0.280        23.619  1       
col_ctrl/add_2488_3/CI1->col_ctrl/add_2488_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.897  2       
col_ctrl/n29926                                           NET DELAY         0.280        24.177  1       
col_ctrl/add_2488_5/CI0->col_ctrl/add_2488_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.455  2       
col_ctrl/n41188                                           NET DELAY         0.280        24.735  1       
col_ctrl/add_2488_5/CI1->col_ctrl/add_2488_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.013  2       
col_ctrl/n29928                                           NET DELAY         0.280        25.293  1       
col_ctrl/add_2488_7/CI0->col_ctrl/add_2488_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.571  2       
col_ctrl/n41191                                           NET DELAY         0.280        25.851  1       
col_ctrl/add_2488_7/D1->col_ctrl/add_2488_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.328  1       
power_en_N_1926[7]                                        NET DELAY         2.075        28.403  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        28.880  1       
n12_adj_2508                                              NET DELAY         2.075        30.955  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        31.432  1       
n34509                                                    NET DELAY         2.075        33.507  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        33.984  1       
power_en_N_1893                                           NET DELAY         2.075        36.059  1       
col_ctrl/i4_4_lut_adj_221/D->col_ctrl/i4_4_lut_adj_221/Z
                                          LUT4            D_TO_Z_DELAY      0.477        36.536  1       
col_ctrl/n10_adj_2131                                     NET DELAY         2.075        38.611  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        39.088  3       
col_ctrl/power_en_N_1855                                  NET DELAY         2.075        41.163  1       
col_ctrl/i2_3_lut/A->col_ctrl/i2_3_lut/Z  LUT4            A_TO_Z_DELAY      0.477        41.640  4       
n696                                                      NET DELAY         2.075        43.715  1       
col_ctrl/i409_2_lut_4_lut/A->col_ctrl/i409_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.192  2       
col_ctrl/n727                                             NET DELAY         2.075        46.267  1       
col_ctrl/i10324_3_lut/C->col_ctrl/i10324_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        46.744  13      
col_ctrl/n4642                                            NET DELAY         2.075        48.819  1       
col_ctrl/i35714_4_lut/A->col_ctrl/i35714_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        49.269  12      
col_ctrl/n4719                                            NET DELAY         2.075        51.344  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Bstatus__i2/Q
Path End         : col_ctrl/poweroffcount_1087__i7/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.036 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.234
-------------------------------------   ------
End-of-path arrival time( ns )          51.344

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/Bstatus__i2/CK->col_ctrl/Bstatus__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  18      
col_ctrl/Bstatus[2]_2                                     NET DELAY         0.280        14.781  1       
col_ctrl/equal_42_i5_2_lut_3_lut/A->col_ctrl/equal_42_i5_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        15.258  10      
n5_adj_2481                                               NET DELAY         2.075        17.333  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/C->col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.810  1       
col_ctrl/n6789                                            NET DELAY         2.075        19.885  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/D->col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/Z
                                          LUT4            D_TO_Z_DELAY      0.477        20.362  1       
col_ctrl/n1353[1]                                         NET DELAY         2.075        22.437  1       
col_ctrl/add_2488_1/C1->col_ctrl/add_2488_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        22.781  2       
col_ctrl/n29924                                           NET DELAY         0.280        23.061  1       
col_ctrl/add_2488_3/CI0->col_ctrl/add_2488_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.339  2       
col_ctrl/n41185                                           NET DELAY         0.280        23.619  1       
col_ctrl/add_2488_3/CI1->col_ctrl/add_2488_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.897  2       
col_ctrl/n29926                                           NET DELAY         0.280        24.177  1       
col_ctrl/add_2488_5/CI0->col_ctrl/add_2488_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.455  2       
col_ctrl/n41188                                           NET DELAY         0.280        24.735  1       
col_ctrl/add_2488_5/CI1->col_ctrl/add_2488_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.013  2       
col_ctrl/n29928                                           NET DELAY         0.280        25.293  1       
col_ctrl/add_2488_7/CI0->col_ctrl/add_2488_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.571  2       
col_ctrl/n41191                                           NET DELAY         0.280        25.851  1       
col_ctrl/add_2488_7/D1->col_ctrl/add_2488_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.328  1       
power_en_N_1926[7]                                        NET DELAY         2.075        28.403  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        28.880  1       
n12_adj_2508                                              NET DELAY         2.075        30.955  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        31.432  1       
n34509                                                    NET DELAY         2.075        33.507  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        33.984  1       
power_en_N_1893                                           NET DELAY         2.075        36.059  1       
col_ctrl/i4_4_lut_adj_221/D->col_ctrl/i4_4_lut_adj_221/Z
                                          LUT4            D_TO_Z_DELAY      0.477        36.536  1       
col_ctrl/n10_adj_2131                                     NET DELAY         2.075        38.611  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        39.088  3       
col_ctrl/power_en_N_1855                                  NET DELAY         2.075        41.163  1       
col_ctrl/i2_3_lut/A->col_ctrl/i2_3_lut/Z  LUT4            A_TO_Z_DELAY      0.477        41.640  4       
n696                                                      NET DELAY         2.075        43.715  1       
col_ctrl/i409_2_lut_4_lut/A->col_ctrl/i409_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.192  2       
col_ctrl/n727                                             NET DELAY         2.075        46.267  1       
col_ctrl/i10324_3_lut/C->col_ctrl/i10324_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        46.744  13      
col_ctrl/n4642                                            NET DELAY         2.075        48.819  1       
col_ctrl/i35714_4_lut/A->col_ctrl/i35714_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        49.269  12      
col_ctrl/n4719                                            NET DELAY         2.075        51.344  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Bstatus__i2/Q
Path End         : col_ctrl/poweroffcount_1087__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.036 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.234
-------------------------------------   ------
End-of-path arrival time( ns )          51.344

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/Bstatus__i2/CK->col_ctrl/Bstatus__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  18      
col_ctrl/Bstatus[2]_2                                     NET DELAY         0.280        14.781  1       
col_ctrl/equal_42_i5_2_lut_3_lut/A->col_ctrl/equal_42_i5_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        15.258  10      
n5_adj_2481                                               NET DELAY         2.075        17.333  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/C->col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.810  1       
col_ctrl/n6789                                            NET DELAY         2.075        19.885  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/D->col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/Z
                                          LUT4            D_TO_Z_DELAY      0.477        20.362  1       
col_ctrl/n1353[1]                                         NET DELAY         2.075        22.437  1       
col_ctrl/add_2488_1/C1->col_ctrl/add_2488_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        22.781  2       
col_ctrl/n29924                                           NET DELAY         0.280        23.061  1       
col_ctrl/add_2488_3/CI0->col_ctrl/add_2488_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.339  2       
col_ctrl/n41185                                           NET DELAY         0.280        23.619  1       
col_ctrl/add_2488_3/CI1->col_ctrl/add_2488_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.897  2       
col_ctrl/n29926                                           NET DELAY         0.280        24.177  1       
col_ctrl/add_2488_5/CI0->col_ctrl/add_2488_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.455  2       
col_ctrl/n41188                                           NET DELAY         0.280        24.735  1       
col_ctrl/add_2488_5/CI1->col_ctrl/add_2488_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.013  2       
col_ctrl/n29928                                           NET DELAY         0.280        25.293  1       
col_ctrl/add_2488_7/CI0->col_ctrl/add_2488_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.571  2       
col_ctrl/n41191                                           NET DELAY         0.280        25.851  1       
col_ctrl/add_2488_7/D1->col_ctrl/add_2488_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.328  1       
power_en_N_1926[7]                                        NET DELAY         2.075        28.403  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        28.880  1       
n12_adj_2508                                              NET DELAY         2.075        30.955  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        31.432  1       
n34509                                                    NET DELAY         2.075        33.507  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        33.984  1       
power_en_N_1893                                           NET DELAY         2.075        36.059  1       
col_ctrl/i4_4_lut_adj_221/D->col_ctrl/i4_4_lut_adj_221/Z
                                          LUT4            D_TO_Z_DELAY      0.477        36.536  1       
col_ctrl/n10_adj_2131                                     NET DELAY         2.075        38.611  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        39.088  3       
col_ctrl/power_en_N_1855                                  NET DELAY         2.075        41.163  1       
col_ctrl/i2_3_lut/A->col_ctrl/i2_3_lut/Z  LUT4            A_TO_Z_DELAY      0.477        41.640  4       
n696                                                      NET DELAY         2.075        43.715  1       
col_ctrl/i409_2_lut_4_lut/A->col_ctrl/i409_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.192  2       
col_ctrl/n727                                             NET DELAY         2.075        46.267  1       
col_ctrl/i10324_3_lut/C->col_ctrl/i10324_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        46.744  13      
col_ctrl/n4642                                            NET DELAY         2.075        48.819  1       
col_ctrl/i35714_4_lut/A->col_ctrl/i35714_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        49.269  12      
col_ctrl/n4719                                            NET DELAY         2.075        51.344  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Bstatus__i2/Q
Path End         : col_ctrl/poweroffcount_1087__i4/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.036 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.234
-------------------------------------   ------
End-of-path arrival time( ns )          51.344

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/Bstatus__i2/CK->col_ctrl/Bstatus__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  18      
col_ctrl/Bstatus[2]_2                                     NET DELAY         0.280        14.781  1       
col_ctrl/equal_42_i5_2_lut_3_lut/A->col_ctrl/equal_42_i5_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        15.258  10      
n5_adj_2481                                               NET DELAY         2.075        17.333  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/C->col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.810  1       
col_ctrl/n6789                                            NET DELAY         2.075        19.885  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/D->col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/Z
                                          LUT4            D_TO_Z_DELAY      0.477        20.362  1       
col_ctrl/n1353[1]                                         NET DELAY         2.075        22.437  1       
col_ctrl/add_2488_1/C1->col_ctrl/add_2488_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        22.781  2       
col_ctrl/n29924                                           NET DELAY         0.280        23.061  1       
col_ctrl/add_2488_3/CI0->col_ctrl/add_2488_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.339  2       
col_ctrl/n41185                                           NET DELAY         0.280        23.619  1       
col_ctrl/add_2488_3/CI1->col_ctrl/add_2488_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.897  2       
col_ctrl/n29926                                           NET DELAY         0.280        24.177  1       
col_ctrl/add_2488_5/CI0->col_ctrl/add_2488_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.455  2       
col_ctrl/n41188                                           NET DELAY         0.280        24.735  1       
col_ctrl/add_2488_5/CI1->col_ctrl/add_2488_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.013  2       
col_ctrl/n29928                                           NET DELAY         0.280        25.293  1       
col_ctrl/add_2488_7/CI0->col_ctrl/add_2488_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.571  2       
col_ctrl/n41191                                           NET DELAY         0.280        25.851  1       
col_ctrl/add_2488_7/D1->col_ctrl/add_2488_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.328  1       
power_en_N_1926[7]                                        NET DELAY         2.075        28.403  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        28.880  1       
n12_adj_2508                                              NET DELAY         2.075        30.955  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        31.432  1       
n34509                                                    NET DELAY         2.075        33.507  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        33.984  1       
power_en_N_1893                                           NET DELAY         2.075        36.059  1       
col_ctrl/i4_4_lut_adj_221/D->col_ctrl/i4_4_lut_adj_221/Z
                                          LUT4            D_TO_Z_DELAY      0.477        36.536  1       
col_ctrl/n10_adj_2131                                     NET DELAY         2.075        38.611  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        39.088  3       
col_ctrl/power_en_N_1855                                  NET DELAY         2.075        41.163  1       
col_ctrl/i2_3_lut/A->col_ctrl/i2_3_lut/Z  LUT4            A_TO_Z_DELAY      0.477        41.640  4       
n696                                                      NET DELAY         2.075        43.715  1       
col_ctrl/i409_2_lut_4_lut/A->col_ctrl/i409_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.192  2       
col_ctrl/n727                                             NET DELAY         2.075        46.267  1       
col_ctrl/i10324_3_lut/C->col_ctrl/i10324_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        46.744  13      
col_ctrl/n4642                                            NET DELAY         2.075        48.819  1       
col_ctrl/i35714_4_lut/A->col_ctrl/i35714_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        49.269  12      
col_ctrl/n4719                                            NET DELAY         2.075        51.344  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Bstatus__i2/Q
Path End         : col_ctrl/poweroffcount_1087__i5/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.036 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       38.234
-------------------------------------   ------
End-of-path arrival time( ns )          51.344

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/Bstatus__i2/CK->col_ctrl/Bstatus__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  18      
col_ctrl/Bstatus[2]_2                                     NET DELAY         0.280        14.781  1       
col_ctrl/equal_42_i5_2_lut_3_lut/A->col_ctrl/equal_42_i5_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        15.258  10      
n5_adj_2481                                               NET DELAY         2.075        17.333  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/C->col_ctrl/i1_2_lut_3_lut_4_lut_adj_296/Z
                                          LUT4            C_TO_Z_DELAY      0.477        17.810  1       
col_ctrl/n6789                                            NET DELAY         2.075        19.885  1       
col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/D->col_ctrl/i1_2_lut_3_lut_4_lut_adj_298/Z
                                          LUT4            D_TO_Z_DELAY      0.477        20.362  1       
col_ctrl/n1353[1]                                         NET DELAY         2.075        22.437  1       
col_ctrl/add_2488_1/C1->col_ctrl/add_2488_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        22.781  2       
col_ctrl/n29924                                           NET DELAY         0.280        23.061  1       
col_ctrl/add_2488_3/CI0->col_ctrl/add_2488_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.339  2       
col_ctrl/n41185                                           NET DELAY         0.280        23.619  1       
col_ctrl/add_2488_3/CI1->col_ctrl/add_2488_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.897  2       
col_ctrl/n29926                                           NET DELAY         0.280        24.177  1       
col_ctrl/add_2488_5/CI0->col_ctrl/add_2488_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.455  2       
col_ctrl/n41188                                           NET DELAY         0.280        24.735  1       
col_ctrl/add_2488_5/CI1->col_ctrl/add_2488_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.013  2       
col_ctrl/n29928                                           NET DELAY         0.280        25.293  1       
col_ctrl/add_2488_7/CI0->col_ctrl/add_2488_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.571  2       
col_ctrl/n41191                                           NET DELAY         0.280        25.851  1       
col_ctrl/add_2488_7/D1->col_ctrl/add_2488_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.328  1       
power_en_N_1926[7]                                        NET DELAY         2.075        28.403  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        28.880  1       
n12_adj_2508                                              NET DELAY         2.075        30.955  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        31.432  1       
n34509                                                    NET DELAY         2.075        33.507  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        33.984  1       
power_en_N_1893                                           NET DELAY         2.075        36.059  1       
col_ctrl/i4_4_lut_adj_221/D->col_ctrl/i4_4_lut_adj_221/Z
                                          LUT4            D_TO_Z_DELAY      0.477        36.536  1       
col_ctrl/n10_adj_2131                                     NET DELAY         2.075        38.611  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        39.088  3       
col_ctrl/power_en_N_1855                                  NET DELAY         2.075        41.163  1       
col_ctrl/i2_3_lut/A->col_ctrl/i2_3_lut/Z  LUT4            A_TO_Z_DELAY      0.477        41.640  4       
n696                                                      NET DELAY         2.075        43.715  1       
col_ctrl/i409_2_lut_4_lut/A->col_ctrl/i409_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.192  2       
col_ctrl/n727                                             NET DELAY         2.075        46.267  1       
col_ctrl/i10324_3_lut/C->col_ctrl/i10324_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        46.744  13      
col_ctrl/n4642                                            NET DELAY         2.075        48.819  1       
col_ctrl/i35714_4_lut/A->col_ctrl/i35714_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        49.269  12      
col_ctrl/n4719                                            NET DELAY         2.075        51.344  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
665 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i0/Q
Path End         : col_ctrl/y_padA_i0_i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          14.781

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i0/CK->col_ctrl/y_padA_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  12      
p_padA_N_456[0]                                           NET DELAY      0.280        14.781  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i0/Q
Path End         : col_ctrl/y_padB_i0_i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          14.781

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i0/CK->col_ctrl/y_padB_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  12      
p_padB_N_645[0]                                           NET DELAY      0.280        14.781  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/pause_en_c/Q
Path End         : enable_gen/pause_c/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/pause_en_c/CK->enable_gen/pause_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  1       
enable_gen/pause_en                                       NET DELAY      2.075        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i0/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1089__i15/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1089__i1/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i4/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i8/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i9/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i7/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  70      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  245     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

