<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4769" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4769{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4769{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4769{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4769{left:190px;bottom:998px;}
#t5_4769{left:524px;bottom:998px;letter-spacing:-0.12px;}
#t6_4769{left:524px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t7_4769{left:524px;bottom:959px;letter-spacing:-0.1px;}
#t8_4769{left:190px;bottom:935px;letter-spacing:-0.14px;}
#t9_4769{left:524px;bottom:935px;letter-spacing:-0.14px;}
#ta_4769{left:82px;bottom:910px;letter-spacing:-0.15px;}
#tb_4769{left:143px;bottom:910px;letter-spacing:-0.18px;}
#tc_4769{left:190px;bottom:910px;letter-spacing:-0.14px;}
#td_4769{left:430px;bottom:910px;letter-spacing:-0.14px;}
#te_4769{left:524px;bottom:910px;letter-spacing:-0.12px;}
#tf_4769{left:524px;bottom:889px;letter-spacing:-0.13px;}
#tg_4769{left:524px;bottom:868px;letter-spacing:-0.13px;}
#th_4769{left:190px;bottom:843px;letter-spacing:-0.11px;}
#ti_4769{left:430px;bottom:843px;letter-spacing:-0.14px;}
#tj_4769{left:524px;bottom:843px;letter-spacing:-0.12px;}
#tk_4769{left:524px;bottom:822px;letter-spacing:-0.11px;}
#tl_4769{left:190px;bottom:797px;letter-spacing:-0.13px;}
#tm_4769{left:431px;bottom:797px;letter-spacing:-0.14px;}
#tn_4769{left:524px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_4769{left:524px;bottom:776px;letter-spacing:-0.11px;}
#tp_4769{left:190px;bottom:752px;letter-spacing:-0.13px;}
#tq_4769{left:430px;bottom:752px;letter-spacing:-0.14px;}
#tr_4769{left:524px;bottom:752px;letter-spacing:-0.12px;}
#ts_4769{left:524px;bottom:730px;letter-spacing:-0.11px;}
#tt_4769{left:190px;bottom:706px;letter-spacing:-0.13px;}
#tu_4769{left:430px;bottom:706px;letter-spacing:-0.14px;}
#tv_4769{left:524px;bottom:706px;letter-spacing:-0.12px;}
#tw_4769{left:524px;bottom:684px;letter-spacing:-0.11px;}
#tx_4769{left:190px;bottom:660px;letter-spacing:-0.13px;}
#ty_4769{left:430px;bottom:660px;letter-spacing:-0.14px;}
#tz_4769{left:524px;bottom:660px;letter-spacing:-0.12px;}
#t10_4769{left:524px;bottom:639px;letter-spacing:-0.11px;}
#t11_4769{left:190px;bottom:614px;letter-spacing:-0.13px;}
#t12_4769{left:430px;bottom:614px;letter-spacing:-0.14px;}
#t13_4769{left:524px;bottom:614px;letter-spacing:-0.12px;}
#t14_4769{left:524px;bottom:593px;letter-spacing:-0.11px;}
#t15_4769{left:190px;bottom:568px;letter-spacing:-0.13px;}
#t16_4769{left:430px;bottom:568px;letter-spacing:-0.14px;}
#t17_4769{left:524px;bottom:568px;letter-spacing:-0.12px;}
#t18_4769{left:524px;bottom:547px;letter-spacing:-0.11px;}
#t19_4769{left:190px;bottom:522px;letter-spacing:-0.13px;}
#t1a_4769{left:430px;bottom:522px;letter-spacing:-0.14px;}
#t1b_4769{left:524px;bottom:522px;letter-spacing:-0.12px;}
#t1c_4769{left:524px;bottom:501px;letter-spacing:-0.11px;}
#t1d_4769{left:82px;bottom:477px;letter-spacing:-0.17px;}
#t1e_4769{left:143px;bottom:477px;letter-spacing:-0.18px;}
#t1f_4769{left:190px;bottom:477px;letter-spacing:-0.15px;}
#t1g_4769{left:430px;bottom:477px;letter-spacing:-0.14px;}
#t1h_4769{left:524px;bottom:477px;letter-spacing:-0.12px;}
#t1i_4769{left:524px;bottom:455px;letter-spacing:-0.13px;}
#t1j_4769{left:524px;bottom:434px;letter-spacing:-0.13px;}
#t1k_4769{left:190px;bottom:409px;letter-spacing:-0.11px;}
#t1l_4769{left:430px;bottom:409px;letter-spacing:-0.14px;}
#t1m_4769{left:524px;bottom:409px;letter-spacing:-0.12px;}
#t1n_4769{left:524px;bottom:388px;letter-spacing:-0.11px;}
#t1o_4769{left:190px;bottom:364px;letter-spacing:-0.13px;}
#t1p_4769{left:431px;bottom:364px;letter-spacing:-0.14px;}
#t1q_4769{left:524px;bottom:364px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_4769{left:524px;bottom:342px;letter-spacing:-0.11px;}
#t1s_4769{left:190px;bottom:318px;letter-spacing:-0.13px;}
#t1t_4769{left:430px;bottom:318px;letter-spacing:-0.14px;}
#t1u_4769{left:524px;bottom:318px;letter-spacing:-0.12px;}
#t1v_4769{left:524px;bottom:296px;letter-spacing:-0.11px;}
#t1w_4769{left:190px;bottom:272px;letter-spacing:-0.13px;}
#t1x_4769{left:430px;bottom:272px;letter-spacing:-0.14px;}
#t1y_4769{left:524px;bottom:272px;letter-spacing:-0.12px;}
#t1z_4769{left:524px;bottom:250px;letter-spacing:-0.11px;}
#t20_4769{left:190px;bottom:226px;letter-spacing:-0.13px;}
#t21_4769{left:430px;bottom:226px;letter-spacing:-0.14px;}
#t22_4769{left:524px;bottom:226px;letter-spacing:-0.12px;}
#t23_4769{left:524px;bottom:205px;letter-spacing:-0.11px;}
#t24_4769{left:190px;bottom:180px;letter-spacing:-0.13px;}
#t25_4769{left:430px;bottom:180px;letter-spacing:-0.14px;}
#t26_4769{left:524px;bottom:180px;letter-spacing:-0.12px;}
#t27_4769{left:524px;bottom:159px;letter-spacing:-0.11px;}
#t28_4769{left:190px;bottom:134px;letter-spacing:-0.13px;}
#t29_4769{left:430px;bottom:134px;letter-spacing:-0.14px;}
#t2a_4769{left:524px;bottom:134px;letter-spacing:-0.12px;}
#t2b_4769{left:524px;bottom:113px;letter-spacing:-0.11px;}
#t2c_4769{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2d_4769{left:263px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2e_4769{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2f_4769{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_4769{left:223px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2h_4769{left:453px;bottom:1046px;letter-spacing:-0.15px;}
#t2i_4769{left:640px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2j_4769{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2k_4769{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4769{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4769{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4769{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4769{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4769{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4769" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4769Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4769" style="-webkit-user-select: none;"><object width="935" height="1210" data="4769/4769.svg" type="image/svg+xml" id="pdf4769" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4769" class="t s1_4769">Vol. 4 </span><span id="t2_4769" class="t s1_4769">2-247 </span>
<span id="t3_4769" class="t s2_4769">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4769" class="t s3_4769">1 </span><span id="t5_4769" class="t s3_4769">MemError Log Enable (R/W) </span>
<span id="t6_4769" class="t s3_4769">When set, enables IMC status bank to log additional info </span>
<span id="t7_4769" class="t s3_4769">in bits 36:32. </span>
<span id="t8_4769" class="t s3_4769">63:2 </span><span id="t9_4769" class="t s3_4769">Reserved </span>
<span id="ta_4769" class="t s3_4769">1ADH </span><span id="tb_4769" class="t s3_4769">429 </span><span id="tc_4769" class="t s3_4769">MSR_TURBO_RATIO_LIMIT </span><span id="td_4769" class="t s3_4769">Package </span><span id="te_4769" class="t s3_4769">Maximum Ratio Limit of Turbo Mode </span>
<span id="tf_4769" class="t s3_4769">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="tg_4769" class="t s3_4769">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="th_4769" class="t s3_4769">7:0 </span><span id="ti_4769" class="t s3_4769">Package </span><span id="tj_4769" class="t s3_4769">Maximum Ratio Limit for 1C </span>
<span id="tk_4769" class="t s3_4769">Maximum turbo ratio limit of 1 core active. </span>
<span id="tl_4769" class="t s3_4769">15:8 </span><span id="tm_4769" class="t s3_4769">Package </span><span id="tn_4769" class="t s3_4769">Maximum Ratio Limit for 2C </span>
<span id="to_4769" class="t s3_4769">Maximum turbo ratio limit of 2 core active. </span>
<span id="tp_4769" class="t s3_4769">23:16 </span><span id="tq_4769" class="t s3_4769">Package </span><span id="tr_4769" class="t s3_4769">Maximum Ratio Limit for 3C </span>
<span id="ts_4769" class="t s3_4769">Maximum turbo ratio limit of 3 core active. </span>
<span id="tt_4769" class="t s3_4769">31:24 </span><span id="tu_4769" class="t s3_4769">Package </span><span id="tv_4769" class="t s3_4769">Maximum Ratio Limit for 4C </span>
<span id="tw_4769" class="t s3_4769">Maximum turbo ratio limit of 4 core active. </span>
<span id="tx_4769" class="t s3_4769">39:32 </span><span id="ty_4769" class="t s3_4769">Package </span><span id="tz_4769" class="t s3_4769">Maximum Ratio Limit for 5C </span>
<span id="t10_4769" class="t s3_4769">Maximum turbo ratio limit of 5 core active. </span>
<span id="t11_4769" class="t s3_4769">47:40 </span><span id="t12_4769" class="t s3_4769">Package </span><span id="t13_4769" class="t s3_4769">Maximum Ratio Limit for 6C </span>
<span id="t14_4769" class="t s3_4769">Maximum turbo ratio limit of 6 core active. </span>
<span id="t15_4769" class="t s3_4769">55:48 </span><span id="t16_4769" class="t s3_4769">Package </span><span id="t17_4769" class="t s3_4769">Maximum Ratio Limit for 7C </span>
<span id="t18_4769" class="t s3_4769">Maximum turbo ratio limit of 7 core active. </span>
<span id="t19_4769" class="t s3_4769">63:56 </span><span id="t1a_4769" class="t s3_4769">Package </span><span id="t1b_4769" class="t s3_4769">Maximum Ratio Limit for 8C </span>
<span id="t1c_4769" class="t s3_4769">Maximum turbo ratio limit of 8 core active. </span>
<span id="t1d_4769" class="t s3_4769">1AEH </span><span id="t1e_4769" class="t s3_4769">430 </span><span id="t1f_4769" class="t s3_4769">MSR_TURBO_RATIO_LIMIT1 </span><span id="t1g_4769" class="t s3_4769">Package </span><span id="t1h_4769" class="t s3_4769">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1i_4769" class="t s3_4769">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1j_4769" class="t s3_4769">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1k_4769" class="t s3_4769">7:0 </span><span id="t1l_4769" class="t s3_4769">Package </span><span id="t1m_4769" class="t s3_4769">Maximum Ratio Limit for 9C </span>
<span id="t1n_4769" class="t s3_4769">Maximum turbo ratio limit of 9 core active. </span>
<span id="t1o_4769" class="t s3_4769">15:8 </span><span id="t1p_4769" class="t s3_4769">Package </span><span id="t1q_4769" class="t s3_4769">Maximum Ratio Limit for 10C </span>
<span id="t1r_4769" class="t s3_4769">Maximum turbo ratio limit of 10 core active. </span>
<span id="t1s_4769" class="t s3_4769">23:16 </span><span id="t1t_4769" class="t s3_4769">Package </span><span id="t1u_4769" class="t s3_4769">Maximum Ratio Limit for 11C </span>
<span id="t1v_4769" class="t s3_4769">Maximum turbo ratio limit of 11 core active. </span>
<span id="t1w_4769" class="t s3_4769">31:24 </span><span id="t1x_4769" class="t s3_4769">Package </span><span id="t1y_4769" class="t s3_4769">Maximum Ratio Limit for 12C </span>
<span id="t1z_4769" class="t s3_4769">Maximum turbo ratio limit of 12 core active. </span>
<span id="t20_4769" class="t s3_4769">39:32 </span><span id="t21_4769" class="t s3_4769">Package </span><span id="t22_4769" class="t s3_4769">Maximum Ratio Limit for 13C </span>
<span id="t23_4769" class="t s3_4769">Maximum turbo ratio limit of 13 core active. </span>
<span id="t24_4769" class="t s3_4769">47:40 </span><span id="t25_4769" class="t s3_4769">Package </span><span id="t26_4769" class="t s3_4769">Maximum Ratio Limit for 14C </span>
<span id="t27_4769" class="t s3_4769">Maximum turbo ratio limit of 14 core active. </span>
<span id="t28_4769" class="t s3_4769">55:48 </span><span id="t29_4769" class="t s3_4769">Package </span><span id="t2a_4769" class="t s3_4769">Maximum Ratio Limit for 15C </span>
<span id="t2b_4769" class="t s3_4769">Maximum turbo ratio limit of 15 core active. </span>
<span id="t2c_4769" class="t s4_4769">Table 2-32. </span><span id="t2d_4769" class="t s4_4769">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t2e_4769" class="t s5_4769">Register </span>
<span id="t2f_4769" class="t s5_4769">Address </span><span id="t2g_4769" class="t s5_4769">Register Name / Bit Fields </span><span id="t2h_4769" class="t s5_4769">Scope </span><span id="t2i_4769" class="t s5_4769">Bit Description </span>
<span id="t2j_4769" class="t s5_4769">Hex </span><span id="t2k_4769" class="t s5_4769">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
