ARM GAS  /tmp/cczRz8S3.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/tim.c"
  18              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_Base_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB66:
   1:Src/tim.c     **** /* USER CODE BEGIN Header */
   2:Src/tim.c     **** /**
   3:Src/tim.c     ****   ******************************************************************************
   4:Src/tim.c     ****   * @file    tim.c
   5:Src/tim.c     ****   * @brief   This file provides code for the configuration
   6:Src/tim.c     ****   *          of the TIM instances.
   7:Src/tim.c     ****   ******************************************************************************
   8:Src/tim.c     ****   * @attention
   9:Src/tim.c     ****   *
  10:Src/tim.c     ****   * Copyright (c) 2024 STMicroelectronics.
  11:Src/tim.c     ****   * All rights reserved.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/tim.c     ****   * in the root directory of this software component.
  15:Src/tim.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** /* USER CODE END Header */
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim2;
  28:Src/tim.c     **** 
  29:Src/tim.c     **** /* TIM2 init function */
  30:Src/tim.c     **** void MX_TIM2_Init(void)
  31:Src/tim.c     **** {
ARM GAS  /tmp/cczRz8S3.s 			page 2


  32:Src/tim.c     **** 
  33:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Src/tim.c     **** 
  35:Src/tim.c     ****   /* USER CODE END TIM2_Init 0 */
  36:Src/tim.c     **** 
  37:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Src/tim.c     **** 
  41:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Src/tim.c     **** 
  43:Src/tim.c     ****   /* USER CODE END TIM2_Init 1 */
  44:Src/tim.c     ****   htim2.Instance = TIM2;
  45:Src/tim.c     ****   htim2.Init.Prescaler = 7;
  46:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Src/tim.c     ****   htim2.Init.Period = 999;
  48:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  50:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  51:Src/tim.c     ****   {
  52:Src/tim.c     ****     Error_Handler();
  53:Src/tim.c     ****   }
  54:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  56:Src/tim.c     ****   {
  57:Src/tim.c     ****     Error_Handler();
  58:Src/tim.c     ****   }
  59:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  60:Src/tim.c     ****   {
  61:Src/tim.c     ****     Error_Handler();
  62:Src/tim.c     ****   }
  63:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  66:Src/tim.c     ****   {
  67:Src/tim.c     ****     Error_Handler();
  68:Src/tim.c     ****   }
  69:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Src/tim.c     ****   sConfigOC.Pulse = 0;
  71:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Src/tim.c     ****   {
  75:Src/tim.c     ****     Error_Handler();
  76:Src/tim.c     ****   }
  77:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 2 */
  78:Src/tim.c     **** 
  79:Src/tim.c     ****   /* USER CODE END TIM2_Init 2 */
  80:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim2);
  81:Src/tim.c     **** 
  82:Src/tim.c     **** }
  83:Src/tim.c     **** 
  84:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  85:Src/tim.c     **** {
  28              		.loc 1 85 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cczRz8S3.s 			page 3


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  86:Src/tim.c     **** 
  87:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
  33              		.loc 1 87 3 view .LVU1
  34              		.loc 1 87 20 is_stmt 0 view .LVU2
  35 0000 0368     		ldr	r3, [r0]
  36              		.loc 1 87 5 view .LVU3
  37 0002 B3F1804F 		cmp	r3, #1073741824
  38 0006 00D0     		beq	.L7
  39 0008 7047     		bx	lr
  40              	.L7:
  85:Src/tim.c     **** 
  41              		.loc 1 85 1 view .LVU4
  42 000a 82B0     		sub	sp, sp, #8
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  88:Src/tim.c     ****   {
  89:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  90:Src/tim.c     **** 
  91:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
  92:Src/tim.c     ****     /* TIM2 clock enable */
  93:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
  45              		.loc 1 93 5 is_stmt 1 view .LVU5
  46              	.LBB2:
  47              		.loc 1 93 5 view .LVU6
  48              		.loc 1 93 5 view .LVU7
  49 000c 03F50433 		add	r3, r3, #135168
  50 0010 DA69     		ldr	r2, [r3, #28]
  51 0012 42F00102 		orr	r2, r2, #1
  52 0016 DA61     		str	r2, [r3, #28]
  53              		.loc 1 93 5 view .LVU8
  54 0018 DB69     		ldr	r3, [r3, #28]
  55 001a 03F00103 		and	r3, r3, #1
  56 001e 0193     		str	r3, [sp, #4]
  57              		.loc 1 93 5 view .LVU9
  58 0020 019B     		ldr	r3, [sp, #4]
  59              	.LBE2:
  60              		.loc 1 93 5 discriminator 1 view .LVU10
  94:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  95:Src/tim.c     **** 
  96:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
  97:Src/tim.c     ****   }
  98:Src/tim.c     **** }
  61              		.loc 1 98 1 is_stmt 0 view .LVU11
  62 0022 02B0     		add	sp, sp, #8
  63              	.LCFI1:
  64              		.cfi_def_cfa_offset 0
  65              		@ sp needed
  66 0024 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE66:
  70              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  71              		.align	1
  72              		.global	HAL_TIM_MspPostInit
  73              		.syntax unified
  74              		.thumb
ARM GAS  /tmp/cczRz8S3.s 			page 4


  75              		.thumb_func
  77              	HAL_TIM_MspPostInit:
  78              	.LVL1:
  79              	.LFB67:
  99:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 100:Src/tim.c     **** {
  80              		.loc 1 100 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 24
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		.loc 1 100 1 is_stmt 0 view .LVU13
  85 0000 00B5     		push	{lr}
  86              	.LCFI2:
  87              		.cfi_def_cfa_offset 4
  88              		.cfi_offset 14, -4
  89 0002 87B0     		sub	sp, sp, #28
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 32
 101:Src/tim.c     **** 
 102:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 102 3 is_stmt 1 view .LVU14
  93              		.loc 1 102 20 is_stmt 0 view .LVU15
  94 0004 0023     		movs	r3, #0
  95 0006 0293     		str	r3, [sp, #8]
  96 0008 0393     		str	r3, [sp, #12]
  97 000a 0493     		str	r3, [sp, #16]
  98 000c 0593     		str	r3, [sp, #20]
 103:Src/tim.c     ****   if(timHandle->Instance==TIM2)
  99              		.loc 1 103 3 is_stmt 1 view .LVU16
 100              		.loc 1 103 15 is_stmt 0 view .LVU17
 101 000e 0368     		ldr	r3, [r0]
 102              		.loc 1 103 5 view .LVU18
 103 0010 B3F1804F 		cmp	r3, #1073741824
 104 0014 02D0     		beq	.L11
 105              	.LVL2:
 106              	.L8:
 104:Src/tim.c     ****   {
 105:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 106:Src/tim.c     **** 
 107:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 0 */
 108:Src/tim.c     **** 
 109:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Src/tim.c     ****     /**TIM2 GPIO Configuration
 111:Src/tim.c     ****     PA0-WKUP     ------> TIM2_CH1
 112:Src/tim.c     ****     */
 113:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 114:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 116:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Src/tim.c     **** 
 118:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 119:Src/tim.c     **** 
 120:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 1 */
 121:Src/tim.c     ****   }
 122:Src/tim.c     **** 
 123:Src/tim.c     **** }
 107              		.loc 1 123 1 view .LVU19
ARM GAS  /tmp/cczRz8S3.s 			page 5


 108 0016 07B0     		add	sp, sp, #28
 109              	.LCFI4:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0018 5DF804FB 		ldr	pc, [sp], #4
 114              	.LVL3:
 115              	.L11:
 116              	.LCFI5:
 117              		.cfi_restore_state
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 118              		.loc 1 109 5 is_stmt 1 view .LVU20
 119              	.LBB3:
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 120              		.loc 1 109 5 view .LVU21
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 121              		.loc 1 109 5 view .LVU22
 122 001c 03F50433 		add	r3, r3, #135168
 123 0020 9A69     		ldr	r2, [r3, #24]
 124 0022 42F00402 		orr	r2, r2, #4
 125 0026 9A61     		str	r2, [r3, #24]
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 126              		.loc 1 109 5 view .LVU23
 127 0028 9B69     		ldr	r3, [r3, #24]
 128 002a 03F00403 		and	r3, r3, #4
 129 002e 0193     		str	r3, [sp, #4]
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 130              		.loc 1 109 5 view .LVU24
 131 0030 019B     		ldr	r3, [sp, #4]
 132              	.LBE3:
 109:Src/tim.c     ****     /**TIM2 GPIO Configuration
 133              		.loc 1 109 5 view .LVU25
 113:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 113 5 view .LVU26
 113:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 113 25 is_stmt 0 view .LVU27
 136 0032 0123     		movs	r3, #1
 137 0034 0293     		str	r3, [sp, #8]
 114:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138              		.loc 1 114 5 is_stmt 1 view .LVU28
 114:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 114 26 is_stmt 0 view .LVU29
 140 0036 0223     		movs	r3, #2
 141 0038 0393     		str	r3, [sp, #12]
 115:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142              		.loc 1 115 5 is_stmt 1 view .LVU30
 115:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 143              		.loc 1 115 27 is_stmt 0 view .LVU31
 144 003a 0593     		str	r3, [sp, #20]
 116:Src/tim.c     **** 
 145              		.loc 1 116 5 is_stmt 1 view .LVU32
 146 003c 02A9     		add	r1, sp, #8
 147 003e 0248     		ldr	r0, .L12
 148              	.LVL4:
 116:Src/tim.c     **** 
 149              		.loc 1 116 5 is_stmt 0 view .LVU33
 150 0040 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/cczRz8S3.s 			page 6


 151              	.LVL5:
 152              		.loc 1 123 1 view .LVU34
 153 0044 E7E7     		b	.L8
 154              	.L13:
 155 0046 00BF     		.align	2
 156              	.L12:
 157 0048 00080140 		.word	1073809408
 158              		.cfi_endproc
 159              	.LFE67:
 161              		.section	.text.MX_TIM2_Init,"ax",%progbits
 162              		.align	1
 163              		.global	MX_TIM2_Init
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 168              	MX_TIM2_Init:
 169              	.LFB65:
  31:Src/tim.c     **** 
 170              		.loc 1 31 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 56
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 00B5     		push	{lr}
 175              	.LCFI6:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 0002 8FB0     		sub	sp, sp, #60
 179              	.LCFI7:
 180              		.cfi_def_cfa_offset 64
  37:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 181              		.loc 1 37 3 view .LVU36
  37:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 182              		.loc 1 37 26 is_stmt 0 view .LVU37
 183 0004 0023     		movs	r3, #0
 184 0006 0A93     		str	r3, [sp, #40]
 185 0008 0B93     		str	r3, [sp, #44]
 186 000a 0C93     		str	r3, [sp, #48]
 187 000c 0D93     		str	r3, [sp, #52]
  38:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 188              		.loc 1 38 3 is_stmt 1 view .LVU38
  38:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 189              		.loc 1 38 27 is_stmt 0 view .LVU39
 190 000e 0893     		str	r3, [sp, #32]
 191 0010 0993     		str	r3, [sp, #36]
  39:Src/tim.c     **** 
 192              		.loc 1 39 3 is_stmt 1 view .LVU40
  39:Src/tim.c     **** 
 193              		.loc 1 39 22 is_stmt 0 view .LVU41
 194 0012 0193     		str	r3, [sp, #4]
 195 0014 0293     		str	r3, [sp, #8]
 196 0016 0393     		str	r3, [sp, #12]
 197 0018 0493     		str	r3, [sp, #16]
 198 001a 0593     		str	r3, [sp, #20]
 199 001c 0693     		str	r3, [sp, #24]
 200 001e 0793     		str	r3, [sp, #28]
  44:Src/tim.c     ****   htim2.Init.Prescaler = 7;
 201              		.loc 1 44 3 is_stmt 1 view .LVU42
ARM GAS  /tmp/cczRz8S3.s 			page 7


  44:Src/tim.c     ****   htim2.Init.Prescaler = 7;
 202              		.loc 1 44 18 is_stmt 0 view .LVU43
 203 0020 2148     		ldr	r0, .L26
 204 0022 4FF08042 		mov	r2, #1073741824
 205 0026 0260     		str	r2, [r0]
  45:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 206              		.loc 1 45 3 is_stmt 1 view .LVU44
  45:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 207              		.loc 1 45 24 is_stmt 0 view .LVU45
 208 0028 0722     		movs	r2, #7
 209 002a 4260     		str	r2, [r0, #4]
  46:Src/tim.c     ****   htim2.Init.Period = 999;
 210              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:Src/tim.c     ****   htim2.Init.Period = 999;
 211              		.loc 1 46 26 is_stmt 0 view .LVU47
 212 002c 8360     		str	r3, [r0, #8]
  47:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 213              		.loc 1 47 3 is_stmt 1 view .LVU48
  47:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 214              		.loc 1 47 21 is_stmt 0 view .LVU49
 215 002e 40F2E732 		movw	r2, #999
 216 0032 C260     		str	r2, [r0, #12]
  48:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 217              		.loc 1 48 3 is_stmt 1 view .LVU50
  48:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 218              		.loc 1 48 28 is_stmt 0 view .LVU51
 219 0034 0361     		str	r3, [r0, #16]
  49:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 220              		.loc 1 49 3 is_stmt 1 view .LVU52
  49:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 221              		.loc 1 49 32 is_stmt 0 view .LVU53
 222 0036 8023     		movs	r3, #128
 223 0038 8361     		str	r3, [r0, #24]
  50:Src/tim.c     ****   {
 224              		.loc 1 50 3 is_stmt 1 view .LVU54
  50:Src/tim.c     ****   {
 225              		.loc 1 50 7 is_stmt 0 view .LVU55
 226 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 227              	.LVL6:
  50:Src/tim.c     ****   {
 228              		.loc 1 50 6 discriminator 1 view .LVU56
 229 003e 20BB     		cbnz	r0, .L21
 230              	.L15:
  54:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 231              		.loc 1 54 3 is_stmt 1 view .LVU57
  54:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 232              		.loc 1 54 34 is_stmt 0 view .LVU58
 233 0040 4FF48053 		mov	r3, #4096
 234 0044 0A93     		str	r3, [sp, #40]
  55:Src/tim.c     ****   {
 235              		.loc 1 55 3 is_stmt 1 view .LVU59
  55:Src/tim.c     ****   {
 236              		.loc 1 55 7 is_stmt 0 view .LVU60
 237 0046 0AA9     		add	r1, sp, #40
 238 0048 1748     		ldr	r0, .L26
 239 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 240              	.LVL7:
ARM GAS  /tmp/cczRz8S3.s 			page 8


  55:Src/tim.c     ****   {
 241              		.loc 1 55 6 discriminator 1 view .LVU61
 242 004e F8B9     		cbnz	r0, .L22
 243              	.L16:
  59:Src/tim.c     ****   {
 244              		.loc 1 59 3 is_stmt 1 view .LVU62
  59:Src/tim.c     ****   {
 245              		.loc 1 59 7 is_stmt 0 view .LVU63
 246 0050 1548     		ldr	r0, .L26
 247 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 248              	.LVL8:
  59:Src/tim.c     ****   {
 249              		.loc 1 59 6 discriminator 1 view .LVU64
 250 0056 F0B9     		cbnz	r0, .L23
 251              	.L17:
  63:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 252              		.loc 1 63 3 is_stmt 1 view .LVU65
  63:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 253              		.loc 1 63 37 is_stmt 0 view .LVU66
 254 0058 0023     		movs	r3, #0
 255 005a 0893     		str	r3, [sp, #32]
  64:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 256              		.loc 1 64 3 is_stmt 1 view .LVU67
  64:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 257              		.loc 1 64 33 is_stmt 0 view .LVU68
 258 005c 0993     		str	r3, [sp, #36]
  65:Src/tim.c     ****   {
 259              		.loc 1 65 3 is_stmt 1 view .LVU69
  65:Src/tim.c     ****   {
 260              		.loc 1 65 7 is_stmt 0 view .LVU70
 261 005e 08A9     		add	r1, sp, #32
 262 0060 1148     		ldr	r0, .L26
 263 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 264              	.LVL9:
  65:Src/tim.c     ****   {
 265              		.loc 1 65 6 discriminator 1 view .LVU71
 266 0066 C8B9     		cbnz	r0, .L24
 267              	.L18:
  69:Src/tim.c     ****   sConfigOC.Pulse = 0;
 268              		.loc 1 69 3 is_stmt 1 view .LVU72
  69:Src/tim.c     ****   sConfigOC.Pulse = 0;
 269              		.loc 1 69 20 is_stmt 0 view .LVU73
 270 0068 6023     		movs	r3, #96
 271 006a 0193     		str	r3, [sp, #4]
  70:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 272              		.loc 1 70 3 is_stmt 1 view .LVU74
  70:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 273              		.loc 1 70 19 is_stmt 0 view .LVU75
 274 006c 0022     		movs	r2, #0
 275 006e 0292     		str	r2, [sp, #8]
  71:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 276              		.loc 1 71 3 is_stmt 1 view .LVU76
  71:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 277              		.loc 1 71 24 is_stmt 0 view .LVU77
 278 0070 0392     		str	r2, [sp, #12]
  72:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 279              		.loc 1 72 3 is_stmt 1 view .LVU78
ARM GAS  /tmp/cczRz8S3.s 			page 9


  72:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 280              		.loc 1 72 24 is_stmt 0 view .LVU79
 281 0072 0592     		str	r2, [sp, #20]
  73:Src/tim.c     ****   {
 282              		.loc 1 73 3 is_stmt 1 view .LVU80
  73:Src/tim.c     ****   {
 283              		.loc 1 73 7 is_stmt 0 view .LVU81
 284 0074 01A9     		add	r1, sp, #4
 285 0076 0C48     		ldr	r0, .L26
 286 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 287              	.LVL10:
  73:Src/tim.c     ****   {
 288              		.loc 1 73 6 discriminator 1 view .LVU82
 289 007c 88B9     		cbnz	r0, .L25
 290              	.L19:
  80:Src/tim.c     **** 
 291              		.loc 1 80 3 is_stmt 1 view .LVU83
 292 007e 0A48     		ldr	r0, .L26
 293 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 294              	.LVL11:
  82:Src/tim.c     **** 
 295              		.loc 1 82 1 is_stmt 0 view .LVU84
 296 0084 0FB0     		add	sp, sp, #60
 297              	.LCFI8:
 298              		.cfi_remember_state
 299              		.cfi_def_cfa_offset 4
 300              		@ sp needed
 301 0086 5DF804FB 		ldr	pc, [sp], #4
 302              	.L21:
 303              	.LCFI9:
 304              		.cfi_restore_state
  52:Src/tim.c     ****   }
 305              		.loc 1 52 5 is_stmt 1 view .LVU85
 306 008a FFF7FEFF 		bl	Error_Handler
 307              	.LVL12:
 308 008e D7E7     		b	.L15
 309              	.L22:
  57:Src/tim.c     ****   }
 310              		.loc 1 57 5 view .LVU86
 311 0090 FFF7FEFF 		bl	Error_Handler
 312              	.LVL13:
 313 0094 DCE7     		b	.L16
 314              	.L23:
  61:Src/tim.c     ****   }
 315              		.loc 1 61 5 view .LVU87
 316 0096 FFF7FEFF 		bl	Error_Handler
 317              	.LVL14:
 318 009a DDE7     		b	.L17
 319              	.L24:
  67:Src/tim.c     ****   }
 320              		.loc 1 67 5 view .LVU88
 321 009c FFF7FEFF 		bl	Error_Handler
 322              	.LVL15:
 323 00a0 E2E7     		b	.L18
 324              	.L25:
  75:Src/tim.c     ****   }
 325              		.loc 1 75 5 view .LVU89
ARM GAS  /tmp/cczRz8S3.s 			page 10


 326 00a2 FFF7FEFF 		bl	Error_Handler
 327              	.LVL16:
 328 00a6 EAE7     		b	.L19
 329              	.L27:
 330              		.align	2
 331              	.L26:
 332 00a8 00000000 		.word	htim2
 333              		.cfi_endproc
 334              	.LFE65:
 336              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 337              		.align	1
 338              		.global	HAL_TIM_Base_MspDeInit
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	HAL_TIM_Base_MspDeInit:
 344              	.LVL17:
 345              	.LFB68:
 124:Src/tim.c     **** 
 125:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 126:Src/tim.c     **** {
 346              		.loc 1 126 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 127:Src/tim.c     **** 
 128:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 351              		.loc 1 128 3 view .LVU91
 352              		.loc 1 128 20 is_stmt 0 view .LVU92
 353 0000 0368     		ldr	r3, [r0]
 354              		.loc 1 128 5 view .LVU93
 355 0002 B3F1804F 		cmp	r3, #1073741824
 356 0006 00D0     		beq	.L30
 357              	.L28:
 129:Src/tim.c     ****   {
 130:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 131:Src/tim.c     **** 
 132:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 133:Src/tim.c     ****     /* Peripheral clock disable */
 134:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 135:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 136:Src/tim.c     **** 
 137:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 138:Src/tim.c     ****   }
 139:Src/tim.c     **** }
 358              		.loc 1 139 1 view .LVU94
 359 0008 7047     		bx	lr
 360              	.L30:
 134:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 361              		.loc 1 134 5 is_stmt 1 view .LVU95
 362 000a 034A     		ldr	r2, .L31
 363 000c D369     		ldr	r3, [r2, #28]
 364 000e 23F00103 		bic	r3, r3, #1
 365 0012 D361     		str	r3, [r2, #28]
 366              		.loc 1 139 1 is_stmt 0 view .LVU96
 367 0014 F8E7     		b	.L28
ARM GAS  /tmp/cczRz8S3.s 			page 11


 368              	.L32:
 369 0016 00BF     		.align	2
 370              	.L31:
 371 0018 00100240 		.word	1073876992
 372              		.cfi_endproc
 373              	.LFE68:
 375              		.global	htim2
 376              		.section	.bss.htim2,"aw",%nobits
 377              		.align	2
 380              	htim2:
 381 0000 00000000 		.space	72
 381      00000000 
 381      00000000 
 381      00000000 
 381      00000000 
 382              		.text
 383              	.Letext0:
 384              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 385              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 386              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 387              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 388              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 389              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 390              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 391              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 392              		.file 10 "Inc/tim.h"
 393              		.file 11 "Inc/main.h"
ARM GAS  /tmp/cczRz8S3.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cczRz8S3.s:19     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cczRz8S3.s:25     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cczRz8S3.s:71     .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cczRz8S3.s:77     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cczRz8S3.s:157    .text.HAL_TIM_MspPostInit:00000048 $d
     /tmp/cczRz8S3.s:162    .text.MX_TIM2_Init:00000000 $t
     /tmp/cczRz8S3.s:168    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cczRz8S3.s:332    .text.MX_TIM2_Init:000000a8 $d
     /tmp/cczRz8S3.s:380    .bss.htim2:00000000 htim2
     /tmp/cczRz8S3.s:337    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cczRz8S3.s:343    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cczRz8S3.s:371    .text.HAL_TIM_Base_MspDeInit:00000018 $d
     /tmp/cczRz8S3.s:377    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
