{
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port serial_clock -pg 1 -y 1130 -defaultsOSRD
preplace port i2s_i2c -pg 1 -y 510 -defaultsOSRD
preplace port cap_btn_i2c -pg 1 -y 230 -defaultsOSRD
preplace port playback_in_progress_led -pg 1 -y 1310 -defaultsOSRD
preplace port clk_100MHz -pg 1 -y 830 -defaultsOSRD
preplace port i2s_mclk -pg 1 -y 1190 -defaultsOSRD
preplace port led -pg 1 -y 80 -defaultsOSRD
preplace port chip_select -pg 1 -y 950 -defaultsOSRD
preplace port led_mic_pwm -pg 1 -y 1070 -defaultsOSRD
preplace port i2s_data -pg 1 -y 1250 -defaultsOSRD
preplace port swt -pg 1 -y 370 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -y 750 -defaultsOSRD
preplace port fft_pwm_out -pg 1 -y 840 -defaultsOSRD
preplace port recording_in_progress_led -pg 1 -y 1280 -defaultsOSRD
preplace port led_playback_mode -pg 1 -y 1340 -defaultsOSRD
preplace port master_in_slave_out -pg 1 -y 1100 -defaultsOSRD -right
preplace port btn_rst -pg 1 -y 920 -defaultsOSRD -right
preplace port i2s_lrclk -pg 1 -y 1220 -defaultsOSRD
preplace port i2s_bclk -pg 1 -y 1160 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -y 630 -defaultsOSRD
preplace portBus vadj -pg 1 -y 1400 -defaultsOSRD
preplace portBus cap_btn -pg 1 -y 720 -defaultsOSRD -right
preplace portBus fft_freq_out -pg 1 -y 890 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -y 1410 -defaultsOSRD
preplace inst fft_AXI_V_0 -pg 1 -lvl 6 -y 840 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -y 950 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -y 72 -defaultsOSRD
preplace inst playback_ctrl_0 -pg 1 -lvl 4 -y 1270 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 6 -y 362 -defaultsOSRD
preplace inst i2c_cap_btn -pg 1 -lvl 6 -y 222 -defaultsOSRD -resize 220 132
preplace inst i2s_0 -pg 1 -lvl 6 -y 1210 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -y 940 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 720 -defaultsOSRD
preplace inst mic_storage_0 -pg 1 -lvl 5 -y 1380 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y 370 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 720 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 640 -defaultsOSRD
preplace inst spi_controller_0 -pg 1 -lvl 5 -y 1140 -defaultsOSRD
preplace inst one_register_0 -pg 1 -lvl 5 -y 1560 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 770 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 740 -defaultsOSRD
preplace inst I2S_audio -pg 1 -lvl 6 -y 502 -defaultsOSRD
preplace netloc i2s_0_bclk 1 6 1 2520
preplace netloc i2c_cap_btn_IIC_0 1 6 1 2510J
preplace netloc playback_ctrl_0_recording_in_progress1 1 4 1 1320
preplace netloc playback_ctrl_0_playback_start 1 4 1 1310
preplace netloc cap_btn_1 1 3 4 830 820 NJ 820 1830 720 NJ
preplace netloc microblaze_0_intr 1 2 1 NJ
preplace netloc mic_storage_0_recording_in_progress_led 1 5 2 1960J 1350 2510J
preplace netloc playback_ctrl_0_speaker_mode 1 4 3 1340J 1270 1930 1340 NJ
preplace netloc spi_controller_0_pwm_out 1 5 2 1910J 1070 NJ
preplace netloc microblaze_0_interrupt 1 3 1 800
preplace netloc I2S_audio_iic_rtl_0 1 6 1 2510J
preplace netloc axi_interconnect_0_M02_AXI 1 5 1 1800
preplace netloc microblaze_0_ilmb_1 1 4 1 1350
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1310
preplace netloc spi_controller_0_serial_clock 1 5 2 1920 1110 2510J
preplace netloc axi_interconnect_0_M07_AXI 1 5 1 1840
preplace netloc fft_AXI_V_0_frequency 1 6 1 N
preplace netloc axi_interconnect_0_M04_AXI 1 5 1 1860
preplace netloc fft_AXI_V_0_fft_pwm_out 1 6 1 2510
preplace netloc xlconstant_0_dout 1 6 1 2520J
preplace netloc spi_controller_0_chip_select 1 5 2 1900J 970 2520J
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 540 810 NJ 810 1310J
preplace netloc i2s_0_lrclk 1 6 1 N
preplace netloc mic_storage_0_playback_in_progress_led 1 5 2 1950J 1310 NJ
preplace netloc btn_rst_1 1 3 4 840 1350 1350 1030 1950 960 2510J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 530 590 NJ 590 1320 90 1870
preplace netloc clk_wiz_1_clk_out1 1 1 5 110 880 540 830 820 830 1330 80 1880
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 510 790 810J
preplace netloc clk_wiz_1_locked 1 1 1 120
preplace netloc axi_uartlite_0_UART 1 6 1 NJ
preplace netloc axi_gpio_0_GPIO 1 6 1 2510J
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1810
preplace netloc axi_interconnect_0_M05_AXI 1 2 4 550 70 NJ 70 NJ 70 1790
preplace netloc i2s_0_sd 1 6 1 2520
preplace netloc spi_controller_0_new_data_ready_clk_100MHz 1 4 2 1370 1250 1860
preplace netloc reset_rtl_0_1 1 0 2 -120 750 NJ
preplace netloc microblaze_0_dlmb_1 1 4 1 1350
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1820
preplace netloc mic_storage_0_playback_data 1 5 1 1940
preplace netloc Net 1 4 2 1360 1240 1890
preplace netloc microblaze_0_debug 1 3 1 N
preplace netloc axi_interconnect_0_M06_AXI 1 5 1 1850
preplace netloc axi_gpio_1_GPIO 1 6 1 2510J
preplace netloc master_in_slave_out_1 1 4 3 1370 1040 NJ 1040 2520J
preplace netloc mdm_1_debug_sys_rst 1 1 3 130 870 520J 800 790
preplace netloc axi_interconnect_0_M03_AXI 1 5 1 1860
preplace netloc i2s_0_mclk 1 6 1 2510
preplace netloc clk_100MHz_1 1 0 1 NJ
levelinfo -pg 1 -140 20 340 670 1080 1590 2360 2570 -top -30 -bot 1870
"
}
{
   "da_axi4_cnt":"33",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"10",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"22"
}
