#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_0000016897e92ce0 .scope module, "tb_NotGate" "tb_NotGate" 2 3;
 .timescale -9 -12;
v0000016897e09490_0 .var "in", 0 0;
v0000016897e93000_0 .net "out", 0 0, L_0000016897e930a0;  1 drivers
S_0000016897e92e70 .scope module, "uut" "NotGate" 2 7, 3 1 0, S_0000016897e92ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0000016897e93560_0 .net "in", 0 0, v0000016897e09490_0;  1 drivers
v0000016897e93cb0_0 .net "out", 0 0, L_0000016897e930a0;  alias, 1 drivers
L_0000016897e930a0 .reduce/nor v0000016897e09490_0;
    .scope S_0000016897e92ce0;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016897e92ce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016897e09490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016897e09490_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 19 "$display", "in = %b, out = %b", v0000016897e09490_0, v0000016897e93000_0 {0 0 0};
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HDLBits/tb_NotGate.v";
    "HDLBits/NotGate.v";
