Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/" --output-directory="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2/" --report-file="bsf:C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.bsf" --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX30CF23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.qsys"
Progress: Loading Conect to IoT/Project2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding switches [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switches
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Project2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/" --output-directory="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.sopcinfo" --report-file="html:C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.html" --report-file="qip:C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2/synthesis/Project2.qip" --report-file="cmp:C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX30CF23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2.qsys" --language=VERILOG
Progress: Loading Conect to IoT/Project2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding switches [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switches
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Project2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Project2: Generating Project2 "Project2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 43 connections
Info: merlin_domain_transform: After transform: 26 modules, 107 connections
Info: merlin_router_transform: After transform: 33 modules, 128 connections
Info: reset_adaptation_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 164 connections
Info: merlin_mm_transform: After transform: 47 modules, 164 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 167 connections
Warning: Project2: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: Project2: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Project2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: switches: Starting RTL generation for module 'Project2_switches'
Info: switches:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Project2_switches --dir=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0001_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0001_switches_gen//Project2_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'Project2_switches'
Info: switches: "Project2" instantiated altera_avalon_pio "switches"
Info: nios2_qsys_0: Starting RTL generation for module 'Project2_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Project2_nios2_qsys_0 --dir=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0002_nios2_qsys_0_gen//Project2_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.07.17 10:29:16 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.07.17 10:29:16 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.07.17 10:29:17 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.07.17 10:29:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.07.17 10:29:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.07.17 10:29:23 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Project2_nios2_qsys_0'
Info: nios2_qsys_0: "Project2" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Project2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Project2_onchip_memory2_0 --dir=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0003_onchip_memory2_0_gen//Project2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Project2_onchip_memory2_0'
Info: onchip_memory2_0: "Project2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: uart_0: Starting RTL generation for module 'Project2_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Project2_uart_0 --dir=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0004_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0004_uart_0_gen//Project2_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'Project2_uart_0'
Info: uart_0: "Project2" instantiated altera_avalon_uart "uart_0"
Info: jtag_uart_0: Starting RTL generation for module 'Project2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Project2_jtag_uart_0 --dir=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/RAMONS~1/AppData/Local/Temp/alt8094_5304570953280295414.dir/0005_jtag_uart_0_gen//Project2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Project2_jtag_uart_0'
Info: jtag_uart_0: "Project2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0_instruction_master_translator: "Project2" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Project2" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Project2" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Project2" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Project2" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Project2" instantiated altera_merlin_router "addr_router"
Info: id_router: "Project2" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Project2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Project2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Project2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Project2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Project2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Ramon Silva/Documents/GitHub/Conect to IoT/Project2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Project2" instantiated altera_irq_mapper "irq_mapper"
Info: Project2: Done Project2" with 19 modules, 71 files, 1351918 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
