

================================================================
== Vitis HLS Report for 'shake_absorb'
================================================================
* Date:           Thu Dec 29 16:02:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241  |shake_absorb_Pipeline_VITIS_LOOP_351_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249   |shake_absorb_Pipeline_VITIS_LOOP_12_1   |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255  |shake_absorb_Pipeline_VITIS_LOOP_360_2  |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
        |grp_KeccakF1600_StatePermute_fu_265                |KeccakF1600_StatePermute                |       50|       50|   0.500 us|   0.500 us|   50|   50|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273  |shake_absorb_Pipeline_VITIS_LOOP_369_4  |       23|       23|   0.230 us|   0.230 us|   23|   23|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282  |shake_absorb_Pipeline_VITIS_LOOP_376_5  |        2|       22|  20.000 ns|   0.220 us|    2|   22|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293  |shake_absorb_Pipeline_VITIS_LOOP_383_6  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298  |shake_absorb_Pipeline_VITIS_LOOP_385_7  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308  |shake_absorb_Pipeline_VITIS_LOOP_12_12  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |        8|        8|         1|          -|          -|     8|        no|
        |- VITIS_LOOP_368_3  |        ?|        ?|        77|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      475|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|     2249|    18476|    -|
|Memory               |        0|     -|        4|        1|    0|
|Multiplexer          |        -|     -|        -|      587|    -|
|Register             |        -|     -|      249|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     2502|    19539|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_265                |KeccakF1600_StatePermute                |        2|   0|  1633|  16899|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249   |shake_absorb_Pipeline_VITIS_LOOP_12_1   |        0|   0|    75|    314|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308  |shake_absorb_Pipeline_VITIS_LOOP_12_12  |        0|   0|    75|    314|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241  |shake_absorb_Pipeline_VITIS_LOOP_351_1  |        0|   0|   106|    204|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255  |shake_absorb_Pipeline_VITIS_LOOP_360_2  |        0|   0|   148|    236|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273  |shake_absorb_Pipeline_VITIS_LOOP_369_4  |        0|   0|    21|    123|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282  |shake_absorb_Pipeline_VITIS_LOOP_376_5  |        0|   0|   151|    246|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293  |shake_absorb_Pipeline_VITIS_LOOP_383_6  |        0|   0|     6|     48|    0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298  |shake_absorb_Pipeline_VITIS_LOOP_385_7  |        0|   0|    34|     92|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |Total                                              |                                        |        2|   0|  2249|  18476|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_U    |shake_absorb_t_RAM_AUTO_1R1W  |        0|  4|   1|    0|     8|    4|     1|           32|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        0|  4|   1|    0|     8|    4|     1|           32|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln340_fu_439_p2               |         +|   0|  0|   9|           2|           2|
    |add_ln351_fu_456_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln368_fu_576_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln382_fu_635_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln388_fu_674_p2               |         +|   0|  0|  15|           8|           8|
    |empty_117_fu_349_p2               |         +|   0|  0|  12|           4|           1|
    |sub_ln340_fu_629_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln351_fu_371_p2               |         -|   0|  0|  12|           5|           4|
    |sub_ln356_fu_397_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln359_fu_490_p2               |         -|   0|  0|  18|           8|          11|
    |sub_ln363_fu_535_p2               |         -|   0|  0|  10|           3|           3|
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op95_call_state10    |       and|   0|  0|   2|           1|           1|
    |exitcond9413_fu_343_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_fu_391_p2                    |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln349_fu_363_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln359_1_fu_504_p2            |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln359_fu_484_p2              |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln368_fu_570_p2              |      icmp|   0|  0|  29|          64|           8|
    |icmp_ln382_fu_641_p2              |      icmp|   0|  0|  29|          64|          64|
    |empty_119_fu_446_p3               |    select|   0|  0|   3|           1|           2|
    |select_ln13_1_fu_527_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln13_2_fu_550_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln13_3_fu_556_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln13_fu_520_p3             |    select|   0|  0|   4|           1|           4|
    |umax_fu_421_p3                    |    select|   0|  0|   2|           1|           2|
    |xor_ln351_1_fu_432_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln351_fu_416_p2               |       xor|   0|  0|   2|           2|           2|
    |xor_ln356_fu_465_p2               |       xor|   0|  0|  64|          64|          64|
    |xor_ln366_fu_540_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln387_fu_667_p2               |       xor|   0|  0|  64|          64|          64|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 475|         430|         320|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  108|         22|    1|         22|
    |ap_phi_mux_mlen_assign_6_phi_fu_175_p4  |    9|          2|    2|          4|
    |ap_phi_mux_mlen_assign_8_phi_fu_210_p6  |    9|          2|    3|          6|
    |ap_phi_mux_phi_ln13_phi_fu_186_p4       |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln340_1_phi_fu_221_p6    |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln390_phi_fu_235_p4      |    9|          2|    8|         16|
    |ap_phi_mux_this_pos_1_phi_fu_165_p4     |    9|          2|   11|         22|
    |ap_return                               |    9|          2|    8|         16|
    |empty_fu_90                             |    9|          2|    4|          8|
    |mlen_assign_6_reg_171                   |    9|          2|    2|          4|
    |mlen_assign_8_reg_207                   |    9|          2|    3|          6|
    |mlen_assign_9_fu_106                    |    9|          2|   64|        128|
    |phi_ln13_reg_182                        |    9|          2|    1|          2|
    |phi_ln340_1_reg_218                     |    9|          2|    1|          2|
    |phi_ln340_reg_194                       |    9|          2|    8|         16|
    |phi_ln390_reg_232                       |    9|          2|    8|         16|
    |t_address0                              |   37|          7|    3|         21|
    |t_ce0                                   |   37|          7|    1|          7|
    |t_d0                                    |   26|          5|    4|         20|
    |t_we0                                   |   26|          5|    1|          5|
    |this_pos_1_reg_162                      |    9|          2|   11|         22|
    |this_s_address0                         |   49|          9|    5|         45|
    |this_s_address1                         |   26|          5|    5|         25|
    |this_s_ce0                              |   31|          6|    1|          6|
    |this_s_ce1                              |   26|          5|    1|          5|
    |this_s_d0                               |   37|          7|   64|        448|
    |this_s_we0                              |   31|          6|    1|          6|
    |this_s_we1                              |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  587|        118|  224|        884|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln382_reg_857                                               |   8|   0|    8|          0|
    |ap_CS_fsm                                                       |  21|   0|   21|          0|
    |ap_return_preg                                                  |   8|   0|    8|          0|
    |empty_116_reg_714                                               |   8|   0|    8|          0|
    |empty_118_reg_748                                               |   2|   0|    2|          0|
    |empty_fu_90                                                     |   4|   0|    4|          0|
    |grp_KeccakF1600_StatePermute_fu_265_ap_start_reg                |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249_ap_start_reg   |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_733                                                       |   3|   0|    3|          0|
    |icmp_ln349_reg_744                                              |   1|   0|    1|          0|
    |icmp_ln359_1_reg_797                                            |   1|   0|    1|          0|
    |icmp_ln359_reg_783                                              |   1|   0|    1|          0|
    |icmp_ln382_reg_864                                              |   1|   0|    1|          0|
    |icmp_reg_754                                                    |   1|   0|    1|          0|
    |lshr_ln_reg_760                                                 |   5|   0|    5|          0|
    |mlen_assign_6_reg_171                                           |   2|   0|    2|          0|
    |mlen_assign_8_reg_207                                           |   3|   0|    3|          0|
    |mlen_assign_9_fu_106                                            |  64|   0|   64|          0|
    |p_read2_cast_reg_719                                            |   3|   0|    4|          1|
    |p_read_cast3_reg_727                                            |  11|   0|   11|          0|
    |phi_ln13_reg_182                                                |   1|   0|    1|          0|
    |phi_ln340_1_reg_218                                             |   1|   0|    1|          0|
    |phi_ln340_reg_194                                               |   8|   0|    8|          0|
    |phi_ln390_reg_232                                               |   8|   0|    8|          0|
    |select_ln13_1_reg_811                                           |   4|   0|    4|          0|
    |select_ln13_2_reg_824                                           |   4|   0|    4|          0|
    |select_ln13_3_reg_830                                           |   4|   0|    4|          0|
    |select_ln13_reg_806                                             |   4|   0|    4|          0|
    |sub_ln340_reg_851                                               |   9|   0|    9|          0|
    |this_pos_1_reg_162                                              |  11|   0|   11|          0|
    |this_s_addr_1_reg_873                                           |   5|   0|    5|          0|
    |this_s_addr_reg_765                                             |   5|   0|    5|          0|
    |tmp_4_reg_846                                                   |   5|   0|    5|          0|
    |trunc_ln342_2_reg_801                                           |   5|   0|    5|          0|
    |trunc_ln359_1_reg_792                                           |   3|   0|    3|          0|
    |trunc_ln359_reg_787                                             |   1|   0|    1|          0|
    |trunc_ln388_reg_868                                             |   8|   0|    8|          0|
    |trunc_ln7_reg_841                                               |   5|   0|    5|          0|
    |zext_ln340_reg_776                                              |   2|   0|    3|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 249|   0|  251|          2|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb|  return value|
|ap_return        |  out|    8|  ap_ctrl_hs|  shake_absorb|  return value|
|this_s_address0  |  out|    5|   ap_memory|        this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|        this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|        this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|        this_s|         array|
|this_s_q0        |   in|   64|   ap_memory|        this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|        this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|        this_s|         array|
|this_s_we1       |  out|    1|   ap_memory|        this_s|         array|
|this_s_d1        |  out|   64|   ap_memory|        this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|        this_s|         array|
|p_read           |   in|   10|     ap_none|        p_read|        scalar|
|p_read1          |   in|    4|     ap_none|       p_read1|        scalar|
|p_read2          |   in|    3|     ap_none|       p_read2|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 21 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 22 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_3 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2"   --->   Operation 23 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_4 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1"   --->   Operation 24 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 25 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_3_loc = alloca i64 1"   --->   Operation 26 'alloca' 'r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_loc = alloca i64 1"   --->   Operation 27 'alloca' 'r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_116 = trunc i10 %p_read_5"   --->   Operation 28 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read2_cast = zext i3 %p_read_3"   --->   Operation 29 'zext' 'p_read2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_cast3 = sext i10 %p_read_5"   --->   Operation 30 'sext' 'p_read_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = trunc i10 %p_read_5"   --->   Operation 31 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%t = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 32 'alloca' 't' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln343 = store i4 0, i4 %empty" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 33 'store' 'store_ln343' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln343 = br void %memset.loop" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 34 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 35 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast13 = zext i4 %p_load"   --->   Operation 36 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%exitcond9413 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 37 'icmp' 'exitcond9413' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%empty_117 = add i4 %p_load, i4 1"   --->   Operation 39 'add' 'empty_117' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9413, void %memset.loop.split, void %split"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i4 %t, i64 0, i64 %p_cast13"   --->   Operation 41 'getelementptr' 't_addr' <Predicate = (!exitcond9413)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%store_ln0 = store i4 0, i3 %t_addr"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond9413)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %empty_117, i4 %empty"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond9413)> <Delay = 0.46>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond9413)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 45 'zext' 'zext_ln349' <Predicate = (exitcond9413)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.56ns)   --->   "%icmp_ln349 = icmp_eq  i3 %i, i3 0" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 46 'icmp' 'icmp_ln349' <Predicate = (exitcond9413)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %if.then2, void %if.end12" [HLS_Final_vitis_src/spu.cpp:349]   --->   Operation 47 'br' 'br_ln349' <Predicate = (exitcond9413)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 48 'zext' 'zext_ln351' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%sub_ln351 = sub i4 8, i4 %zext_ln349" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 49 'sub' 'sub_ln351' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_118 = trunc i4 %sub_ln351" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 50 'trunc' 'empty_118' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln351, i32 1, i32 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 51 'partselect' 'tmp' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.56ns)   --->   "%icmp = icmp_eq  i3 %tmp, i3 0" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 52 'icmp' 'icmp' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [2/2] (0.46ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_3, i4 %p_read_4, i4 %t"   --->   Operation 53 'call' 'call_ln0' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.87ns)   --->   "%sub_ln356 = sub i8 %empty_116, i8 %zext_ln351" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 54 'sub' 'sub_ln356' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln356, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 55 'partselect' 'lshr_ln' <Predicate = (exitcond9413 & !icmp_ln349)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_3, i4 %p_read_4, i4 %t"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 58 [1/2] (1.18ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i5 %lshr_ln" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 59 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln356" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 60 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 61 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%xor_ln351 = xor i2 %empty_118, i2 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 62 'xor' 'xor_ln351' <Predicate = (!icmp_ln349 & icmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.34ns) (out node of the LUT)   --->   "%umax = select i1 %icmp, i2 %xor_ln351, i2 1" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 63 'select' 'umax' <Predicate = (!icmp_ln349)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i2 %umax" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 64 'trunc' 'trunc_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.14ns)   --->   "%xor_ln351_1 = xor i1 %trunc_ln351, i1 1" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 65 'xor' 'xor_ln351_1' <Predicate = (!icmp_ln349)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.62ns)   --->   "%add_ln340 = add i2 %umax, i2 3" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 66 'add' 'add_ln340' <Predicate = (!icmp_ln349)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln351)   --->   "%empty_119 = select i1 %icmp, i2 %empty_118, i2 2" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 67 'select' 'empty_119' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln351)   --->   "%zext_ln351_1 = zext i2 %empty_119" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 68 'zext' 'zext_ln351_1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln351 = add i11 %zext_ln351_1, i11 %p_read_cast3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 69 'add' 'add_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%r_loc_load = load i64 %r_loc"   --->   Operation 70 'load' 'r_loc_load' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 71 'load' 'this_s_load' <Predicate = (!icmp_ln349)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 72 [1/1] (0.32ns)   --->   "%xor_ln356 = xor i64 %this_s_load, i64 %r_loc_load" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 72 'xor' 'xor_ln356' <Predicate = (!icmp_ln349)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln356 = store i64 %xor_ln356, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:356]   --->   Operation 73 'store' 'store_ln356' <Predicate = (!icmp_ln349)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln357 = br void %if.end12" [HLS_Final_vitis_src/spu.cpp:357]   --->   Operation 74 'br' 'br_ln357' <Predicate = (!icmp_ln349)> <Delay = 0.46>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%this_pos_1 = phi i11 %add_ln351, void %if.then2, i11 %p_read_cast3, void %split" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 75 'phi' 'this_pos_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%mlen_assign_6 = phi i2 %add_ln340, void %if.then2, i2 2, void %split" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 76 'phi' 'mlen_assign_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i1 %xor_ln351_1, void %if.then2, i1 0, void %split" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 77 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i11 %this_pos_1" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 78 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i2 %mlen_assign_6" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 79 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i2 %mlen_assign_6" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 80 'zext' 'zext_ln340_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln359 = icmp_eq  i11 %this_pos_1, i11 0" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 81 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %land.lhs.true, void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 82 'br' 'br_ln359' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 83 [1/1] (0.96ns)   --->   "%sub_ln359 = sub i11 168, i11 %this_pos_1" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 83 'sub' 'sub_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 84 'trunc' 'trunc_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln359_1 = trunc i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 85 'trunc' 'trunc_ln359_1' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln359_1 = icmp_ult  i11 %zext_ln340_1, i11 %sub_ln359" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 86 'icmp' 'icmp_ln359_1' <Predicate = (!icmp_ln359)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.46ns)   --->   "%br_ln359 = br i1 %icmp_ln359_1, void %for.cond.preheader, void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:359]   --->   Operation 87 'br' 'br_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.46>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln342_2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %this_pos_1, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 88 'partselect' 'trunc_ln342_2' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.18>
ST_7 : Operation 89 [1/1] (0.18ns)   --->   "%select_ln13 = select i1 %phi_ln13, i4 %p_read2_cast, i4 %p_read_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 89 'select' 'select_ln13' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.18ns)   --->   "%select_ln13_1 = select i1 %phi_ln13, i4 %p_read_4, i4 %p_read2_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 90 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 91 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 92 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:365]   --->   Operation 93 'call' 'call_ln365' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.63>
ST_10 : Operation 94 [1/1] (0.71ns)   --->   "%sub_ln363 = sub i3 %zext_ln340, i3 %trunc_ln359_1" [HLS_Final_vitis_src/spu.cpp:363]   --->   Operation 94 'sub' 'sub_ln363' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:365]   --->   Operation 95 'call' 'call_ln365' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 96 [1/1] (0.14ns)   --->   "%xor_ln366 = xor i1 %phi_ln13, i1 %trunc_ln359" [HLS_Final_vitis_src/spu.cpp:366]   --->   Operation 96 'xor' 'xor_ln366' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.46ns)   --->   "%br_ln366 = br void %VITIS_LOOP_368_3" [HLS_Final_vitis_src/spu.cpp:366]   --->   Operation 97 'br' 'br_ln366' <Predicate = (!icmp_ln359 & !icmp_ln359_1)> <Delay = 0.46>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%phi_ln340 = phi i8 0, void %for.cond.preheader, i8 %trunc_ln340, void %if.end12, i8 %trunc_ln340, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 98 'phi' 'phi_ln340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%mlen_assign_8 = phi i3 %sub_ln363, void %for.cond.preheader, i3 %zext_ln340, void %if.end12, i3 %zext_ln340, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:363]   --->   Operation 99 'phi' 'mlen_assign_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%phi_ln340_1 = phi i1 %xor_ln366, void %for.cond.preheader, i1 %phi_ln13, void %if.end12, i1 %phi_ln13, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 100 'phi' 'phi_ln340_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%mlen_assign_9 = alloca i32 1"   --->   Operation 101 'alloca' 'mlen_assign_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln340 = sext i3 %mlen_assign_8" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 102 'sext' 'sext_ln340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.18ns)   --->   "%select_ln13_2 = select i1 %phi_ln340_1, i4 %p_read2_cast, i4 %p_read_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 103 'select' 'select_ln13_2' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.18ns)   --->   "%select_ln13_3 = select i1 %phi_ln340_1, i4 %p_read_4, i4 %p_read2_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 104 'select' 'select_ln13_3' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %sext_ln340, i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 105 'store' 'store_ln368' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 106 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%mlen_assign_9_load = load i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 107 'load' 'mlen_assign_9_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.14ns)   --->   "%icmp_ln368 = icmp_ugt  i64 %mlen_assign_9_load, i64 167" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 108 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %VITIS_LOOP_376_5, void %for.body48.lr.ph" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 109 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 110 'call' 'call_ln13' <Predicate = (icmp_ln368)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln368 = add i64 %mlen_assign_9_load, i64 18446744073709551448" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 111 'add' 'add_ln368' <Predicate = (icmp_ln368)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %add_ln368, i64 %mlen_assign_9" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 112 'store' 'store_ln368' <Predicate = (icmp_ln368)> <Delay = 0.46>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln340_3 = trunc i64 %mlen_assign_9_load" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 113 'trunc' 'trunc_ln340_3' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %phi_ln340, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 114 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_9_load, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 115 'partselect' 'tmp_4' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 116 'call' 'call_ln340' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_4, i3 0" [HLS_Final_vitis_src/spu.cpp:378]   --->   Operation 117 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:378]   --->   Operation 118 'zext' 'zext_ln378' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 119 'zext' 'zext_ln379' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.90ns)   --->   "%sub_ln340 = sub i9 %trunc_ln340_3, i9 %zext_ln379" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 120 'sub' 'sub_ln340' <Predicate = (!icmp_ln368)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.87ns)   --->   "%add_ln382 = add i8 %phi_ln340, i8 %and_ln" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 121 'add' 'add_ln382' <Predicate = (!icmp_ln368)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.14ns)   --->   "%icmp_ln382 = icmp_eq  i64 %mlen_assign_9_load, i64 %zext_ln378" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 122 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln368)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 123 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 124 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 125 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 126 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 127 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.46>
ST_15 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 128 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 129 [1/1] (0.46ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc100.preheader, void %if.end126" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 129 'br' 'br_ln382' <Predicate = true> <Delay = 0.46>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t"   --->   Operation 130 'call' 'call_ln0' <Predicate = (!icmp_ln382)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 1.53>
ST_17 : Operation 132 [2/2] (1.53ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_3, i4 %p_read_4, i4 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 132 'call' 'call_ln340' <Predicate = true> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i9 %sub_ln340" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 133 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_3, i4 %p_read_4, i4 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 134 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 1.29>
ST_20 : Operation 136 [1/2] (1.18ns)   --->   "%call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln382, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 137 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i5 %lshr_ln1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 138 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%this_s_addr_1 = getelementptr i64 %this_s, i64 0, i64 %zext_ln387" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 139 'getelementptr' 'this_s_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [2/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 140 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 17> <Delay = 2.92>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%r_3_loc_load = load i64 %r_3_loc"   --->   Operation 141 'load' 'r_3_loc_load' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 142 'load' 'this_s_load_1' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 143 [1/1] (0.32ns)   --->   "%xor_ln387 = xor i64 %this_s_load_1, i64 %r_3_loc_load" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 143 'xor' 'xor_ln387' <Predicate = (!icmp_ln382)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln387 = store i64 %xor_ln387, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 144 'store' 'store_ln387' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 145 [1/1] (0.87ns)   --->   "%add_ln388 = add i8 %add_ln382, i8 %trunc_ln388" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 145 'add' 'add_ln388' <Predicate = (!icmp_ln382)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.46ns)   --->   "%br_ln389 = br void %if.end126" [HLS_Final_vitis_src/spu.cpp:389]   --->   Operation 146 'br' 'br_ln389' <Predicate = (!icmp_ln382)> <Delay = 0.46>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln390 = phi i8 %add_ln388, void %for.inc100.preheader, i8 %add_ln382, void %VITIS_LOOP_376_5" [HLS_Final_vitis_src/spu.cpp:390]   --->   Operation 147 'phi' 'phi_ln390' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln390 = ret i8 %phi_ln390" [HLS_Final_vitis_src/spu.cpp:390]   --->   Operation 148 'ret' 'ret_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 0110000000000000000000]
p_read_3              (read             ) [ 0011111111111111111000]
p_read_4              (read             ) [ 0011111111111111111000]
p_read_5              (read             ) [ 0000000000000000000000]
r_3_loc               (alloca           ) [ 0011111111111111111111]
r_loc                 (alloca           ) [ 0011111000000000000000]
empty_116             (trunc            ) [ 0010000000000000000000]
p_read2_cast          (zext             ) [ 0011111111100000000000]
p_read_cast3          (sext             ) [ 0011111000000000000000]
i                     (trunc            ) [ 0011000000000000000000]
t                     (alloca           ) [ 0011111111111111111110]
store_ln343           (store            ) [ 0000000000000000000000]
br_ln343              (br               ) [ 0000000000000000000000]
p_load                (load             ) [ 0000000000000000000000]
p_cast13              (zext             ) [ 0000000000000000000000]
exitcond9413          (icmp             ) [ 0010000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000]
empty_117             (add              ) [ 0000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000]
t_addr                (getelementptr    ) [ 0000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000]
zext_ln349            (zext             ) [ 0000000000000000000000]
icmp_ln349            (icmp             ) [ 0011111000000000000000]
br_ln349              (br               ) [ 0011111000000000000000]
zext_ln351            (zext             ) [ 0000000000000000000000]
sub_ln351             (sub              ) [ 0000000000000000000000]
empty_118             (trunc            ) [ 0001111000000000000000]
tmp                   (partselect       ) [ 0000000000000000000000]
icmp                  (icmp             ) [ 0001111000000000000000]
sub_ln356             (sub              ) [ 0000000000000000000000]
lshr_ln               (partselect       ) [ 0001110000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
zext_ln356            (zext             ) [ 0000000000000000000000]
this_s_addr           (getelementptr    ) [ 0000001000000000000000]
xor_ln351             (xor              ) [ 0000000000000000000000]
umax                  (select           ) [ 0000000000000000000000]
trunc_ln351           (trunc            ) [ 0000000000000000000000]
xor_ln351_1           (xor              ) [ 0000000000000000000000]
add_ln340             (add              ) [ 0000000000000000000000]
empty_119             (select           ) [ 0000000000000000000000]
zext_ln351_1          (zext             ) [ 0000000000000000000000]
add_ln351             (add              ) [ 0000000000000000000000]
r_loc_load            (load             ) [ 0000000000000000000000]
this_s_load           (load             ) [ 0000000000000000000000]
xor_ln356             (xor              ) [ 0000000000000000000000]
store_ln356           (store            ) [ 0000000000000000000000]
br_ln357              (br               ) [ 0000000000000000000000]
this_pos_1            (phi              ) [ 0000001000000000000000]
mlen_assign_6         (phi              ) [ 0000001000000000000000]
phi_ln13              (phi              ) [ 0001111111100000000000]
trunc_ln340           (trunc            ) [ 0000001111100000000000]
zext_ln340            (zext             ) [ 0000001111100000000000]
zext_ln340_1          (zext             ) [ 0000000000000000000000]
icmp_ln359            (icmp             ) [ 0000001111100000000000]
br_ln359              (br               ) [ 0000001111100000000000]
sub_ln359             (sub              ) [ 0000000000000000000000]
trunc_ln359           (trunc            ) [ 0000000111100000000000]
trunc_ln359_1         (trunc            ) [ 0000000111100000000000]
icmp_ln359_1          (icmp             ) [ 0000001111100000000000]
br_ln359              (br               ) [ 0000001111100000000000]
trunc_ln342_2         (partselect       ) [ 0000000110000000000000]
select_ln13           (select           ) [ 0000000010000000000000]
select_ln13_1         (select           ) [ 0000000010000000000000]
call_ln13             (call             ) [ 0000000000000000000000]
sub_ln363             (sub              ) [ 0000000000000000000000]
call_ln365            (call             ) [ 0000000000000000000000]
xor_ln366             (xor              ) [ 0000000000000000000000]
br_ln366              (br               ) [ 0000000000000000000000]
phi_ln340             (phi              ) [ 0000000111111110000000]
mlen_assign_8         (phi              ) [ 0000000000100000000000]
phi_ln340_1           (phi              ) [ 0000000111111111111000]
mlen_assign_9         (alloca           ) [ 0000000000111110000000]
sext_ln340            (sext             ) [ 0000000000000000000000]
select_ln13_2         (select           ) [ 0000000000011111000000]
select_ln13_3         (select           ) [ 0000000000011111000000]
store_ln368           (store            ) [ 0000000000000000000000]
br_ln368              (br               ) [ 0000000000000000000000]
mlen_assign_9_load    (load             ) [ 0000000000000000000000]
icmp_ln368            (icmp             ) [ 0000000000011110000000]
br_ln368              (br               ) [ 0000000000000000000000]
add_ln368             (add              ) [ 0000000000000000000000]
store_ln368           (store            ) [ 0000000000000000000000]
trunc_ln340_3         (trunc            ) [ 0000000000000000000000]
trunc_ln7             (partselect       ) [ 0000000000000001000000]
tmp_4                 (partselect       ) [ 0000000000000001000000]
and_ln                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln378            (zext             ) [ 0000000000000000000000]
zext_ln379            (zext             ) [ 0000000000000000000000]
sub_ln340             (sub              ) [ 0000000000000001111000]
add_ln382             (add              ) [ 0000000000000001111111]
icmp_ln382            (icmp             ) [ 0000000000000001111111]
call_ln13             (call             ) [ 0000000000000000000000]
specloopname_ln342    (specloopname     ) [ 0000000000000000000000]
call_ln373            (call             ) [ 0000000000000000000000]
br_ln368              (br               ) [ 0000000000000000000000]
call_ln340            (call             ) [ 0000000000000000000000]
br_ln382              (br               ) [ 0000000000000001111111]
call_ln0              (call             ) [ 0000000000000000000000]
trunc_ln388           (trunc            ) [ 0000000000000000001111]
call_ln340            (call             ) [ 0000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
lshr_ln1              (partselect       ) [ 0000000000000000000000]
zext_ln387            (zext             ) [ 0000000000000000000000]
this_s_addr_1         (getelementptr    ) [ 0000000000000000000001]
r_3_loc_load          (load             ) [ 0000000000000000000000]
this_s_load_1         (load             ) [ 0000000000000000000000]
xor_ln387             (xor              ) [ 0000000000000000000000]
store_ln387           (store            ) [ 0000000000000000000000]
add_ln388             (add              ) [ 0000000000000000000000]
br_ln389              (br               ) [ 0000000000000000000000]
phi_ln390             (phi              ) [ 0000000000000000000001]
ret_ln390             (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_351_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_360_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_369_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_376_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_383_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_385_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb_Pipeline_VITIS_LOOP_12_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="empty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_3_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_3_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mlen_assign_9_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlen_assign_9/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_3_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_4_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_5_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="t_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="this_s_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/5 store_ln356/6 this_s_load_1/20 store_ln387/21 "/>
</bind>
</comp>

<comp id="154" class="1004" name="this_s_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_1/20 "/>
</bind>
</comp>

<comp id="162" class="1005" name="this_pos_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_pos_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="this_pos_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="10" slack="5"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_pos_1/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="mlen_assign_6_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="4"/>
<pin id="173" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="mlen_assign_6 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="mlen_assign_6_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="4"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mlen_assign_6/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="phi_ln13_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="phi_ln13_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="4"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/6 "/>
</bind>
</comp>

<comp id="194" class="1005" name="phi_ln340_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln340 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="phi_ln340_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="8" slack="4"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="4" bw="8" slack="4"/>
<pin id="203" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln340/10 "/>
</bind>
</comp>

<comp id="207" class="1005" name="mlen_assign_8_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="209" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="mlen_assign_8 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="mlen_assign_8_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2" slack="4"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="2" slack="4"/>
<pin id="216" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mlen_assign_8/10 "/>
</bind>
</comp>

<comp id="218" class="1005" name="phi_ln340_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="4"/>
<pin id="220" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="phi_ln340_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="phi_ln340_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="4"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="1" slack="4"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln340_1/10 "/>
</bind>
</comp>

<comp id="232" class="1005" name="phi_ln390_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln390 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_ln390_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="8" slack="7"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln390/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="1"/>
<pin id="244" dir="0" index="2" bw="3" slack="1"/>
<pin id="245" dir="0" index="3" bw="4" slack="1"/>
<pin id="246" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="247" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="3"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="4" slack="0"/>
<pin id="260" dir="0" index="4" bw="5" slack="1"/>
<pin id="261" dir="0" index="5" bw="64" slack="0"/>
<pin id="262" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_KeccakF1600_StatePermute_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln365/9 call_ln373/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="1"/>
<pin id="276" dir="0" index="2" bw="4" slack="1"/>
<pin id="277" dir="0" index="3" bw="4" slack="1"/>
<pin id="278" dir="0" index="4" bw="64" slack="0"/>
<pin id="279" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="1"/>
<pin id="286" dir="0" index="3" bw="4" slack="1"/>
<pin id="287" dir="0" index="4" bw="4" slack="1"/>
<pin id="288" dir="0" index="5" bw="5" slack="0"/>
<pin id="289" dir="0" index="6" bw="64" slack="0"/>
<pin id="290" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln340/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="3"/>
<pin id="301" dir="0" index="2" bw="1" slack="4"/>
<pin id="302" dir="0" index="3" bw="3" slack="13"/>
<pin id="303" dir="0" index="4" bw="4" slack="13"/>
<pin id="304" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="305" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln340/17 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="64" slack="15"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_116_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_116/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_read2_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read2_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_read_cast3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_read_cast3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln343_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln343/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_cast13_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond9413_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9413/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="empty_117_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln0_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln349_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln349_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln351_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln351_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln351/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_118_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_118/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="0" index="3" bw="3" slack="0"/>
<pin id="386" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln356_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln356/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="lshr_ln_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="4" slack="0"/>
<pin id="407" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln356_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="3"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln351_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="4"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln351/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="umax_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="4"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln351_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln351/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln351_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln351_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln340_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="empty_119_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="4"/>
<pin id="448" dir="0" index="1" bw="2" slack="4"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_119/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln351_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351_1/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln351_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="5"/>
<pin id="459" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln351/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="r_loc_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="5"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_loc_load/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln356_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln356/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln340_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln340_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln340_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340_1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln359_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln359_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln359/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln359_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln359/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln359_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln359_1/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln359_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="11" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359_1/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln342_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="0" index="2" bw="3" slack="0"/>
<pin id="514" dir="0" index="3" bw="4" slack="0"/>
<pin id="515" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln342_2/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln13_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="4" slack="6"/>
<pin id="523" dir="0" index="2" bw="4" slack="6"/>
<pin id="524" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln13_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="4" slack="6"/>
<pin id="530" dir="0" index="2" bw="4" slack="6"/>
<pin id="531" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln363_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="4"/>
<pin id="537" dir="0" index="1" bw="3" slack="4"/>
<pin id="538" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln363/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln366_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="4"/>
<pin id="542" dir="0" index="1" bw="1" slack="4"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln366/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln340_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln340/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln13_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="9"/>
<pin id="553" dir="0" index="2" bw="4" slack="9"/>
<pin id="554" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln13_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="9"/>
<pin id="559" dir="0" index="2" bw="4" slack="9"/>
<pin id="560" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln368_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="mlen_assign_9_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlen_assign_9_load/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln368_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln368_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln368_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="1"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln340_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340_3/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln7_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="1"/>
<pin id="594" dir="0" index="2" bw="3" slack="0"/>
<pin id="595" dir="0" index="3" bw="4" slack="0"/>
<pin id="596" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="0" index="3" bw="4" slack="0"/>
<pin id="607" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="and_ln_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln378_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln379_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln340_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln340/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln382_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln382_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln388_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="3"/>
<pin id="649" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lshr_ln1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="6"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="0" index="3" bw="4" slack="0"/>
<pin id="655" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/20 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln387_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/20 "/>
</bind>
</comp>

<comp id="664" class="1004" name="r_3_loc_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="17"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_3_loc_load/21 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xor_ln387_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln387/21 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln388_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="7"/>
<pin id="676" dir="0" index="1" bw="8" slack="4"/>
<pin id="677" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/21 "/>
</bind>
</comp>

<comp id="679" class="1005" name="empty_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_read_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="p_read_4_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="r_3_loc_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="15"/>
<pin id="704" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="r_3_loc "/>
</bind>
</comp>

<comp id="708" class="1005" name="r_loc_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="3"/>
<pin id="710" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_loc "/>
</bind>
</comp>

<comp id="714" class="1005" name="empty_116_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_116 "/>
</bind>
</comp>

<comp id="719" class="1005" name="p_read2_cast_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="6"/>
<pin id="721" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="p_read2_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="p_read_cast3_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="5"/>
<pin id="729" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="p_read_cast3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="i_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="1"/>
<pin id="735" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln349_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="4"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_118_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="4"/>
<pin id="750" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="empty_118 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="4"/>
<pin id="756" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="760" class="1005" name="lshr_ln_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="3"/>
<pin id="762" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="765" class="1005" name="this_s_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="1"/>
<pin id="767" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="trunc_ln340_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="4"/>
<pin id="772" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln340 "/>
</bind>
</comp>

<comp id="776" class="1005" name="zext_ln340_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="4"/>
<pin id="778" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln340 "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln359_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="4"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln359 "/>
</bind>
</comp>

<comp id="787" class="1005" name="trunc_ln359_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="4"/>
<pin id="789" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln359 "/>
</bind>
</comp>

<comp id="792" class="1005" name="trunc_ln359_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="4"/>
<pin id="794" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln359_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln359_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="4"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln359_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln342_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln342_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="select_ln13_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln13_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="mlen_assign_9_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="mlen_assign_9 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln13_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="select_ln13_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln7_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="1"/>
<pin id="843" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="1"/>
<pin id="848" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sub_ln340_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="3"/>
<pin id="853" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln340 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln382_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="6"/>
<pin id="859" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln382 "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln382_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln382 "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln388_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="4"/>
<pin id="870" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln388 "/>
</bind>
</comp>

<comp id="873" class="1005" name="this_s_addr_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="1"/>
<pin id="875" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="197" pin="6"/><net_sink comp="194" pin=0"/></net>

<net id="229"><net_src comp="182" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="182" pin="1"/><net_sink comp="221" pin=4"/></net>

<net id="231"><net_src comp="221" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="255" pin=5"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="291"><net_src comp="76" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="297"><net_src comp="84" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="218" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="122" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="110" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="122" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="122" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="335" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="360" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="371" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="381" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="368" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="443"><net_src comp="421" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="446" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="456" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="469"><net_src comp="148" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="465" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="475"><net_src comp="165" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="175" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="175" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="165" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="165" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="480" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="490" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="165" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="36" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="182" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="520" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="532"><net_src comp="182" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="527" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="255" pin=3"/></net>

<net id="539"><net_src comp="535" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="544"><net_src comp="182" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="540" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="549"><net_src comp="210" pin="6"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="221" pin="6"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="221" pin="6"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="546" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="567" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="567" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="40" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="194" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="42" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="601"><net_src comp="591" pin="4"/><net_sink comp="282" pin=5"/></net>

<net id="608"><net_src comp="74" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="567" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="36" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="612"><net_src comp="602" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="618"><net_src comp="78" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="602" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="32" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="613" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="587" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="194" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="613" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="567" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="621" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="656"><net_src comp="40" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="36" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="658"><net_src comp="42" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="662"><net_src comp="650" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="671"><net_src comp="148" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="667" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="678"><net_src comp="674" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="682"><net_src comp="90" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="689"><net_src comp="110" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="695"><net_src comp="116" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="705"><net_src comp="94" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="711"><net_src comp="98" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="717"><net_src comp="314" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="722"><net_src comp="318" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="730"><net_src comp="322" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="736"><net_src comp="326" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="747"><net_src comp="363" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="377" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="757"><net_src comp="391" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="763"><net_src comp="402" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="768"><net_src comp="141" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="773"><net_src comp="472" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="779"><net_src comp="476" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="786"><net_src comp="484" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="496" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="795"><net_src comp="500" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="800"><net_src comp="504" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="510" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="809"><net_src comp="520" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="814"><net_src comp="527" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="820"><net_src comp="106" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="827"><net_src comp="550" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="833"><net_src comp="556" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="844"><net_src comp="591" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="849"><net_src comp="602" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="854"><net_src comp="629" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="860"><net_src comp="635" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="867"><net_src comp="641" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="647" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="876"><net_src comp="154" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {6 7 8 9 10 11 12 13 14 15 21 }
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: shake_absorb : this_s | {5 6 7 8 9 10 11 12 13 14 15 20 21 }
	Port: shake_absorb : p_read | {1 }
	Port: shake_absorb : p_read1 | {1 }
	Port: shake_absorb : p_read2 | {1 }
	Port: shake_absorb : KeccakF_RoundConstants | {9 10 13 14 }
  - Chain level:
	State 1
		store_ln343 : 1
	State 2
		p_cast13 : 1
		exitcond9413 : 1
		empty_117 : 1
		br_ln0 : 2
		t_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		br_ln349 : 1
		sub_ln351 : 1
		empty_118 : 2
		tmp : 2
		icmp : 3
		sub_ln356 : 1
		lshr_ln : 2
	State 3
	State 4
	State 5
		this_s_addr : 1
		this_s_load : 2
	State 6
		trunc_ln351 : 1
		xor_ln351_1 : 2
		add_ln340 : 1
		zext_ln351_1 : 1
		add_ln351 : 2
		xor_ln356 : 1
		store_ln356 : 1
		this_pos_1 : 3
		mlen_assign_6 : 2
		phi_ln13 : 2
		trunc_ln340 : 4
		zext_ln340 : 3
		zext_ln340_1 : 3
		icmp_ln359 : 4
		br_ln359 : 5
		sub_ln359 : 4
		trunc_ln359 : 5
		trunc_ln359_1 : 5
		icmp_ln359_1 : 5
		br_ln359 : 6
		trunc_ln342_2 : 4
	State 7
		call_ln13 : 1
	State 8
	State 9
	State 10
		phi_ln340 : 1
		mlen_assign_8 : 1
		phi_ln340_1 : 1
		sext_ln340 : 2
		select_ln13_2 : 2
		select_ln13_3 : 2
		store_ln368 : 3
	State 11
		icmp_ln368 : 1
		br_ln368 : 2
		add_ln368 : 1
		store_ln368 : 2
		trunc_ln340_3 : 1
		tmp_4 : 1
		call_ln340 : 2
		and_ln : 2
		zext_ln378 : 3
		zext_ln379 : 3
		sub_ln340 : 4
		add_ln382 : 3
		icmp_ln382 : 4
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln387 : 1
		this_s_addr_1 : 2
		this_s_load_1 : 3
	State 21
		xor_ln387 : 1
		store_ln387 : 1
		phi_ln390 : 1
		ret_ln390 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 |    0    |   108   |   157   |
|          |  grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 |   0.46  |    75   |   107   |
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 |   0.92  |   161   |   189   |
|          |        grp_KeccakF1600_StatePermute_fu_265        | 4.06339 |   1740  |  16615  |
|   call   | grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 |   0.46  |    30   |    94   |
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 |   0.46  |   169   |   199   |
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 |    0    |    4    |    21   |
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 |    0    |    32   |    65   |
|          | grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 |   0.46  |    75   |   107   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  empty_117_fu_349                 |    0    |    0    |    12   |
|          |                  add_ln340_fu_439                 |    0    |    0    |    9    |
|    add   |                  add_ln351_fu_456                 |    0    |    0    |    17   |
|          |                  add_ln368_fu_576                 |    0    |    0    |    71   |
|          |                  add_ln382_fu_635                 |    0    |    0    |    15   |
|          |                  add_ln388_fu_674                 |    0    |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  xor_ln351_fu_416                 |    0    |    0    |    2    |
|          |                 xor_ln351_1_fu_432                |    0    |    0    |    2    |
|    xor   |                  xor_ln356_fu_465                 |    0    |    0    |    64   |
|          |                  xor_ln366_fu_540                 |    0    |    0    |    2    |
|          |                  xor_ln387_fu_667                 |    0    |    0    |    64   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                exitcond9413_fu_343                |    0    |    0    |    9    |
|          |                 icmp_ln349_fu_363                 |    0    |    0    |    8    |
|          |                    icmp_fu_391                    |    0    |    0    |    8    |
|   icmp   |                 icmp_ln359_fu_484                 |    0    |    0    |    11   |
|          |                icmp_ln359_1_fu_504                |    0    |    0    |    11   |
|          |                 icmp_ln368_fu_570                 |    0    |    0    |    29   |
|          |                 icmp_ln382_fu_641                 |    0    |    0    |    29   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  sub_ln351_fu_371                 |    0    |    0    |    12   |
|          |                  sub_ln356_fu_397                 |    0    |    0    |    15   |
|    sub   |                  sub_ln359_fu_490                 |    0    |    0    |    18   |
|          |                  sub_ln363_fu_535                 |    0    |    0    |    10   |
|          |                  sub_ln340_fu_629                 |    0    |    0    |    16   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    umax_fu_421                    |    0    |    0    |    2    |
|          |                  empty_119_fu_446                 |    0    |    0    |    2    |
|  select  |                 select_ln13_fu_520                |    0    |    0    |    4    |
|          |                select_ln13_1_fu_527               |    0    |    0    |    4    |
|          |                select_ln13_2_fu_550               |    0    |    0    |    4    |
|          |                select_ln13_3_fu_556               |    0    |    0    |    4    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                p_read_3_read_fu_110               |    0    |    0    |    0    |
|   read   |                p_read_4_read_fu_116               |    0    |    0    |    0    |
|          |                p_read_5_read_fu_122               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  empty_116_fu_314                 |    0    |    0    |    0    |
|          |                      i_fu_326                     |    0    |    0    |    0    |
|          |                  empty_118_fu_377                 |    0    |    0    |    0    |
|          |                 trunc_ln351_fu_428                |    0    |    0    |    0    |
|   trunc  |                 trunc_ln340_fu_472                |    0    |    0    |    0    |
|          |                 trunc_ln359_fu_496                |    0    |    0    |    0    |
|          |                trunc_ln359_1_fu_500               |    0    |    0    |    0    |
|          |                trunc_ln340_3_fu_587               |    0    |    0    |    0    |
|          |                 trunc_ln388_fu_647                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                p_read2_cast_fu_318                |    0    |    0    |    0    |
|          |                  p_cast13_fu_338                  |    0    |    0    |    0    |
|          |                 zext_ln349_fu_360                 |    0    |    0    |    0    |
|          |                 zext_ln351_fu_368                 |    0    |    0    |    0    |
|          |                 zext_ln356_fu_412                 |    0    |    0    |    0    |
|   zext   |                zext_ln351_1_fu_452                |    0    |    0    |    0    |
|          |                 zext_ln340_fu_476                 |    0    |    0    |    0    |
|          |                zext_ln340_1_fu_480                |    0    |    0    |    0    |
|          |                 zext_ln378_fu_621                 |    0    |    0    |    0    |
|          |                 zext_ln379_fu_625                 |    0    |    0    |    0    |
|          |                 zext_ln387_fu_659                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   sext   |                p_read_cast3_fu_322                |    0    |    0    |    0    |
|          |                 sext_ln340_fu_546                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     tmp_fu_381                    |    0    |    0    |    0    |
|          |                   lshr_ln_fu_402                  |    0    |    0    |    0    |
|partselect|                trunc_ln342_2_fu_510               |    0    |    0    |    0    |
|          |                  trunc_ln7_fu_591                 |    0    |    0    |    0    |
|          |                    tmp_4_fu_602                   |    0    |    0    |    0    |
|          |                  lshr_ln1_fu_650                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                   and_ln_fu_613                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 6.82339 |   2394  |  18023  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |    4   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |    4   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln382_reg_857  |    8   |
|  empty_116_reg_714  |    8   |
|  empty_118_reg_748  |    2   |
|    empty_reg_679    |    4   |
|      i_reg_733      |    3   |
|  icmp_ln349_reg_744 |    1   |
| icmp_ln359_1_reg_797|    1   |
|  icmp_ln359_reg_783 |    1   |
|  icmp_ln382_reg_864 |    1   |
|     icmp_reg_754    |    1   |
|   lshr_ln_reg_760   |    5   |
|mlen_assign_6_reg_171|    2   |
|mlen_assign_8_reg_207|    3   |
|mlen_assign_9_reg_817|   64   |
| p_read2_cast_reg_719|    4   |
|   p_read_3_reg_686  |    3   |
|   p_read_4_reg_692  |    4   |
| p_read_cast3_reg_727|   11   |
|   phi_ln13_reg_182  |    1   |
| phi_ln340_1_reg_218 |    1   |
|  phi_ln340_reg_194  |    8   |
|  phi_ln390_reg_232  |    8   |
|   r_3_loc_reg_702   |   64   |
|    r_loc_reg_708    |   64   |
|select_ln13_1_reg_811|    4   |
|select_ln13_2_reg_824|    4   |
|select_ln13_3_reg_830|    4   |
| select_ln13_reg_806 |    4   |
|  sub_ln340_reg_851  |    9   |
|  this_pos_1_reg_162 |   11   |
|this_s_addr_1_reg_873|    5   |
| this_s_addr_reg_765 |    5   |
|    tmp_4_reg_846    |    5   |
| trunc_ln340_reg_770 |    8   |
|trunc_ln342_2_reg_801|    5   |
|trunc_ln359_1_reg_792|    3   |
| trunc_ln359_reg_787 |    1   |
| trunc_ln388_reg_868 |    8   |
|  trunc_ln7_reg_841  |    5   |
|  zext_ln340_reg_776 |    3   |
+---------------------+--------+
|        Total        |   356  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_148                 |  p0  |   4  |   5  |   20   ||    20   |
|                 grp_access_fu_148                 |  p1  |   2  |  64  |   128  ||    9    |
|                  phi_ln13_reg_182                 |  p0  |   2  |   1  |    2   ||    9    |
| grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 |  p1  |   2  |   4  |    8   ||    9    |
| grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 |  p2  |   2  |   4  |    8   ||    9    |
| grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 |  p3  |   2  |   4  |    8   ||    9    |
| grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 |  p1  |   2  |   5  |   10   ||    9    |
| grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 |  p5  |   2  |   5  |   10   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   194  || 3.76429 ||    83   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |  2394  |  18023 |    -   |
|   Memory  |    0   |    -   |    4   |    1   |    0   |
|Multiplexer|    -   |    3   |    -   |   83   |    -   |
|  Register |    -   |    -   |   356  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |  2754  |  18107 |    0   |
+-----------+--------+--------+--------+--------+--------+
