SYSTEM dual_processor
{
   System_Wizard_Version = "5.00";
   System_Wizard_Build = "148";
   WIZARD_SCRIPT_ARGUMENTS 
   {
      clock_freq = "33330000";
      generate_hdl = "1";
      generate_sdk = "1";
      do_build_sim = "1";
      skip_synth = "0";
      device_family = "APEX20KE";
      do_optimize = "0";
      leo_flatten = "0";
      leo_area = "1";
      view_master_columns = "1";
      view_master_priorities = "1";
      hdl_language = "verilog";
      name_column_width = "173";
      desc_column_width = "174";
      bustype_column_width = "0";
      base_column_width = "75";
      end_column_width = "75";
      do_log_history = "0";
      CLOCKS 
      {
         clk = "33330000";
      }
      device_family_id = "APEX20KE";
      board_class = "";
      hardcopy_compatible = "0";
      clock_column_width = "0";
      BOARD_INFO 
      {
         device_is_engineering_sample = "";
      }
      view_frame_window = "102:96:819:576";
   }
   MODULE ext_flash
   {
      class = "altera_nios_dev_board_flash";
      class_version = "2.0";
      WIZARD_SCRIPT_ARGUMENTS 
      {
         CONTENTS srec
         {
            Kind = "blank";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "";
            String_Info = "";
         }
      }
      HDL_INFO 
      {
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT data
            {
               width = "16";
               is_shared = "1";
               direction = "inout";
               type = "data";
            }
            PORT address
            {
               width = "19";
               is_shared = "1";
               direction = "input";
               type = "address";
            }
            PORT read_n
            {
               width = "1";
               is_shared = "1";
               direction = "input";
               type = "read_n";
            }
            PORT write_n
            {
               width = "1";
               is_shared = "0";
               direction = "input";
               type = "write_n";
            }
            PORT be_n
            {
               width = "2";
               is_shared = "1";
               direction = "input";
               type = "byteenable_n";
            }
            PORT select_n
            {
               width = "1";
               is_shared = "0";
               direction = "input";
               type = "chipselect_n";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon_tristate";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Data_Width = "16";
            Address_Width = "19";
            Has_IRQ = "0";
            Read_Wait_States = "8";
            Write_Wait_States = "8";
            Base_Address = "0x00100000";
            MASTERED_BY ext_ram_bus/tristate_master
            {
               priority = "1";
            }
            Hold_Time = "1";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "0";
         Make_Memory_Model = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
   }
   MODULE ext_ram_bus
   {
      class = "altera_avalon_tri_state_bridge";
      class_version = "2.0";
      SLAVE avalon_slave
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Bridges_To = "tristate_master";
            Base_Address = "N/A";
            Has_IRQ = "0";
            IRQ = "N/A";
            Register_Outgoing_Signals = "1";
            Register_Incoming_Signals = "0";
            MASTERED_BY enet_nios/instruction_master
            {
               priority = "1";
            }
            MASTERED_BY enet_nios/data_master
            {
               priority = "20";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      MASTER tristate_master
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon_tristate";
            Bridges_To = "avalon_slave";
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Is_Bridge = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
   }
   MODULE nedk_card_bus
   {
      class = "altera_avalon_tri_state_bridge";
      class_version = "2.0";
      SLAVE avalon_slave
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Bridges_To = "tristate_master";
            Base_Address = "N/A";
            Has_IRQ = "0";
            IRQ = "N/A";
            Register_Outgoing_Signals = "1";
            Register_Incoming_Signals = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      MASTER tristate_master
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon_tristate";
            Bridges_To = "avalon_slave";
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Is_Bridge = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
   }
   MODULE USR0_enet_nios
   {
      class = "altera_nios_custom_instr_divide";
      class_version = "2.0";
      HDL_INFO 
      {
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/USR0_enet_nios.v";
         Simulation_HDL_Files = "";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT dataa
            {
               width = "32";
               direction = "input";
               type = "dataa";
               Is_Enabled = "1";
            }
            PORT datab
            {
               width = "32";
               direction = "input";
               type = "datab";
               Is_Enabled = "1";
            }
            PORT result
            {
               width = "32";
               direction = "output";
               type = "result";
               Is_Enabled = "1";
            }
            PORT clk
            {
               width = "1";
               direction = "input";
               type = "clk";
               Is_Enabled = "1";
            }
            PORT clk_en
            {
               width = "1";
               direction = "input";
               type = "clk_en";
               Is_Enabled = "1";
            }
            PORT reset
            {
               width = "1";
               direction = "input";
               type = "reset";
               Is_Enabled = "1";
            }
            PORT start
            {
               width = "1";
               direction = "input";
               type = "start";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "nios_custom_instruction";
            Data_Width = "32";
            Address_Width = "0";
            Base_Address = "USR0";
            Is_Custom_Instruction = "1";
            Is_Visible = "0";
            MASTERED_BY enet_nios/custom_instruction_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/custom_instruction_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Is_Visible = "0";
         Instantiate_In_System_Module = "1";
         Is_Custom_Instruction = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Module_Name = "divide_instruction_unit";
         ci_macro_name = "divi";
         ci_operands = "2";
         ci_cycles = "35";
         Has_Prefix = "0";
         Synthesize_Imported_HDL = "1";
         ci_instr_format = "RR";
      }
      PORT_WIRING 
      {
      }
   }
   MODULE pv_unit1
   {
      class = "altera_avalon_user_defined_interface";
      class_version = "4.2";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "0";
         Is_Enabled = "1";
         Date_Modified = "--unknown--";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Imported_Wait = "0";
         Nios_Gen_Waits = "1";
         Synthesize_Imported_HDL = "0";
         Port_Type = "Avalon Slave";
         HDL_Import = "0";
         Timing_Units = "cycles";
         Address_Width = "32";
         Module_List = "";
         Component_Desc = "";
         Component_Name = "";
         Module_Name = "";
         Technology = "";
         Simulate_Imported_HDL = "0";
         Unit_Multiplier = "30.003000300030003";
         Setup_Value = "0";
         Hold_Value = "0";
         Wait_Value = "1";
         Show_Streaming = "0";
         Show_Latency = "0";
         File_Count = "0";
         Port_Count = "6";
      }
      SLAVE avalonS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Address_Alignment = "native";
            Address_Width = "4";
            Data_Width = "32";
            Has_IRQ = "0";
            Base_Address = "0x00004D40";
            Has_Base_Address = "1";
            Read_Wait_States = "1cycles";
            Write_Wait_States = "1cycles";
            Setup_Time = "0cycles";
            Hold_Time = "0cycles";
            Is_Memory_Device = "0";
            Uses_Tri_State_Data_Bus = "0";
            Is_Enabled = "1";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "24";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               width = "4";
               type = "address";
            }
            PORT write_n
            {
               direction = "input";
               width = "1";
               type = "write_n";
            }
            PORT read_n
            {
               direction = "input";
               width = "1";
               type = "read_n";
            }
            PORT writedata
            {
               direction = "input";
               width = "32";
               type = "writedata";
            }
            PORT readdata
            {
               direction = "output";
               width = "32";
               type = "readdata";
            }
            PORT chipselect
            {
               direction = "input";
               width = "1";
               type = "chipselect";
            }
         }
      }
      MASTER avalonM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "32";
            Address_Width = "8";
            Max_Address_Width = "32";
            Is_Enabled = "0";
         }
      }
      SLAVE ahbS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Has_IRQ = "0";
            Has_Base_Address = "1";
            Address_Width = "10";
            Data_Width = "32";
            Base_Address = "--unknown--";
            Address_Alignment = "native";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Is_Enabled = "0";
         }
      }
      MASTER ahbM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Address_Width = "32";
            Max_Address_Width = "32";
            Data_Width = "32";
            Interrupts_Enabled = "1";
            Irq_Scheme = "Individual_requests";
            Is_Enabled = "0";
         }
      }
      HDL_INFO 
      {
         Imported_HDL_Files = "";
      }
   }
   MODULE pv_unit2
   {
      class = "altera_avalon_user_defined_interface";
      class_version = "4.2";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "0";
         Is_Enabled = "1";
         Date_Modified = "--unknown--";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Imported_Wait = "0";
         Nios_Gen_Waits = "1";
         Synthesize_Imported_HDL = "0";
         Port_Type = "Avalon Slave";
         HDL_Import = "0";
         Timing_Units = "cycles";
         Address_Width = "32";
         Module_List = "";
         Component_Desc = "";
         Component_Name = "";
         Module_Name = "";
         Technology = "";
         Simulate_Imported_HDL = "0";
         Unit_Multiplier = "30.003000300030003";
         Setup_Value = "0";
         Hold_Value = "0";
         Wait_Value = "1";
         Show_Streaming = "0";
         Show_Latency = "0";
         File_Count = "0";
         Port_Count = "6";
      }
      SLAVE avalonS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Address_Alignment = "native";
            Address_Width = "4";
            Data_Width = "32";
            Has_IRQ = "0";
            Base_Address = "0x00005100";
            Has_Base_Address = "1";
            Read_Wait_States = "1cycles";
            Write_Wait_States = "1cycles";
            Setup_Time = "0cycles";
            Hold_Time = "0cycles";
            Is_Memory_Device = "0";
            Uses_Tri_State_Data_Bus = "0";
            Is_Enabled = "1";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "26";
            }
         }
         PORT_WIRING 
         {
            PORT write_n
            {
               direction = "input";
               width = "1";
               type = "write_n";
            }
            PORT read_n
            {
               direction = "input";
               width = "1";
               type = "read_n";
            }
            PORT writedata
            {
               direction = "input";
               width = "32";
               type = "writedata";
            }
            PORT readdata
            {
               direction = "output";
               width = "32";
               type = "readdata";
            }
            PORT chipselect
            {
               direction = "input";
               width = "1";
               type = "chipselect";
            }
            PORT address
            {
               direction = "input";
               width = "4";
               type = "address";
            }
         }
      }
      MASTER avalonM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "32";
            Address_Width = "8";
            Max_Address_Width = "32";
            Is_Enabled = "0";
         }
      }
      SLAVE ahbS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Has_IRQ = "0";
            Has_Base_Address = "1";
            Address_Width = "10";
            Data_Width = "32";
            Base_Address = "--unknown--";
            Address_Alignment = "native";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Is_Enabled = "0";
         }
      }
      MASTER ahbM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Address_Width = "32";
            Max_Address_Width = "32";
            Data_Width = "32";
            Interrupts_Enabled = "1";
            Irq_Scheme = "Individual_requests";
            Is_Enabled = "0";
         }
      }
      HDL_INFO 
      {
         Imported_HDL_Files = "";
      }
   }
   MODULE SRAM1
   {
      class = "altera_avalon_user_defined_interface";
      class_version = "4.2";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "0";
         Is_Enabled = "1";
         Date_Modified = "--unknown--";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         HDL_Import = "0";
         Imported_Wait = "0";
         Nios_Gen_Waits = "1";
         Synthesize_Imported_HDL = "0";
         Component_Desc = "";
         Component_Name = "";
         Module_Name = "";
         Technology = "";
         Port_Type = "Avalon Slave";
         Timing_Units = "cycles";
         Address_Width = "32";
         Module_List = "";
         Simulate_Imported_HDL = "0";
         Unit_Multiplier = "30.003000300030003";
         Setup_Value = "1";
         Hold_Value = "0";
         Wait_Value = "0";
         Show_Streaming = "0";
         Show_Latency = "0";
         File_Count = "0";
         Port_Count = "6";
      }
      HDL_INFO 
      {
         Imported_HDL_Files = "";
      }
      SLAVE avalonS
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               is_shared = "1";
               type = "address";
               width = "17";
            }
            PORT byteenable_n
            {
               direction = "input";
               type = "byteenable_n";
               width = "4";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
            }
            PORT data
            {
               direction = "inout";
               is_shared = "1";
               type = "data";
               width = "32";
            }
            PORT read_n
            {
               direction = "input";
               type = "read_n";
               width = "1";
               is_shared = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Address_Alignment = "dynamic";
            Address_Width = "17";
            Base_Address = "0x00400000";
            Bus_Type = "avalon_tristate";
            Data_Width = "32";
            Has_IRQ = "0";
            Hold_Time = "0cycles";
            Is_Enabled = "1";
            Is_Memory_Device = "1";
            MASTERED_BY ext_ram_bus/tristate_master
            {
               priority = "1";
            }
            Read_Wait_States = "0cycles";
            Setup_Time = "1cycles";
            Uses_Tri_State_Data_Bus = "1";
            Write_Wait_States = "0cycles";
            Has_Base_Address = "1";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      MASTER avalonM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "32";
            Address_Width = "8";
            Max_Address_Width = "32";
            Is_Enabled = "0";
         }
      }
      SLAVE ahbS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Has_IRQ = "0";
            Has_Base_Address = "1";
            Address_Width = "10";
            Data_Width = "32";
            Base_Address = "--unknown--";
            Address_Alignment = "native";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Is_Enabled = "0";
         }
      }
      MASTER ahbM
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "AHB";
            Address_Width = "32";
            Max_Address_Width = "32";
            Data_Width = "32";
            Interrupts_Enabled = "1";
            Irq_Scheme = "Individual_requests";
            Is_Enabled = "0";
         }
      }
   }
   MODULE timer1
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            Base_Address = "0x00004000";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "16";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 1 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "0";
         fixed_period = "0";
         snapshot = "1";
         period = "1";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/timer1.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE watchdog
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            Base_Address = "0x00004900";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "24";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT resetrequest
            {
               direction = "output";
               type = "resetrequest";
               width = "1";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 550 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "1";
         fixed_period = "1";
         snapshot = "0";
         period = "550";
         period_units = "ms";
         reset_output = "1";
         timeout_pulse_output = "1";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/watchdog.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT timeout_pulse
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE one_ms_timer
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            Base_Address = "0x00005060";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "20";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 1 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "1";
         fixed_period = "0";
         snapshot = "0";
         period = "1";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/one_ms_timer.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE timer2
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            Base_Address = "0x00005080";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "21";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 1 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "0";
         fixed_period = "0";
         snapshot = "1";
         period = "1";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/timer2.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE WD_rst_timer
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            Base_Address = "0x000050A0";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "23";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 500 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "1";
         fixed_period = "1";
         snapshot = "0";
         period = "500";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/WD_rst_timer.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE o_scope_timer
   {
      class = "altera_avalon_timer";
      class_version = "2.1";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            Base_Address = "0x00005200";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "25";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "Timer with 1 ms timeout period.";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "0";
         fixed_period = "0";
         snapshot = "0";
         period = "1";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         mult = "0.001";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/o_scope_timer.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_avalon_timer";
   }
   MODULE lan91c111_0
   {
      class = "altera_avalon_lan91c111";
      class_version = "2.3";
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Is_Ethernet_Mac = "1";
         CONSTANTS 
         {
            CONSTANT LAN91C111_REGISTERS_OFFSET
            {
               value = "0x0000";
               comment = "offset 0 or 0x300, depending on address bus wiring";
            }
            CONSTANT LAN91C111_DATA_BUS_WIDTH
            {
               value = "16";
               comment = "width 16 or 32, depending on data bus wiring";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "0";
         Wire_Test_Bench_Values = "1";
         Is_Enabled = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Instantiate_In_System_Module = "0";
            Is_Enabled = "1";
            Is_Bus_Master = "0";
            Bus_Type = "avalon_tristate";
            Uses_Tri_State_Data_Bus = "1";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "20ns";
            Write_Wait_States = "20ns";
            Setup_Time = "20ns";
            Hold_Time = "20ns";
            Is_Memory_Device = "0";
            Date_Modified = "2002.03.19.10:51:51";
            Base_Address = "0x00010000";
            Tri_State_Data_Bus = "--unknown--";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "28";
            }
            MASTERED_BY nedk_card_bus/tristate_master
            {
               priority = "1";
            }
         }
         PORT_WIRING 
         {
            PORT irq
            {
               direction = "output";
               width = "1";
               type = "irq";
               test_bench_value = "0";
            }
            PORT byteenablen
            {
               is_shared = "1";
               direction = "input";
               width = "2";
               type = "byteenable_n";
            }
            PORT address
            {
               is_shared = "1";
               direction = "input";
               width = "3";
               type = "address";
            }
            PORT data
            {
               is_shared = "1";
               direction = "inout";
               width = "16";
               type = "data";
            }
            PORT iow_n
            {
               direction = "input";
               width = "1";
               type = "write_n";
            }
            PORT ior_n
            {
               direction = "input";
               width = "1";
               type = "read_n";
            }
            PORT reset
            {
               direction = "input";
               width = "1";
               type = "reset";
            }
            PORT reset_n
            {
               direction = "input";
               width = "1";
               type = "reset_n";
               Is_Enabled = "0";
            }
            PORT ardy
            {
               direction = "output";
               width = "1";
               type = "inhibitrequest_n";
               Is_Enabled = "0";
            }
         }
      }
   }
   MODULE enet_boot_rom
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/enet_boot_rom.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Is_Collapsed = "1";
            Settings_Summary = "1536-bytes of ROM, Contents: germs";
            MESSAGES 
            {
            }
         }
         Required_Device_Family = "";
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "9";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "9";
            Data_Width = "32";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "1536";
            Read_Latency = "1";
            Base_Address = "0x00000000";
            MASTERED_BY enet_nios/instruction_master
            {
               priority = "1";
            }
            MASTERED_BY enet_nios/data_master
            {
               priority = "20";
            }
            Is_Channel = "1";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "0";
         Size_Value = "1536";
         Size_Multiple = "1";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         CONTENTS srec
         {
            Kind = "germs";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "enet_nios_sdk/lib/enet_germs_monitor.srec";
            String_Info = "";
         }
         use_altsyncram = "0";
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "9";
            Data_Width = "32";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "1536";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_rom
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_rom.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Required_Device_Family = "";
         View 
         {
            Settings_Summary = "256-bytes of ROM, Contents: textfile";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "7";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "7";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "256";
            Read_Latency = "1";
            Base_Address = "0x00000800";
            MASTERED_BY ad_nios/instruction_master
            {
               priority = "1";
            }
            MASTERED_BY ad_nios/data_master
            {
               priority = "20";
            }
            Is_Channel = "1";
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "0";
         Size_Value = "256";
         Size_Multiple = "1";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         use_altsyncram = "0";
         CONTENTS srec
         {
            Kind = "textfile";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "ad_nios_sdk/src/ad_boot.srec";
            String_Info = "";
         }
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "7";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "256";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_result_ram
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_result_ram.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Required_Device_Family = "";
         View 
         {
            Settings_Summary = "64-bytes of RAM, Contents: blank";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "5";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writebyteenable
            {
               direction = "input";
               type = "writebyteenable";
               width = "2";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "5";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "64";
            Read_Latency = "1";
            MASTERED_BY enet_nios/data_master
            {
               priority = "2";
            }
            Base_Address = "0x00002000";
            MASTERED_BY ad_nios/data_master
            {
               priority = "3";
            }
            Is_Channel = "1";
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "1";
         Size_Value = "64";
         Size_Multiple = "1";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         use_altsyncram = "0";
         CONTENTS srec
         {
            Kind = "blank";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "";
            String_Info = "";
         }
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "5";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "64";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_setup_ram
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_setup_ram.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Required_Device_Family = "";
         View 
         {
            Settings_Summary = "96-bytes of RAM, Contents: blank";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "5";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writebyteenable
            {
               direction = "input";
               type = "writebyteenable";
               width = "4";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "32";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "5";
            Data_Width = "32";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "96";
            Read_Latency = "1";
            MASTERED_BY ad_nios/data_master
            {
               priority = "3";
            }
            Base_Address = "0x00002100";
            MASTERED_BY enet_nios/data_master
            {
               priority = "2";
            }
            Is_Channel = "1";
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "1";
         Size_Value = "96";
         Size_Multiple = "1";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         use_altsyncram = "0";
         CONTENTS srec
         {
            Kind = "blank";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "";
            String_Info = "";
         }
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "5";
            Data_Width = "32";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "96";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_cmd_ram
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_cmd_ram.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Required_Device_Family = "";
         View 
         {
            Settings_Summary = "4-bytes of RAM, Contents: blank";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writebyteenable
            {
               direction = "input";
               type = "writebyteenable";
               width = "2";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "1";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "4";
            Read_Latency = "1";
            MASTERED_BY ad_nios/data_master
            {
               priority = "3";
            }
            Base_Address = "0x00002200";
            MASTERED_BY enet_nios/data_master
            {
               priority = "2";
            }
            Is_Channel = "1";
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "1";
         Size_Value = "4";
         Size_Multiple = "1";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         use_altsyncram = "0";
         CONTENTS srec
         {
            Kind = "blank";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "";
            String_Info = "";
         }
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "1";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "4";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_ram
   {
      class = "altera_avalon_onchip_memory";
      class_version = "4.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_ram.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Required_Device_Family = "";
         View 
         {
            Settings_Summary = "2048-bytes of RAM, Contents: blank";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Prohibited_Device_Family = "MAXII";
         Clock_Source = "clk";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "10";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writebyteenable
            {
               direction = "input";
               type = "writebyteenable";
               width = "2";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Address_Alignment = "dynamic";
            Address_Width = "10";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "2048";
            Read_Latency = "1";
            Base_Address = "0x00003000";
            MASTERED_BY ad_nios/data_master
            {
               priority = "20";
            }
            MASTERED_BY ad_nios/instruction_master
            {
               priority = "1";
            }
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            Is_Channel = "1";
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "chipselect";
               conditional = "1";
            }
            SIGNAL b
            {
               name = "write";
               conditional = "1";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "byteenable";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "writedata";
               radix = "hexadecimal";
               conditional = "1";
            }
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Writeable = "1";
         Size_Value = "2";
         Size_Multiple = "1024";
         Contents = "blank";
         Shrink_to_fit_contents = "0";
         use_altsyncram = "0";
         CONTENTS srec
         {
            Kind = "blank";
            Build_Info = "";
            Command_Info = "";
            Textfile_Info = "";
            String_Info = "";
         }
         use_ram_block_type = "";
         altsyncram_ram_block_type = "";
         dual_port = "0";
         allow_mram_sim_contents_only_file = "0";
      }
      PORT_WIRING 
      {
      }
      iss_model_name = "altera_memory";
      SLAVE s2
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Memory_Device = "1";
            Address_Alignment = "dynamic";
            Address_Width = "10";
            Data_Width = "16";
            Has_IRQ = "0";
            Read_Wait_States = "0";
            Write_Wait_States = "0";
            Address_Span = "2048";
            Read_Latency = "1";
            Is_Enabled = "0";
            Is_Channel = "1";
         }
      }
   }
   MODULE ad_nios
   {
      class = "altera_nios";
      class_version = "3.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ad_nios_hidden_lcell_46FC.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_66FC.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_12F0.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_4DEF.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_4CEF.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_64FC.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_30F0.v, __PROJECT_DIRECTORY__/ad_nios_hidden_lcell_10F0.v, __PROJECT_DIRECTORY__/ad_nios.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      MASTER instruction_master
      {
         PORT_WIRING 
         {
            PORT i_address
            {
               direction = "output";
               type = "address";
               width = "14";
               Is_Enabled = "1";
            }
            PORT i_datavalid
            {
               direction = "input";
               type = "readdatavalid";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_flush
            {
               direction = "output";
               type = "flush";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_readdata
            {
               direction = "input";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT i_wait
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "16";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Max_Address_Width = "16";
         }
      }
      MASTER data_master
      {
         PORT_WIRING 
         {
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_address
            {
               direction = "output";
               type = "address";
               width = "15";
               Is_Enabled = "1";
            }
            PORT d_byteenable
            {
               direction = "output";
               type = "byteenable";
               width = "2";
               Is_Enabled = "1";
            }
            PORT d_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_readdata
            {
               direction = "input";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT d_wait
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_write
            {
               direction = "output";
               type = "write";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_writedata
            {
               direction = "output";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "input";
               type = "irq";
               width = "1";
               Is_Enabled = "0";
            }
            PORT irqnumber
            {
               direction = "input";
               type = "irqnumber";
               width = "6";
               Is_Enabled = "0";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_irq
            {
               Is_Enabled = "1";
               direction = "input";
               type = "irq";
               width = "1";
            }
            PORT d_irqnumber
            {
               Is_Enabled = "1";
               direction = "input";
               type = "irqnumber";
               width = "6";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "1";
            Bus_Type = "avalon";
            Data_Width = "16";
            Address_Width = "8";
            Is_Data_Master = "1";
            Max_Address_Width = "16";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         CPU_Architecture = "nios_16";
         mstep = "0";
         multiply = "0";
         rom_decoder = "1";
         wvalid_wr = "0";
         num_regs = "128";
         do_generate = "1";
         include_debug = "0";
         include_trace = "0";
         reset_slave = "ad_rom/s1";
         reset_offset = "0x00000000";
         vecbase_slave = "ad_ram/s1";
         vecbase_offset = "0x00000700";
         support_interrupts = "0";
         implement_forward_b1 = "0";
         support_rlc_rrc = "0";
         advanced = "1";
         CONSTANTS 
         {
            CONSTANT __nios_catch_irqs__
            {
               value = "0";
               comment = "Include panic handler for all irqs (needs uart)";
            }
            CONSTANT __nios_use_constructors__
            {
               value = "0";
               comment = "Call c++ static constructors";
            }
            CONSTANT __nios_use_cwpmgr__
            {
               value = "0";
               comment = "Handle register window underflows";
            }
            CONSTANT __nios_use_fast_mul__
            {
               value = "0";
               comment = "Faster but larger int multiply routine";
            }
            CONSTANT __nios_use_small_printf__
            {
               value = "0";
               comment = "Smaller non-ANSI printf, with no floating point";
            }
            CONSTANT __nios_use_multiply__
            {
               value = "0";
               comment = "Use MUL instruction for 16x16";
            }
            CONSTANT __nios_use_mstep__
            {
               value = "0";
               comment = "Use MSTEP instruction for 16x16";
            }
            CONSTANT __nios_jtag_stdio__
            {
               value = "0";
               comment = "True if Host Communication is OCI and not UART";
            }
            CONSTANT nasys_nios_num_regs
            {
               value = "256";
               comment = "Number of CPU registers";
            }
            CONSTANT nasys_has_icache
            {
               value = "0";
               comment = "True if instruction cache present";
            }
            CONSTANT nasys_icache_size
            {
               value = "0";
               comment = "Size in bytes of instruction cache";
            }
            CONSTANT nasys_icache_line_size
            {
               value = "2";
               comment = "Size in bytes of each icache line";
            }
            CONSTANT nasys_has_dcache
            {
               value = "0";
               comment = "True if instruction cache present";
            }
            CONSTANT nasys_dcache_size
            {
               value = "0";
               comment = "Size in bytes of data cache";
            }
            CONSTANT nasys_dcache_line_size
            {
               value = "4";
               comment = "Size in bytes of each dcache line";
            }
            CONSTANT nasys_nios_register_count
            {
               value = "128";
            }
         }
         mainmem_slave = "ad_ram/s1";
         datamem_slave = "ad_ram/s1";
         maincomm_slave = "(none)";
         debugcomm_slave = "(none)";
         germs_monitor_id = "";
         include_oci = "0";
         oci_offchip_trace = "0";
         oci_onchip_trace = "0";
         oci_num_xbrk = "0";
         oci_num_dbrk = "0";
         oci_dbrk_trace = "0";
         oci_dbrk_pairs = "0";
         oci_debugreq_signals = "0";
         cache_has_icache = "0";
         cache_icache_size_k = "0";
         cache_has_dcache = "0";
         cache_dcache_size_k = "0";
      }
      SYSTEM_BUILDER_INFO 
      {
         Parameters_Signature = "/Address_Fast_Out0Aux_Addr_Bus_DescriptionAux_Addr_Bus_ListCONSTANTSCONSTANT__nios_catch_irqs__commentInclude panic handler for all irqs (needs uart)value0__nios_jtag_stdio__commentTrue if Host Communication is OCI and not UARTvalue0__nios_use_constructors__commentCall c++ static constructorsvalue0__nios_use_cwpmgr__commentHandle register window underflowsvalue0__nios_use_fast_mul__commentFaster but larger int multiply routinevalue0__nios_use_mstep__commentUse MSTEP instruction for 16x16value0__nios_use_multiply__commentUse MUL instruction for 16x16value0__nios_use_small_printf__commentSmaller non-ANSI printf, with no floating pointvalue0nasys_dcache_line_sizecommentSize in bytes of each dcache linevalue4nasys_dcache_sizecommentSize in bytes of data cachevalue0nasys_has_dcachecommentTrue if instruction cache presentvalue0nasys_has_icachecommentTrue if instruction cache presentvalue0nasys_icache_line_sizecommentSize in bytes of each icache linevalue2nasys_icache_sizecommentSize in bytes of instruction cachevalue0nasys_nios_num_regscommentNumber of CPU registersvalue256nasys_nios_register_countvalue128CPU_Architecturenios_16Control_Fast_Out0Ctrl_Index_Bits4Data_Fast_In0Data_Master_Namedata_masterData_Width16Full_Shift_Dist_Bits4Has_Custom_Instructions0Instruction_Master_Nameinstruction_masterMax_CWP6Min_CWP0Num_Byte_Lanes2Num_Masters2Reg_Index_Bits7Reset_Address2048Shift_Dist_Bits3System_Wizard_Version5.00Used_CWP_Bits3Vecbase_Address14080Version_ID4660advanced1break_adder0cache_dcache_size_k0cache_has_dcache0cache_has_icache0cache_icache_size_k0d_Address_Width15d_Max_Slave_Read_Latency1datamem_slavead_ram/s1debugcomm_slave(none)dedicated_multiplier_cycles3do_generate1fast_save_restore1fast_sim1germs_monitor_idi_Address_Width14i_Max_Slave_Read_Latency1implement_forward_b10include_debug0include_oci0include_trace0maincomm_slave(none)mainmem_slavead_ram/s1max_Address_Width15mstep0multiply0namead_niosndb_addr_bits5ndb_code_bits3ndb_ext_brk_en_offset13num_regs128num_rom_control_bits16oci_dbrk_pairs0oci_dbrk_trace0oci_debugreq_signals0oci_instance_number1oci_num_dbrk0oci_num_xbrk0oci_offchip_trace0oci_onchip_trace0reset_offset0x00000000reset_slavead_rom/s1rom_decoder1shift_size7stack_mode1support_interrupts0support_rlc_rrc0use_altsyncram0use_apex_lcells1use_lcells1vecbase_offset0x00000700vecbase_slavead_ram/s1wvalid_wr0";
         Smart_Recompile = "0";
         Is_CPU = "1";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = "<b></b>nios_16 with 128 registers
               
               
               
               ";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      PORT_WIRING 
      {
      }
      SLAVE oci_core
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Register_Incoming_Signals = "1";
            Bus_Type = "avalon";
            Data_Width = "16";
            Address_Width = "7";
            Accepts_Internal_Connections = "1";
            Requires_Internal_Connections = "instruction_master,data_master";
            Accepts_External_Connections = "0";
            Is_Enabled = "0";
            Address_Alignment = "dynamic";
            Base_Address = "";
            Is_Memory_Device = "0";
            Is_Printable_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Has_IRQ = "0";
         }
      }
      SIMULATION 
      {
         Fix_Me_Up = "";
         DISPLAY 
         {
            SIGNAL a
            {
               name = "__FIX_ME_UP__/instruction_display/instruction_opcode";
               format = "Literal";
            }
            SIGNAL b
            {
               name = "  instruction master";
               format = "Divider";
            }
            SIGNAL c
            {
               name = "i_address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "i_readdata";
               radix = "hexadecimal";
            }
            SIGNAL e
            {
               name = "__FIX_ME_UP__/i_readdata_display/i_readdata_opcode";
               format = "Literal";
            }
            SIGNAL f
            {
               name = "i_wait";
            }
            SIGNAL g
            {
               name = "i_read";
            }
            SIGNAL h
            {
               name = "i_datavalid";
            }
            SIGNAL i
            {
               name = "i_flush";
            }
            SIGNAL j
            {
               name = "  data master";
               format = "Divider";
            }
            SIGNAL k
            {
               name = "d_write";
            }
            SIGNAL l
            {
               name = "d_address";
               radix = "hexadecimal";
            }
            SIGNAL m
            {
               name = "d_read";
            }
            SIGNAL n
            {
               name = "d_readdata";
               radix = "hexadecimal";
            }
            SIGNAL o
            {
               name = "d_wait";
            }
            SIGNAL p
            {
               name = "d_byteenable";
               radix = "binary";
            }
            SIGNAL q
            {
               name = "d_writedata";
               radix = "hexadecimal";
            }
            SIGNAL r
            {
               name = "  interrupts";
               format = "Divider";
            }
            SIGNAL s
            {
               name = "d_irq";
            }
            SIGNAL t
            {
               name = "d_irqnumber";
               radix = "unsigned";
            }
         }
         MODELSIM 
         {
            SETUP_COMMANDS 
            {
               i_readdata_vfn = "virtual function { (ad_nios_nios_opcode_type) __MODULE_PATH__/__FIX_ME_UP__/i_readdata_display/i_readdata_opcode_bits } i_readdata_opcode";
               i_readdata_vsig = "virtual signal { __MODULE_PATH__/__FIX_ME_UP__/i_readdata_display/opcode[6:0] } i_readdata_opcode_bits";
               instruction_vfn = "virtual function { (ad_nios_nios_opcode_type) __MODULE_PATH__/__FIX_ME_UP__/instruction_display/instruction_opcode_bits } instruction_opcode";
               instruction_vsig = "virtual signal { __MODULE_PATH__/__FIX_ME_UP__/instruction_display/opcode[6:0] } instruction_opcode_bits";
            }
            TYPES 
            {
               type1 = "virtual type { ADD EXT8s ADDI SUB ST8s SUBI CMP CMPI SAVE LSL TRAP LSLI JMPC LSR CALLC LSRI ASR NOT ASRI NEG MOV ABS MOVI SEXT8 AND ANDN RLC OR RRC XOR BGEN SWAP EXT8d SKP0 SKP1 LD ST STS8s RESTORE ADDC SUBC ST8d FILL8 MSTEP BR BSR SKPRz PFXIO SKPS PFX WRCTL STP RDCTL LDP SKPRnz STS JMP LDS CALL } ad_nios_nios_opcode_type";
            }
         }
      }
      SOFTWARE_COMPONENT altera_plugs_library
      {
         class = "altera_plugs_library";
         class_version = "2.1";
         WIZARD_SCRIPT_ARGUMENTS 
         {
            CONSTANTS 
            {
               CONSTANT PLUGS_PLUG_COUNT
               {
                  value = "5";
                  comment = "Maximum number of plugs";
               }
               CONSTANT PLUGS_ADAPTER_COUNT
               {
                  value = "2";
                  comment = "Maximum number of adapters";
               }
               CONSTANT PLUGS_DNS
               {
                  value = "1";
                  comment = "Have routines for DNS lookups";
               }
               CONSTANT PLUGS_PING
               {
                  value = "1";
                  comment = "Respond to icmp echo (ping) messages";
               }
               CONSTANT PLUGS_TCP
               {
                  value = "1";
                  comment = "Support tcp in/out connections";
               }
               CONSTANT PLUGS_IRQ
               {
                  value = "1";
                  comment = "Run at interrupte level";
               }
               CONSTANT PLUGS_DEBUG
               {
                  value = "1";
                  comment = "Support debug routines";
               }
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Is_Enabled = "0";
         }
      }
   }
   MODULE enet_nios
   {
      class = "altera_nios";
      class_version = "3.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/enet_nios_hidden_lcell_46FC.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_66FC.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_12F0.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_4DEF.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_4CEF.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_64FC.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_30F0.v, __PROJECT_DIRECTORY__/enet_nios_hidden_lcell_10F0.v, __PROJECT_DIRECTORY__/enet_nios.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      MASTER instruction_master
      {
         PORT_WIRING 
         {
            PORT i_address
            {
               direction = "output";
               type = "address";
               width = "23";
               Is_Enabled = "1";
            }
            PORT i_datavalid
            {
               direction = "input";
               type = "readdatavalid";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_flush
            {
               direction = "output";
               type = "flush";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT i_readdata
            {
               direction = "input";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT i_wait
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Data_Width = "16";
            Address_Width = "8";
            Is_Instruction_Master = "1";
            Max_Address_Width = "32";
         }
      }
      MASTER data_master
      {
         PORT_WIRING 
         {
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_address
            {
               direction = "output";
               type = "address";
               width = "23";
               Is_Enabled = "1";
            }
            PORT d_byteenable
            {
               direction = "output";
               type = "byteenable";
               width = "4";
               Is_Enabled = "1";
            }
            PORT d_read
            {
               direction = "output";
               type = "read";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_readdata
            {
               direction = "input";
               type = "readdata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT d_wait
            {
               direction = "input";
               type = "waitrequest";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_write
            {
               direction = "output";
               type = "write";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_writedata
            {
               direction = "output";
               type = "writedata";
               width = "32";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "input";
               type = "irq";
               width = "1";
               Is_Enabled = "0";
            }
            PORT irqnumber
            {
               direction = "input";
               type = "irqnumber";
               width = "6";
               Is_Enabled = "0";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT d_irq
            {
               Is_Enabled = "1";
               direction = "input";
               type = "irq";
               width = "1";
            }
            PORT d_irqnumber
            {
               Is_Enabled = "1";
               direction = "input";
               type = "irqnumber";
               width = "6";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Register_Incoming_Signals = "1";
            Bus_Type = "avalon";
            Data_Width = "32";
            Address_Width = "8";
            Is_Data_Master = "1";
            Max_Address_Width = "32";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         CPU_Architecture = "nios_32";
         mstep = "0";
         multiply = "1";
         rom_decoder = "1";
         wvalid_wr = "0";
         num_regs = "512";
         do_generate = "1";
         include_debug = "0";
         include_trace = "0";
         reset_slave = "enet_boot_rom/s1";
         reset_offset = "0x0";
         vecbase_slave = "SRAM1/avalonS";
         vecbase_offset = "0x0007FF00";
         support_interrupts = "1";
         implement_forward_b1 = "1";
         support_rlc_rrc = "0";
         advanced = "1";
         CONSTANTS 
         {
            CONSTANT __nios_catch_irqs__
            {
               value = "1";
               comment = "Include panic handler for all irqs (needs uart)";
            }
            CONSTANT __nios_use_constructors__
            {
               value = "0";
               comment = "Call c++ static constructors";
            }
            CONSTANT __nios_use_cwpmgr__
            {
               value = "1";
               comment = "Handle register window underflows";
            }
            CONSTANT __nios_use_fast_mul__
            {
               value = "1";
               comment = "Faster but larger int multiply routine";
            }
            CONSTANT __nios_use_small_printf__
            {
               value = "1";
               comment = "Smaller non-ANSI printf, with no floating point";
            }
            CONSTANT __nios_use_multiply__
            {
               value = "1";
               comment = "Use MUL instruction for 16x16";
            }
            CONSTANT __nios_use_mstep__
            {
               value = "0";
               comment = "Use MSTEP instruction for 16x16";
            }
            CONSTANT __nios_jtag_stdio__
            {
               value = "0";
               comment = "True if Host Communication is OCI and not UART";
            }
            CONSTANT nasys_nios_num_regs
            {
               value = "256";
               comment = "Number of CPU registers";
            }
            CONSTANT nasys_has_icache
            {
               value = "0";
               comment = "True if instruction cache present";
            }
            CONSTANT nasys_icache_size
            {
               value = "0";
               comment = "Size in bytes of instruction cache";
            }
            CONSTANT nasys_icache_line_size
            {
               value = "2";
               comment = "Size in bytes of each icache line";
            }
            CONSTANT nasys_has_dcache
            {
               value = "0";
               comment = "True if instruction cache present";
            }
            CONSTANT nasys_dcache_size
            {
               value = "0";
               comment = "Size in bytes of data cache";
            }
            CONSTANT nasys_dcache_line_size
            {
               value = "4";
               comment = "Size in bytes of each dcache line";
            }
            CONSTANT nasys_nios_register_count
            {
               value = "512";
            }
         }
         mainmem_slave = "SRAM1/avalonS";
         datamem_slave = "SRAM1/avalonS";
         maincomm_slave = "uart1/s1";
         debugcomm_slave = "uart2/s1";
         germs_monitor_id = "10010100";
         include_oci = "0";
         oci_offchip_trace = "0";
         oci_onchip_trace = "0";
         oci_num_xbrk = "0";
         oci_num_dbrk = "0";
         oci_dbrk_trace = "0";
         oci_dbrk_pairs = "0";
         oci_debugreq_signals = "0";
         cache_has_icache = "0";
         cache_icache_size_k = "0";
         cache_has_dcache = "0";
         cache_dcache_size_k = "0";
      }
      SYSTEM_BUILDER_INFO 
      {
         Is_CPU = "1";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = "<b></b>nios_32 with 512 registers
               
               
               
               ";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Parameters_Signature = "/Address_Fast_Out0Aux_Addr_Bus_DescriptionAux_Addr_Bus_ListCONSTANTSCONSTANT__nios_catch_irqs__commentInclude panic handler for all irqs (needs uart)value1__nios_jtag_stdio__commentTrue if Host Communication is OCI and not UARTvalue0__nios_use_constructors__commentCall c++ static constructorsvalue0__nios_use_cwpmgr__commentHandle register window underflowsvalue1__nios_use_fast_mul__commentFaster but larger int multiply routinevalue1__nios_use_mstep__commentUse MSTEP instruction for 16x16value0__nios_use_multiply__commentUse MUL instruction for 16x16value1__nios_use_small_printf__commentSmaller non-ANSI printf, with no floating pointvalue1nasys_dcache_line_sizecommentSize in bytes of each dcache linevalue4nasys_dcache_sizecommentSize in bytes of data cachevalue0nasys_has_dcachecommentTrue if instruction cache presentvalue0nasys_has_icachecommentTrue if instruction cache presentvalue0nasys_icache_line_sizecommentSize in bytes of each icache linevalue2nasys_icache_sizecommentSize in bytes of instruction cachevalue0nasys_nios_num_regscommentNumber of CPU registersvalue256nasys_nios_register_countvalue512CPU_Architecturenios_32Control_Fast_Out0Ctrl_Index_Bits4Data_Fast_In0Data_Master_Namedata_masterData_Width32Full_Shift_Dist_Bits5Has_Custom_Instructions1Instruction_Master_Nameinstruction_masterMUL_enet_niosHDL_INFOPrecompiled_Simulation_Library_FilesSimulation_HDL_FilesSynthesis_HDL_FilesD:/qdesigns_5_0/Designs_targeted_for_visi_trak_board/emc_chip_10010100/MUL_enet_nios.vSynthesis_Only_FilesPORT_WIRINGSLAVEs1PORT_WIRINGPORTaclrIs_Enabled1directioninputtyperesetwidth1clkenIs_Enabled1directioninputtypeclk_enwidth1clockIs_Enabled1directioninputtypeclkwidth1dataaIs_Enabled1directioninputtypedataawidth16databIs_Enabled1directioninputtypedatabwidth16resultIs_Enabled1directionoutputtyperesultwidth32SYSTEM_BUILDER_INFOAddress_AlignmentnativeAddress_Width0Base_AddressMUL5Bus_Typenios_custom_instructionData_Width32IRQ_MASTERenet_nios/custom_instruction_masterIRQ_NumberNCIs_Visible0MASTERED_BYenet_nios/custom_instruction_masterpriority1SYSTEM_BUILDER_INFOClock_SourceclkDate_ModifiedInstantiate_In_System_Module1Is_Enabled1Is_Visible0ViewIs_Collapsed1MESSAGESWIZARD_SCRIPT_ARGUMENTSci_cycles3classaltera_nios_multiplyclass_version2.0Max_CWP30Min_CWP0Num_Byte_Lanes4Num_Masters2Reg_Index_Bits9Reset_Address0Shift_Dist_Bits3System_Wizard_Version5.00USR0_enet_niosHDL_INFOPrecompiled_Simulation_Library_FilesSimulation_HDL_FilesSynthesis_HDL_FilesD:/qdesigns_5_0/Designs_targeted_for_visi_trak_board/emc_chip_10010100/USR0_enet_nios.vSynthesis_Only_FilesPORT_WIRINGSLAVEs1PORT_WIRINGPORTclkIs_Enabled1directioninputtypeclkwidth1clk_enIs_Enabled1directioninputtypeclk_enwidth1dataaIs_Enabled1directioninputtypedataawidth32databIs_Enabled1directioninputtypedatabwidth32resetIs_Enabled1directioninputtyperesetwidth1resultIs_Enabled1directionoutputtyperesultwidth32startIs_Enabled1directioninputtypestartwidth1SYSTEM_BUILDER_INFOAddress_Width0Base_AddressUSR0Bus_Typenios_custom_instructionData_Width32IRQ_MASTERenet_nios/custom_instruction_masterIRQ_NumberNCIs_Custom_Instruction1Is_Visible0MASTERED_BYenet_nios/custom_instruction_masterpriority1SYSTEM_BUILDER_INFOClock_SourceclkDate_ModifiedInstantiate_In_System_Module1Is_Custom_Instruction1Is_Enabled1Is_Visible0ViewIs_Collapsed1MESSAGESWIZARD_SCRIPT_ARGUMENTSHas_Prefix0Module_Namedivide_instruction_unitSynthesize_Imported_HDL1ci_cycles35ci_instr_formatRRci_macro_namedivici_operands2classaltera_nios_custom_instr_divideclass_version2.0Used_CWP_Bits5Vecbase_Address4718336Version_ID4660advanced1break_adder0cache_dcache_size_k0cache_has_dcache0cache_has_icache0cache_icache_size_k0d_Address_Width23d_Max_Slave_Read_Latency2datamem_slaveSRAM1/avalonSdebugcomm_slaveuart2/s1dedicated_multiplier_cycles3do_generate1fast_save_restore1fast_sim1germs_monitor_id10010100i_Address_Width23i_Max_Slave_Read_Latency2implement_forward_b11include_debug0include_oci0include_trace0maincomm_slaveuart1/s1mainmem_slaveSRAM1/avalonSmax_Address_Width23mstep0multiply1nameenet_niosndb_addr_bits5ndb_code_bits3ndb_ext_brk_en_offset13num_regs512num_rom_control_bits16oci_dbrk_pairs0oci_dbrk_trace0oci_debugreq_signals0oci_instance_number1oci_num_dbrk0oci_num_xbrk0oci_offchip_trace0oci_onchip_trace0reset_offset0x0reset_slaveenet_boot_rom/s1rom_decoder1shift_size7stack_mode1support_interrupts1support_rlc_rrc0use_altsyncram0use_apex_lcells1use_lcells1vecbase_offset0x0007FF00vecbase_slaveSRAM1/avalonSwvalid_wr0";
         Smart_Recompile = "0";
         Clock_Source = "clk";
      }
      PORT_WIRING 
      {
      }
      MASTER custom_instruction_master
      {
         PORT_WIRING 
         {
            PORT custom_instruction_clk_en
            {
               direction = "output";
               type = "clk_en";
               width = "1";
               Is_Enabled = "1";
            }
            PORT custom_instruction_dataa
            {
               direction = "output";
               type = "dataa";
               width = "32";
               Is_Enabled = "1";
            }
            PORT custom_instruction_datab
            {
               direction = "output";
               type = "datab";
               width = "32";
               Is_Enabled = "1";
            }
            PORT custom_instruction_prefix
            {
               direction = "output";
               type = "prefix";
               width = "11";
               Is_Enabled = "1";
            }
            PORT custom_instruction_reset
            {
               direction = "output";
               type = "reset";
               width = "1";
               Is_Enabled = "1";
            }
            PORT custom_instruction_result
            {
               direction = "input";
               type = "result";
               width = "32";
               Is_Enabled = "1";
            }
            PORT custom_instruction_start
            {
               direction = "output";
               type = "start";
               width = "6";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "nios_custom_instruction";
            Data_Width = "32";
            Address_Width = "3";
            Base_Address = "N/A";
            Is_Visible = "0";
            Is_Custom_Instruction = "0";
         }
      }
      SOFTWARE_COMPONENTS 
      {
         SOFTWARE_COMPONENT Plugs_Library
         {
            SYSTEM_BUILDER_INFO 
            {
               Is_Enabled = "1";
            }
            WIZARD_SCRIPT_ARGUMENTS 
            {
               CONSTANTS 
               {
                  CONSTANT PLUGS_ADAPTER_COUNT
                  {
                     comment = "Maximum number of adapters";
                     value = "2";
                  }
                  CONSTANT PLUGS_DEBUG
                  {
                     comment = "Support debug routines";
                     value = "1";
                  }
                  CONSTANT PLUGS_DNS
                  {
                     comment = "Have routines for DNS lookups";
                     value = "0";
                  }
                  CONSTANT PLUGS_IRQ
                  {
                     comment = "Run at interrupte level";
                     value = "0";
                  }
                  CONSTANT PLUGS_PING
                  {
                     comment = "Respond to icmp echo (ping) messages";
                     value = "0";
                  }
                  CONSTANT PLUGS_PLUG_COUNT
                  {
                     comment = "Maximum number of plugs";
                     value = "9";
                  }
                  CONSTANT PLUGS_TCP
                  {
                     comment = "Support tcp in/out connections";
                     value = "1";
                  }
               }
            }
            class = "altera_plugs_library";
            class_version = "2.0";
         }
      }
      SLAVE oci_core
      {
         PORT_WIRING 
         {
         }
         SYSTEM_BUILDER_INFO 
         {
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Register_Incoming_Signals = "1";
            Bus_Type = "avalon";
            Data_Width = "16";
            Address_Width = "7";
            Accepts_Internal_Connections = "1";
            Requires_Internal_Connections = "instruction_master,data_master";
            Accepts_External_Connections = "0";
            Is_Enabled = "0";
            Address_Alignment = "dynamic";
            Base_Address = "";
            Is_Memory_Device = "0";
            Is_Printable_Device = "1";
            Uses_Tri_State_Data_Bus = "0";
            Has_IRQ = "0";
         }
      }
      SIMULATION 
      {
         Fix_Me_Up = "";
         DISPLAY 
         {
            SIGNAL a
            {
               name = "__FIX_ME_UP__/instruction_display/instruction_opcode";
               format = "Literal";
            }
            SIGNAL b
            {
               name = "  instruction master";
               format = "Divider";
            }
            SIGNAL c
            {
               name = "i_address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "i_readdata";
               radix = "hexadecimal";
            }
            SIGNAL e
            {
               name = "__FIX_ME_UP__/i_readdata_display/i_readdata_opcode";
               format = "Literal";
            }
            SIGNAL f
            {
               name = "i_wait";
            }
            SIGNAL g
            {
               name = "i_read";
            }
            SIGNAL h
            {
               name = "i_datavalid";
            }
            SIGNAL i
            {
               name = "i_flush";
            }
            SIGNAL j
            {
               name = "  data master";
               format = "Divider";
            }
            SIGNAL k
            {
               name = "d_write";
            }
            SIGNAL l
            {
               name = "d_address";
               radix = "hexadecimal";
            }
            SIGNAL m
            {
               name = "d_read";
            }
            SIGNAL n
            {
               name = "d_readdata";
               radix = "hexadecimal";
            }
            SIGNAL o
            {
               name = "d_wait";
            }
            SIGNAL p
            {
               name = "d_byteenable";
               radix = "binary";
            }
            SIGNAL q
            {
               name = "d_writedata";
               radix = "hexadecimal";
            }
            SIGNAL r
            {
               name = "  interrupts";
               format = "Divider";
            }
            SIGNAL s
            {
               name = "d_irq";
            }
            SIGNAL t
            {
               name = "d_irqnumber";
               radix = "unsigned";
            }
         }
         MODELSIM 
         {
            SETUP_COMMANDS 
            {
               i_readdata_vfn = "virtual function { (enet_nios_nios_opcode_type) __MODULE_PATH__/__FIX_ME_UP__/i_readdata_display/i_readdata_opcode_bits } i_readdata_opcode";
               i_readdata_vsig = "virtual signal { __MODULE_PATH__/__FIX_ME_UP__/i_readdata_display/opcode[6:0] } i_readdata_opcode_bits";
               instruction_vfn = "virtual function { (enet_nios_nios_opcode_type) __MODULE_PATH__/__FIX_ME_UP__/instruction_display/instruction_opcode_bits } instruction_opcode";
               instruction_vsig = "virtual signal { __MODULE_PATH__/__FIX_ME_UP__/instruction_display/opcode[6:0] } instruction_opcode_bits";
            }
            TYPES 
            {
               type1 = "virtual type { ADD EXT8s ADDI EXT16s SUB ST8s SUBI ST16s CMP CMPI SAVE LSL TRAP LSLI JMPC LSR CALLC LSRI ASR NOT ASRI NEG MOV ABS MOVI SEXT8 AND SEXT16 ANDN RLC OR RRC XOR BGEN SWAP EXT8d SKP0 SKP1 LD ST STS8s STS16s RESTORE TRET ST8d EXT16d ST16d MOVHI FILL8 USR0 FILL16 MSTEP BR MUL BSR SKPRz PFXIO SKPS PFX WRCTL STP RDCTL LDP SKPRnz STS JMP LDS CALL } enet_nios_nios_opcode_type";
            }
         }
      }
      SOFTWARE_COMPONENT altera_plugs_library
      {
         class = "altera_plugs_library";
         class_version = "2.1";
         WIZARD_SCRIPT_ARGUMENTS 
         {
            CONSTANTS 
            {
               CONSTANT PLUGS_PLUG_COUNT
               {
                  value = "10";
                  comment = "Maximum number of plugs";
               }
               CONSTANT PLUGS_ADAPTER_COUNT
               {
                  value = "2";
                  comment = "Maximum number of adapters";
               }
               CONSTANT PLUGS_DNS
               {
                  value = "0";
                  comment = "Have routines for DNS lookups";
               }
               CONSTANT PLUGS_PING
               {
                  value = "0";
                  comment = "Respond to icmp echo (ping) messages";
               }
               CONSTANT PLUGS_TCP
               {
                  value = "1";
                  comment = "Support tcp in/out connections";
               }
               CONSTANT PLUGS_IRQ
               {
                  value = "0";
                  comment = "Run at interrupte level";
               }
               CONSTANT PLUGS_DEBUG
               {
                  value = "1";
                  comment = "Support debug routines";
               }
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Is_Enabled = "1";
         }
      }
   }
   MODULE button_pio
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/button_pio.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "12";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "12";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "12";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "12";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "12";
            Base_Address = "0x00004300";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "27";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 12-bit PIO using <br>
					
					 input pins with edge type NONE and interrupt source NONE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         edge_type = "NONE";
         irq_type = "NONE";
         capture = "0";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE seven_seg_pio
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/seven_seg_pio.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "16";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "16";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "16";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "16";
            Base_Address = "0x00004400";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 16-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         capture = "0";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE misc_outs
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/misc_outs.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "8";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "8";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00004700";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 8-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE sel_ana17_24
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/sel_ana17_24.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "4";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "4";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "4";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "4";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "4";
            Base_Address = "0x00004C00";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY ad_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 4-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE misc_ins
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/misc_ins.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "8";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "8";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00004D00";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 8-bit PIO using <br>
					
					 input pins with edge type NONE and interrupt source NONE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE opto_data
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/opto_data.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT bidir_port
         {
            direction = "inout";
            width = "16";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "16";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "16";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "16";
            Base_Address = "0x00004E00";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 16-bit PIO using <br>
					 tri-state pins with edge type NONE and interrupt source NONE
					
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "1";
         has_out = "0";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE opto_control
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/opto_control.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "4";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "4";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "4";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "4";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "4";
            Base_Address = "0x00004F00";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 4-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE axis1_int
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/axis1_int.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "1";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "1";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "1";
            Address_Width = "2";
            Data_Width = "1";
            Base_Address = "0x00005010";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "18";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 1-bit PIO using <br>
					
					 input pins with edge type RISING and interrupt source EDGE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "1";
         edge_type = "RISING";
         irq_type = "EDGE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE axis1_div_pio
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/axis1_div_pio.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "4";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "4";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "4";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "4";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "4";
            Base_Address = "0x00005220";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 4-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE axis2_div_pio
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/axis2_div_pio.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "4";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "4";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "4";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "4";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "4";
            Base_Address = "0x00005230";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 4-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE control_int
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/control_int.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "9";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "9";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "9";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "9";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "9";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "1";
            Address_Width = "2";
            Data_Width = "9";
            Base_Address = "0x00005300";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "22";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 9-bit PIO using <br>
					
					 input pins with edge type RISING and interrupt source EDGE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "1";
         edge_type = "RISING";
         irq_type = "EDGE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE bounceback_int
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/bounceback_int.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "1";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "1";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "1";
            Address_Width = "2";
            Data_Width = "1";
            Base_Address = "0x00005320";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "17";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 1-bit PIO using <br>
					
					 input pins with edge type RISING and interrupt source EDGE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "1";
         edge_type = "RISING";
         irq_type = "EDGE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE ls_int_input
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/ls_int_input.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            direction = "input";
            width = "6";
            Is_Enabled = "1";
         }
         PORT out_port
         {
            direction = "output";
            Is_Enabled = "0";
            width = "6";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "6";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "6";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "6";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "1";
            Address_Width = "2";
            Data_Width = "6";
            Base_Address = "0x00005330";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "19";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 6-bit PIO using <br>
					
					 input pins with edge type ANY and interrupt source EDGE
					";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "1";
         edge_type = "ANY";
         irq_type = "EDGE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE cont_int_output
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/cont_int_output.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "6";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "6";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "6";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "6";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "6";
            Base_Address = "0x00005340";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 6-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE lvdt_demod1_phase
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/lvdt_demod1_phase.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "8";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "8";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00005350";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 8-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE lvdt_demod2_phase
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/lvdt_demod2_phase.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "8";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "8";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00005360";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 8-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE lvdt_osc_phase
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/lvdt_osc_phase.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "8";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "8";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00005370";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            MESSAGES 
            {
            }
            Settings_Summary = " 8-bit PIO using <br>
					
					
					 output pins";
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE samp_interface
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/samp_interface.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "8";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "8";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "8";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "8";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "8";
            Base_Address = "0x00005380";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 8-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE reboot
   {
      class = "altera_avalon_pio";
      class_version = "2.2";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/reboot.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT in_port
         {
            direction = "input";
            Is_Enabled = "0";
            width = "1";
         }
         PORT bidir_port
         {
            direction = "inout";
            Is_Enabled = "0";
            width = "1";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "2";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "1";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Has_IRQ = "0";
            Address_Width = "2";
            Data_Width = "1";
            Base_Address = "0x00005390";
            Address_Alignment = "native";
            Read_Wait_States = "1";
            Write_Wait_States = "0";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            Settings_Summary = " 1-bit PIO using <br>
					
					
					 output pins";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0x0000";
      }
   }
   MODULE adc_spi
   {
      class = "altera_avalon_spi";
      class_version = "2.1";
      SLAVE spi_control_port
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Base_Address = "0x00004A00";
            MASTERED_BY ad_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER ad_nios/data_master
            {
               IRQ_Number = "62";
            }
         }
         PORT_WIRING 
         {
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT data_from_cpu
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT data_to_cpu
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT dataavailable
            {
               direction = "output";
               type = "dataavailable";
               width = "1";
               Is_Enabled = "1";
            }
            PORT endofpacket
            {
               direction = "output";
               type = "endofpacket";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT mem_addr
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT read_n
            {
               direction = "input";
               type = "read_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readyfordata
            {
               direction = "output";
               type = "readyfordata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT spi_select
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         databits = "16";
         targetclock = "20";
         clockunits = "MHz";
         clockmult = "1000000";
         numslaves = "1";
         ismaster = "1";
         clockpolarity = "1";
         clockphase = "0";
         lsbfirst = "0";
         extradelay = "1";
         targetssdelay = "120";
         delayunits = "ns";
         delaymult = "1e-009";
         clockunit = "kHz";
         delayunit = "us";
         prefix = "spi_";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/adc_spi.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT MISO
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT MOSI
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT SCLK
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT SS_n
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
      }
   }
   MODULE dac_spi
   {
      class = "altera_avalon_spi";
      class_version = "2.1";
      SLAVE spi_control_port
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Base_Address = "0x00004B00";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "59";
            }
         }
         PORT_WIRING 
         {
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT data_from_cpu
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT data_to_cpu
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT dataavailable
            {
               direction = "output";
               type = "dataavailable";
               width = "1";
               Is_Enabled = "1";
            }
            PORT endofpacket
            {
               direction = "output";
               type = "endofpacket";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT mem_addr
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT read_n
            {
               direction = "input";
               type = "read_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readyfordata
            {
               direction = "output";
               type = "readyfordata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT spi_select
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         databits = "16";
         targetclock = "6";
         clockunits = "MHz";
         clockmult = "1000000";
         numslaves = "4";
         ismaster = "1";
         clockpolarity = "0";
         clockphase = "0";
         lsbfirst = "0";
         extradelay = "1";
         targetssdelay = "90";
         delayunits = "ns";
         delaymult = "1e-009";
         clockunit = "kHz";
         delayunit = "us";
         prefix = "spi_";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/dac_spi.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT MISO
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT MOSI
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT SCLK
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT SS_n
         {
            direction = "output";
            width = "4";
            Is_Enabled = "1";
         }
      }
   }
   MODULE uart1
   {
      class = "altera_avalon_uart";
      class_version = "4.2";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "1";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Base_Address = "0x00004100";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "60";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT begintransfer
            {
               direction = "input";
               type = "begintransfer";
               width = "1";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT dataavailable
            {
               direction = "output";
               type = "dataavailable";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT read_n
            {
               direction = "input";
               type = "read_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT readyfordata
            {
               direction = "output";
               type = "readyfordata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "8-bit UART with 115200 baud, <br>
                    2 stop bits and N parity";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Iss_Launch_Telnet = "0";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "  Bus Interface";
               format = "Divider";
            }
            SIGNAL b
            {
               name = "chipselect";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "writedata";
               radix = "hexadecimal";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "  Internals";
               format = "Divider";
            }
            SIGNAL g
            {
               name = "tx_ready";
            }
            SIGNAL h
            {
               name = "tx_data";
               radix = "ascii";
            }
            SIGNAL i
            {
               name = "rx_char_ready";
            }
            SIGNAL j
            {
               name = "rx_data";
               radix = "ascii";
            }
         }
         INTERACTIVE_OUT log
         {
            enable = "0";
            file = "_log_module.txt";
            radix = "ascii";
            signals = "temp,list";
            exe = "perl -- tail-f.pl";
         }
         INTERACTIVE_IN drive
         {
            enable = "0";
            file = "_input_data_stream.dat";
            mutex = "_input_data_mutex.dat";
            log = "_in.log";
            rate = "100";
            signals = "temp,list";
            exe = "perl -- uart.pl";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         baud = "115200";
         data_bits = "8";
         fixed_baud = "1";
         parity = "N";
         stop_bits = "2";
         use_cts_rts = "0";
         use_eop_register = "0";
         sim_true_baud = "0";
         sim_char_stream = "g40000\\n";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/uart1.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT rxd
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT txd
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT cts_n
         {
            direction = "input";
            width = "1";
            Is_Enabled = "0";
         }
         PORT rts_n
         {
            direction = "output";
            width = "1";
            Is_Enabled = "0";
         }
      }
      iss_model_name = "altera_avalon_uart";
   }
   MODULE uart2
   {
      class = "altera_avalon_uart";
      class_version = "4.2";
      SLAVE s1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Printable_Device = "1";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "16";
            Has_IRQ = "1";
            Read_Wait_States = "1";
            Write_Wait_States = "1";
            Base_Address = "0x00004200";
            MASTERED_BY enet_nios/data_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/data_master
            {
               IRQ_Number = "61";
            }
         }
         PORT_WIRING 
         {
            PORT address
            {
               direction = "input";
               type = "address";
               width = "3";
               Is_Enabled = "1";
            }
            PORT begintransfer
            {
               direction = "input";
               type = "begintransfer";
               width = "1";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               direction = "input";
               type = "chipselect";
               width = "1";
               Is_Enabled = "1";
            }
            PORT clk
            {
               direction = "input";
               type = "clk";
               width = "1";
               Is_Enabled = "1";
            }
            PORT dataavailable
            {
               direction = "output";
               type = "dataavailable";
               width = "1";
               Is_Enabled = "1";
            }
            PORT irq
            {
               direction = "output";
               type = "irq";
               width = "1";
               Is_Enabled = "1";
            }
            PORT read_n
            {
               direction = "input";
               type = "read_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               direction = "output";
               type = "readdata";
               width = "16";
               Is_Enabled = "1";
            }
            PORT readyfordata
            {
               direction = "output";
               type = "readyfordata";
               width = "1";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               direction = "input";
               type = "reset_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               direction = "input";
               type = "write_n";
               width = "1";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               direction = "input";
               type = "writedata";
               width = "16";
               Is_Enabled = "1";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         View 
         {
            Settings_Summary = "8-bit UART with 57600 baud, <br>
                    1 stop bits and N parity";
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Iss_Launch_Telnet = "0";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "clk";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "  Bus Interface";
               format = "Divider";
            }
            SIGNAL b
            {
               name = "chipselect";
            }
            SIGNAL c
            {
               name = "address";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "writedata";
               radix = "hexadecimal";
            }
            SIGNAL e
            {
               name = "readdata";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "  Internals";
               format = "Divider";
            }
            SIGNAL g
            {
               name = "tx_ready";
            }
            SIGNAL h
            {
               name = "tx_data";
               radix = "ascii";
            }
            SIGNAL i
            {
               name = "rx_char_ready";
            }
            SIGNAL j
            {
               name = "rx_data";
               radix = "ascii";
            }
         }
         INTERACTIVE_OUT log
         {
            enable = "0";
            file = "_log_module.txt";
            radix = "ascii";
            signals = "temp,list";
            exe = "perl -- tail-f.pl";
         }
         INTERACTIVE_IN drive
         {
            enable = "0";
            file = "_input_data_stream.dat";
            mutex = "_input_data_mutex.dat";
            log = "_in.log";
            rate = "100";
            signals = "temp,list";
            exe = "perl -- uart.pl";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         baud = "57600";
         data_bits = "8";
         fixed_baud = "1";
         parity = "N";
         stop_bits = "1";
         use_cts_rts = "0";
         use_eop_register = "0";
         sim_true_baud = "0";
         sim_char_stream = "";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/uart2.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      PORT_WIRING 
      {
         PORT rxd
         {
            direction = "input";
            width = "1";
            Is_Enabled = "1";
         }
         PORT txd
         {
            direction = "output";
            width = "1";
            Is_Enabled = "1";
         }
         PORT cts_n
         {
            direction = "input";
            width = "1";
            Is_Enabled = "0";
         }
         PORT rts_n
         {
            direction = "output";
            width = "1";
            Is_Enabled = "0";
         }
      }
      iss_model_name = "altera_avalon_uart";
   }
   MODULE MUL_enet_nios
   {
      class = "altera_nios_multiply";
      class_version = "2.0";
      HDL_INFO 
      {
         Simulation_HDL_Files = "";
         Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/MUL_enet_nios.v";
         Precompiled_Simulation_Library_Files = "";
         Synthesis_Only_Files = "";
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT aclr
            {
               width = "1";
               direction = "input";
               type = "reset";
               Is_Enabled = "1";
            }
            PORT clken
            {
               width = "1";
               direction = "input";
               type = "clk_en";
               Is_Enabled = "1";
            }
            PORT clock
            {
               width = "1";
               direction = "input";
               type = "clk";
               Is_Enabled = "1";
            }
            PORT dataa
            {
               width = "16";
               direction = "input";
               type = "dataa";
               Is_Enabled = "1";
            }
            PORT datab
            {
               width = "16";
               direction = "input";
               type = "datab";
               Is_Enabled = "1";
            }
            PORT result
            {
               width = "32";
               direction = "output";
               type = "result";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "nios_custom_instruction";
            Data_Width = "32";
            Address_Alignment = "native";
            Address_Width = "0";
            Base_Address = "MUL5";
            Is_Visible = "0";
            MASTERED_BY enet_nios/custom_instruction_master
            {
               priority = "1";
            }
            IRQ_MASTER enet_nios/custom_instruction_master
            {
               IRQ_Number = "NC";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Is_Visible = "0";
         Instantiate_In_System_Module = "1";
         View 
         {
            MESSAGES 
            {
            }
            Is_Collapsed = "1";
         }
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         ci_cycles = "3";
      }
      PORT_WIRING 
      {
      }
   }
}
