$date
	Sat Oct 22 20:22:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#141471
b1010 !
1"
#141474
b1010 &
b1010 %
1$
#141475
0"
#141478
b101 &
b101 %
#141482
b10000 &
b10000 %
#141486
b1000 &
b1000 %
#141490
b100 &
b100 %
#141494
b10 &
b10 %
#141498
b1 &
b1 %
1#
#141502
b0 &
0#
b0 %
0$
#1122895
b10101 !
1"
#1122898
b10101 &
b10101 %
1$
#1122899
0"
#1122902
b1000000 &
b1000000 %
#1122906
b100000 &
b100000 %
#1122910
b10000 &
b10000 %
#1122914
b1000 &
b1000 %
#1122918
b100 &
b100 %
#1122922
b10 &
b10 %
#1122926
b1 &
1#
b1 %
#1122930
b0 &
b0 %
0#
0$
#2162470
b10001 &
b10001 %
1$
b10001 !
1"
#2162471
0"
#2162474
b110100 &
b110100 %
#2162478
b11010 &
b11010 %
#2162482
b1101 &
b1101 %
#2162486
b101000 &
b101000 %
#2162490
b10100 &
b10100 %
#2162494
b1010 &
b1010 %
#2162498
b101 &
b101 %
#2162502
b10000 &
b10000 %
#2162506
b1000 &
b1000 %
#2162510
b100 &
b100 %
#2162514
b10 &
b10 %
#2162518
b1 &
1#
b1 %
#2162522
b0 &
b0 %
0#
0$
#4500012
