Bhatia, S. and Jha, N. 1994. Genesis: A behavioral synthesis system for hierarchical testability. In Proceedings of the European Design and Test Conference, Paris. IEEE Computer Society, 272--276.
Brglez, F., Bryan, D., and Kozminski, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), Portland, OR. IEEE Computer Society, 1924--1934.
Brglez, F. and Fujiwara, H. 1985. A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), Kyoto, Japan. IEEE Computer Society, 695--698.
Chung-Hsing Chen , Chienwen Wu , Daniel G. Saab, Accessibility Analysis on Data Flow Graph: An Approach to Design for Testability, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.463-466, October 14-16, 1991
F. Corno , G. Cumani , M. Sonza Reorda , G. Squillero, Efficient machine-code test-program induction, Proceedings of the Evolutionary Computation on 2002. CEC '02. Proceedings of the 2002 Congress, p.1486-1491, May 12-17, 2002
Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, High-Level Observability for Effective High-Level ATPG, Proceedings of the 18th IEEE VLSI Test Symposium, p.411, April 30-May 04, 2000
Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, RT-Level ITC'99 Benchmarks and First ATPG Results, IEEE Design & Test, v.17 n.3, p.44-53, July 2000[doi>10.1109/54.867894]
Joel Darnauer , Wayne Wei-Ming Dai, A method for generating random circuits and its application to routability measurement, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.66-72, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228380]
José M. Fernandes , Marcelino B. Santos , Arlindo L. Oliveira , João C. Teixeira, A Probabilistic Method for the Computation of Testability of RTL Constructs, Proceedings of the conference on Design, automation and test in Europe, p.10176, February 16-20, 2004
M. L. Flottes , R. Pires , B. Rouzeyre, Analyzing Testability from Behavioral to RT Level, Proceedings of the 1997 European conference on Design and Test, p.158, March 17-20, 1997
Miguel Garvie , Adrian Thompson, Evolution of Combinatonial and Sequential On-Line Self-Diagnosing Hardware, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.177, July 09-11, 2003
Gloster, C. 1993. ISCAS'89 addendum benchmark set. In ACM/SIGDA Benchmarks Electron. Newslett. ACM Press.
Justin E. Harlow, Overview of Popular Benchmark Sets, IEEE Design & Test, v.17 n.3, p.15-17, July 2000[doi>10.1109/54.867889]
Hellebrand, S. and Wunderlich, H.-J. 1994. Synthesis of self-testable controllers. In Proceedings of the European Design and Test Conference. IEEE Computer Society Press, 580--585.
Tetsuya Higuchi , Tatsuya Niwa , Toshio Tanaka , Hitoshi Iba , Hugo de Garis , Tatsumi Furuya, Evolving hardware with genetic learning: a first step towards building a Darwin machine, Proceedings of the second international conference on From animals to animats 2 : simulation of adaptive behavior: simulation of adaptive behavior, p.417-424, August 1993, Honolulu, Hawai, USA
M. D. Hutton , J. S. Rose , D. G. Corneil, Automatic generation of synthetic sequential benchmark circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.8, p.928-940, November 2006[doi>10.1109/TCAD.2002.800456]
Kazuo Iwama , Sunao Sawada , Kensuke Hino , Hiroyuki Kurokawa, Random Benchmark Circuits with Controlled Attributes, Proceedings of the 1997 European conference on Design and Test, p.90, March 17-20, 1997
P. D. Kundarewich , J. Rose, Synthetic circuit generation using clustering and iteration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.6, p.869-887, November 2006[doi>10.1109/TCAD.2004.828132]
Jason Lohn , Greg Larchev , Ronald DeMara, A genetic representation for evolutionary fault recovery in Virtex FPGAs, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway
Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
Pinaki Mazumder , Elizabeth M. Rudnick, Genetic algorithms for VLSI design, layout & test automation, Prentice Hall PTR, Upper Saddle River, NJ, 1999
Julian F. Miller , Dominic Job , Vesselin K. Vassilev, Principles in the Evolutionary Design of Digital Circuits—Part I, Genetic Programming and Evolvable Machines, v.1 n.1-2, p.7-35, April 2000[doi>10.1023/A:1010016313373]
Julian F. Miller , Peter Thomson, Aspects of Digital Evolution: Geometry and Learning, Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware, p.25-35, September 23-25, 1998
Pecenka, T. 2006. Brno university of technology: Fittest_bench06 benchmarks and cirgen page. http://www.fit.vutbr.cz/~pecenka/cirgen.
T. Pecenka , Z. Kotasek , L. Sekanina, FITTest BENCH06: A New Set of Benchmark Circuits Reflecting Testability Properties, Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, p.283-287, April 18-21, 2006[doi>10.1109/DDECS.2006.1649636]
Tomas Pecenka , Zdenek Kotasek , Josef Strnadel, Automatic Discovery of RTL Benchmark Circuits with Predefined Testability Properties, Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware, p.51-58, June 29-July 01, 2005[doi>10.1109/EH.2005.10]
Tomas Pe!cenka , Josef Strnadel , Zden!ek Kotasek , Lukas Sekanina, Testability Estimation Based on Controllability and Observability Parameters, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.504-514, August 30-September 01, 2006[doi>10.1109/DSD.2006.86]
Joachim Pistorius , Edmée Legai , Michel Minoux, Generation of very large circuits to benchmark the partitioning of FPGA, Proceedings of the 1999 international symposium on Physical design, p.67-73, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300026]
Lukas Sekanina, Evolvable Components: From Theory to Hardware Implementations, SpringerVerlag, 2004
Lukáš Sekanina , Richard Růžička, Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.135, July 09-11, 2003
Strnadel, J. 2004. Testability analysis and improvements of register-transfer level digital circuits. Ph.D. thesis, Brno University of Technology.
D. Stroobandt , P. Verplaetse , J. van Campenhout, Generating synthetic benchmark circuits for evaluating CAD tools, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.1011-1022, November 2006[doi>10.1109/43.863641]
Adrian Thompson , C. J. Van Rijsbergen, Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution, Springer-Verlag New York, Inc., Secaucus, NJ, 2001
URL-ITC99. 1999. ITC'99 benchmarks web site. http://www.cad.polito.it/tools/itc99.html.
Verplaetse, P., Stroobandt, D., and Van Campenhout, J. 2002. Synthetic benchmark circuits for timing-driven physical design applications. In Proceedings of the International Conference on VLSI, Los Vegas, NV. H. Arabnia, ed. CSREA Press, 31--37.
Kening Zhang , Ronald F. DeMara , Carthik A. Sharma, Consensus-Based evaluation for fault isolation and on-line evolutionary regeneration, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_2]
