Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 20 14:47:22 2021
| Host         : abcoffice running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7725_udp_pc_timing_summary_routed.rpt -pb ov7725_udp_pc_timing_summary_routed.pb -rpx ov7725_udp_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7725_udp_pc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.766        0.000                      0                 2126        0.047        0.000                      0                 2106        0.264        0.000                       0                  1144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
cmos_pclk             {0.000 20.000}       40.000          25.000          
eth_rxc               {0.000 4.000}        8.000           125.000         
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos_pclk                  36.012        0.000                      0                  299        0.092        0.000                      0                  299       19.146        0.000                       0                   185  
eth_rxc                     0.766        0.000                      0                 1795        0.047        0.000                      0                 1795        3.146        0.000                       0                   939  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.649        0.000                      0                   11        0.151        0.000                      0                   11        9.500        0.000                       0                    13  
  clk_out2_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth_rxc       cmos_pclk           7.022        0.000                      0                   10                                                                        
cmos_pclk     eth_rxc             5.173        0.000                      0                   11        0.502        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack       36.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.012ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.538ns (16.193%)  route 2.785ns (83.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          2.103     8.970    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y77         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.388    45.023    u_cmos_capture_data/CLK
    ILOGIC_X1Y77         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/C
                         clock pessimism              0.530    45.553    
                         clock uncertainty           -0.035    45.518    
    ILOGIC_X1Y77         FDCE (Setup_fdce_C_CE)      -0.536    44.982    u_cmos_capture_data/cmos_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         44.982    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 36.012    

Slack (MET) :             36.013ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.449ns (40.544%)  route 2.125ns (59.456%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 45.053 - 40.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.748     5.817    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y100       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.379     6.196 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.714     6.911    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[1]
    SLICE_X110Y99        LUT4 (Prop_lut4_I3_O)        0.105     7.016 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.016    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.456    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.672 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.775     8.447    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X111Y99        LUT5 (Prop_lut5_I3_O)        0.309     8.756 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.635     9.391    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X111Y99        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.417    45.053    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y99        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.446    45.499    
                         clock uncertainty           -0.035    45.463    
    SLICE_X111Y99        FDSE (Setup_fdse_C_D)       -0.059    45.404    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         45.404    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 36.013    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.538ns (17.408%)  route 2.553ns (82.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          1.871     8.738    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y78         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.388    45.023    u_cmos_capture_data/CLK
    ILOGIC_X1Y78         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/C
                         clock pessimism              0.530    45.553    
                         clock uncertainty           -0.035    45.518    
    ILOGIC_X1Y78         FDCE (Setup_fdce_C_CE)      -0.536    44.982    u_cmos_capture_data/cmos_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         44.982    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.539ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.538ns (19.206%)  route 2.263ns (80.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 45.029 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          1.581     8.449    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y83         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.394    45.029    u_cmos_capture_data/CLK
    ILOGIC_X1Y83         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[7]/C
                         clock pessimism              0.530    45.559    
                         clock uncertainty           -0.035    45.524    
    ILOGIC_X1Y83         FDCE (Setup_fdce_C_CE)      -0.536    44.988    u_cmos_capture_data/cmos_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         44.988    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 36.539    

Slack (MET) :             36.737ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.449ns (49.302%)  route 1.490ns (50.698%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 45.053 - 40.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.748     5.817    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y100       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.379     6.196 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.714     6.911    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[1]
    SLICE_X110Y99        LUT4 (Prop_lut4_I3_O)        0.105     7.016 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.016    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.456    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.672 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.775     8.447    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X111Y99        LUT5 (Prop_lut5_I3_O)        0.309     8.756 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     8.756    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X111Y99        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.417    45.053    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y99        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.446    45.499    
                         clock uncertainty           -0.035    45.463    
    SLICE_X111Y99        FDSE (Setup_fdse_C_D)        0.030    45.493    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.493    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                 36.737    

Slack (MET) :             36.789ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.538ns (21.073%)  route 2.015ns (78.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 45.031 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          1.333     8.201    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y87         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.396    45.031    u_cmos_capture_data/CLK
    ILOGIC_X1Y87         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[0]/C
                         clock pessimism              0.530    45.561    
                         clock uncertainty           -0.035    45.526    
    ILOGIC_X1Y87         FDCE (Setup_fdce_C_CE)      -0.536    44.990    u_cmos_capture_data/cmos_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         44.990    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 36.789    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.484ns (20.408%)  route 1.888ns (79.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 45.180 - 40.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.748     5.817    u_img_data_pkt/CLK
    SLICE_X111Y100       FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379     6.196 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.788     6.984    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X111Y99        LUT2 (Prop_lut2_I0_O)        0.105     7.089 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.100     8.189    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X5Y20         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545    45.180    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    45.725    
                         clock uncertainty           -0.035    45.690    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    45.214    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.214    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.484ns (20.408%)  route 1.888ns (79.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 45.180 - 40.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.748     5.817    u_img_data_pkt/CLK
    SLICE_X111Y100       FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379     6.196 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.788     6.984    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X111Y99        LUT2 (Prop_lut2_I0_O)        0.105     7.089 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.100     8.189    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X5Y20         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545    45.180    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    45.725    
                         clock uncertainty           -0.035    45.690    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.476    45.214    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.214    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.038ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.538ns (23.325%)  route 1.769ns (76.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 45.033 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          1.087     7.954    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y91         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.398    45.033    u_cmos_capture_data/CLK
    ILOGIC_X1Y91         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[5]/C
                         clock pessimism              0.530    45.563    
                         clock uncertainty           -0.035    45.528    
    ILOGIC_X1Y91         FDCE (Setup_fdce_C_CE)      -0.536    44.992    u_cmos_capture_data/cmos_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         44.992    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 37.038    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.538ns (24.570%)  route 1.652ns (75.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 45.033 - 40.000 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578     5.647    u_cmos_capture_data/CLK
    SLICE_X112Y96        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.433     6.080 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.682     6.762    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X112Y96        LUT2 (Prop_lut2_I1_O)        0.105     6.867 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.970     7.837    u_cmos_capture_data/cmos_data_t
    ILOGIC_X1Y92         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.464    41.464 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.094    43.558    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.635 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.398    45.033    u_cmos_capture_data/CLK
    ILOGIC_X1Y92         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[6]/C
                         clock pessimism              0.530    45.563    
                         clock uncertainty           -0.035    45.528    
    ILOGIC_X1Y92         FDCE (Setup_fdce_C_CE)      -0.536    44.992    u_cmos_capture_data/cmos_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         44.992    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                 37.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.720     2.314    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y104       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141     2.455 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           0.212     2.667    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy_i
    SLICE_X111Y98        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.911     2.890    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y98        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.390     2.500    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.075     2.575    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.637     2.231    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     2.372 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.427    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.907     2.886    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.655     2.231    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.078     2.309    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_img_data_pkt/img_data_d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.057%)  route 0.377ns (66.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.638     2.232    u_img_data_pkt/CLK
    SLICE_X109Y99        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     2.373 r  u_img_data_pkt/img_data_d0_reg[0]/Q
                         net (fo=1, routed)           0.377     2.749    u_img_data_pkt/img_data_d0_reg_n_0_[0]
    SLICE_X107Y100       LUT5 (Prop_lut5_I1_O)        0.045     2.794 r  u_img_data_pkt/wr_fifo_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.794    u_img_data_pkt/p_0_in[16]
    SLICE_X107Y100       FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.994     2.973    u_img_data_pkt/CLK
    SLICE_X107Y100       FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/C
                         clock pessimism             -0.390     2.583    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.092     2.675    u_img_data_pkt/wr_fifo_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.637     2.231    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     2.372 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.427    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.907     2.886    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.655     2.231    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.076     2.307    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.637     2.231    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     2.372 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.427    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.907     2.886    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.655     2.231    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.075     2.306    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.637     2.231    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     2.372 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.427    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.907     2.886    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.655     2.231    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.071     2.302    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.638     2.232    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141     2.373 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064     2.437    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X110Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.910     2.889    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.657     2.232    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.075     2.307    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.639     2.233    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y97        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     2.374 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.064     2.438    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X110Y97        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.911     2.890    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y97        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.657     2.233    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.075     2.308    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.720     2.314    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X110Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.141     2.455 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     2.519    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X110Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.996     2.975    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X110Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.661     2.314    
    SLICE_X110Y103       FDRE (Hold_fdre_C_D)         0.075     2.389    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.720     2.314    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X110Y104       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141     2.455 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     2.519    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X110Y104       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.556     0.556 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.950    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.979 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.996     2.975    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X110Y104       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.661     2.314    
    SLICE_X110Y104       FDRE (Hold_fdre_C_D)         0.075     2.389    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X5Y20    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0   cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y87    u_cmos_capture_data/cmos_data_t_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y94    u_cmos_capture_data/cmos_data_t_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y93    u_cmos_capture_data/cmos_data_t_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y77    u_cmos_capture_data/cmos_data_t_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y78    u_cmos_capture_data/cmos_data_t_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y91    u_cmos_capture_data/cmos_data_t_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y92    u_cmos_capture_data/cmos_data_t_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X1Y83    u_cmos_capture_data/cmos_data_t_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X108Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X108Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y97   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y97   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X108Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X108Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y103  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/skip_en_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 3.522ns (49.594%)  route 3.580ns (50.406%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.906    11.073    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X110Y107       LUT4 (Prop_lut4_I1_O)        0.126    11.199 r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2/O
                         net (fo=2, routed)           0.577    11.776    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I0_O)        0.267    12.043 r  u_eth_top/u_udp/u_udp_tx/skip_en_i_3__1/O
                         net (fo=1, routed)           0.346    12.389    u_eth_top/u_udp/u_udp_tx/skip_en_i_3__1_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I1_O)        0.105    12.494 r  u_eth_top/u_udp/u_udp_tx/skip_en_i_1__1/O
                         net (fo=1, routed)           0.000    12.494    u_eth_top/u_udp/u_udp_tx/skip_en
    SLICE_X105Y103       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/skip_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.504    12.882    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X105Y103       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/skip_en_reg/C
                         clock pessimism              0.384    13.266    
                         clock uncertainty           -0.035    13.230    
    SLICE_X105Y103       FDCE (Setup_fdce_C_D)        0.030    13.260    u_eth_top/u_udp/u_udp_tx/skip_en_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 3.420ns (51.684%)  route 3.197ns (48.316%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 f  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.906    11.073    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X110Y107       LUT4 (Prop_lut4_I1_O)        0.126    11.199 f  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2/O
                         net (fo=2, routed)           0.541    11.740    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2_n_0
    SLICE_X105Y108       LUT4 (Prop_lut4_I0_O)        0.270    12.010 r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    12.010    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_1_n_0
    SLICE_X105Y108       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.503    12.881    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X105Y108       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/C
                         clock pessimism              0.384    13.265    
                         clock uncertainty           -0.035    13.229    
    SLICE_X105Y108       FDCE (Setup_fdce_C_D)        0.045    13.274    u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/check_buffer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.862ns (45.221%)  route 3.467ns (54.779%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.675     5.326    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X94Y106        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106        FDCE (Prop_fdce_C_Q)         0.433     5.759 r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/Q
                         net (fo=6, routed)           0.696     6.455    u_eth_top/u_udp/u_udp_tx/p_0_in[0]
    SLICE_X98Y104        LUT2 (Prop_lut2_I0_O)        0.105     6.560 r  u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9/O
                         net (fo=1, routed)           0.000     6.560    u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9_n_0
    SLICE_X98Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.004 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.261 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_14/O[1]
                         net (fo=3, routed)           0.828     8.090    u_eth_top_n_42
    SLICE_X96Y103        LUT3 (Prop_lut3_I1_O)        0.245     8.335 r  check_buffer[8]_i_11/O
                         net (fo=2, routed)           0.346     8.680    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_1
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105     8.785 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5/O
                         net (fo=2, routed)           0.367     9.153    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5_n_0
    SLICE_X97Y105        LUT5 (Prop_lut5_I0_O)        0.105     9.258 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9/O
                         net (fo=1, routed)           0.000     9.258    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9_n_0
    SLICE_X97Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.715 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.715    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_n_0
    SLICE_X97Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.813 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.813    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2_n_0
    SLICE_X97Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.911 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.911    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2_n_0
    SLICE_X97Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.176 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.616    10.791    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3_n_6
    SLICE_X99Y102        LUT3 (Prop_lut3_I0_O)        0.250    11.041 r  u_eth_top/u_udp/u_udp_tx/check_buffer[18]_i_1/O
                         net (fo=1, routed)           0.613    11.655    u_eth_top/u_udp/u_udp_tx/check_buffer[18]_i_1_n_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.503    12.881    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[18]/C
                         clock pessimism              0.384    13.265    
                         clock uncertainty           -0.035    13.229    
    SLICE_X103Y104       FDCE (Setup_fdce_C_D)       -0.039    13.190    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.798ns (44.610%)  route 3.474ns (55.390%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.675     5.326    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X94Y106        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106        FDCE (Prop_fdce_C_Q)         0.433     5.759 r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/Q
                         net (fo=6, routed)           0.696     6.455    u_eth_top/u_udp/u_udp_tx/p_0_in[0]
    SLICE_X98Y104        LUT2 (Prop_lut2_I0_O)        0.105     6.560 r  u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9/O
                         net (fo=1, routed)           0.000     6.560    u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9_n_0
    SLICE_X98Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.004 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.261 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_14/O[1]
                         net (fo=3, routed)           0.828     8.090    u_eth_top_n_42
    SLICE_X96Y103        LUT3 (Prop_lut3_I1_O)        0.245     8.335 r  check_buffer[8]_i_11/O
                         net (fo=2, routed)           0.346     8.680    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_1
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105     8.785 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5/O
                         net (fo=2, routed)           0.367     9.153    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5_n_0
    SLICE_X97Y105        LUT5 (Prop_lut5_I0_O)        0.105     9.258 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9/O
                         net (fo=1, routed)           0.000     9.258    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9_n_0
    SLICE_X97Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.715 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.715    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_n_0
    SLICE_X97Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.813 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.813    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2_n_0
    SLICE_X97Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.911 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.911    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2_n_0
    SLICE_X97Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.101 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3/CO[2]
                         net (fo=1, routed)           0.608    10.708    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3_n_1
    SLICE_X100Y101       LUT3 (Prop_lut3_I0_O)        0.261    10.969 r  u_eth_top/u_udp/u_udp_tx/check_buffer[19]_i_2/O
                         net (fo=1, routed)           0.629    11.598    u_eth_top/u_udp/u_udp_tx/check_buffer[19]_i_2_n_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.503    12.881    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]/C
                         clock pessimism              0.384    13.265    
                         clock uncertainty           -0.035    13.229    
    SLICE_X103Y104       FDCE (Setup_fdce_C_D)       -0.027    13.202    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 3.129ns (51.070%)  route 2.998ns (48.930%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.737    10.903    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.105    11.008 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.511    11.520    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.566    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[12]/C
                         clock pessimism              0.420    13.364    
                         clock uncertainty           -0.035    13.328    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.168    13.160    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 3.129ns (51.070%)  route 2.998ns (48.930%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.737    10.903    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.105    11.008 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.511    11.520    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.566    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[13]/C
                         clock pessimism              0.420    13.364    
                         clock uncertainty           -0.035    13.328    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.168    13.160    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 3.129ns (51.070%)  route 2.998ns (48.930%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.737    10.903    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.105    11.008 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.511    11.520    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.566    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[14]/C
                         clock pessimism              0.420    13.364    
                         clock uncertainty           -0.035    13.328    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.168    13.160    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 3.129ns (51.070%)  route 2.998ns (48.930%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.737    10.903    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.105    11.008 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.511    11.520    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.566    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X107Y110       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[15]/C
                         clock pessimism              0.420    13.364    
                         clock uncertainty           -0.035    13.328    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.168    13.160    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.776ns (45.214%)  route 3.364ns (54.786%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.675     5.326    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X94Y106        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106        FDCE (Prop_fdce_C_Q)         0.433     5.759 r  u_eth_top/u_udp/u_udp_tx/ip_head_reg[1][16]/Q
                         net (fo=6, routed)           0.696     6.455    u_eth_top/u_udp/u_udp_tx/p_0_in[0]
    SLICE_X98Y104        LUT2 (Prop_lut2_I0_O)        0.105     6.560 r  u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9/O
                         net (fo=1, routed)           0.000     6.560    u_eth_top/u_udp/u_udp_tx/check_buffer[1]_i_9_n_0
    SLICE_X98Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.004 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]_i_3_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.261 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_14/O[1]
                         net (fo=3, routed)           0.828     8.090    u_eth_top_n_42
    SLICE_X96Y103        LUT3 (Prop_lut3_I1_O)        0.245     8.335 r  check_buffer[8]_i_11/O
                         net (fo=2, routed)           0.346     8.680    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_1
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105     8.785 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5/O
                         net (fo=2, routed)           0.367     9.153    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_5_n_0
    SLICE_X97Y105        LUT5 (Prop_lut5_I0_O)        0.105     9.258 r  u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9/O
                         net (fo=1, routed)           0.000     9.258    u_eth_top/u_udp/u_udp_tx/check_buffer[8]_i_9_n_0
    SLICE_X97Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.715 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.715    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[8]_i_2_n_0
    SLICE_X97Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.813 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.813    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]_i_2_n_0
    SLICE_X97Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.911 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.911    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]_i_2_n_0
    SLICE_X97Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.091 r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.632    10.722    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]_i_3_n_7
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.249    10.971 r  u_eth_top/u_udp/u_udp_tx/check_buffer[17]_i_1/O
                         net (fo=1, routed)           0.494    11.465    u_eth_top/u_udp/u_udp_tx/check_buffer[17]_i_1_n_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.503    12.881    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X103Y104       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]/C
                         clock pessimism              0.384    13.265    
                         clock uncertainty           -0.035    13.229    
    SLICE_X103Y104       FDCE (Setup_fdce_C_D)       -0.073    13.156    u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 3.129ns (51.944%)  route 2.895ns (48.056%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.742     5.393    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X108Y106       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.433     5.826 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.425     6.251    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.105     6.356 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68/O
                         net (fo=1, routed)           0.144     6.500    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_68_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     6.991 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.421     7.413    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X111Y109       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.060 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.277     8.337    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X110Y110       CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.647     8.984 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.482     9.465    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X109Y110       LUT2 (Prop_lut2_I1_O)        0.261     9.726 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25/O
                         net (fo=1, routed)           0.000     9.726    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_25_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.166 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           0.737    10.903    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.105    11.008 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.408    11.417    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X107Y107       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.568    12.946    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_0
    SLICE_X107Y107       FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/C
                         clock pessimism              0.420    13.366    
                         clock uncertainty           -0.035    13.330    
    SLICE_X107Y107       FDCE (Setup_fdce_C_CE)      -0.168    13.162    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/des_mac_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.389ns (16.441%)  route 1.977ns (83.559%))
  Logic Levels:           0  
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.384ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.247     3.151    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y145        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        IDDR (Prop_iddr_C_Q2)        0.389     3.540 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q2
                         net (fo=19, routed)          1.977     5.517    u_eth_top/u_udp/u_udp_rx/D[5]
    SLICE_X112Y129       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/des_mac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.733     5.384    u_eth_top/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X112Y129       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/des_mac_reg[5]/C
                         clock pessimism             -0.066     5.318    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.152     5.470    u_eth_top/u_udp/u_udp_rx/des_mac_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.470    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.389ns (16.367%)  route 1.988ns (83.633%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.384ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.231     3.135    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y123        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q2)        0.389     3.524 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q2
                         net (fo=21, routed)          1.988     5.511    u_eth_top/u_udp/u_udp_rx/D[6]
    SLICE_X113Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.733     5.384    u_eth_top/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X113Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[6]/C
                         clock pessimism             -0.066     5.318    
    SLICE_X113Y120       FDCE (Hold_fdce_C_D)         0.113     5.431    u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           5.511    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/eth_type_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.389ns (16.313%)  route 1.996ns (83.687%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.231     3.135    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y123        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q2)        0.389     3.524 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q2
                         net (fo=21, routed)          1.996     5.519    u_eth_top/u_arp/u_arp_rx/gmii_rxd[6]
    SLICE_X107Y119       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.731     5.382    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X107Y119       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[14]/C
                         clock pessimism             -0.066     5.316    
    SLICE_X107Y119       FDCE (Hold_fdce_C_D)         0.115     5.431    u_eth_top/u_arp/u_arp_rx/eth_type_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           5.519    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/eth_type_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.389ns (16.299%)  route 1.998ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.247     3.151    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y145        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        IDDR (Prop_iddr_C_Q1)        0.389     3.540 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1
                         net (fo=21, routed)          1.998     5.537    u_eth_top/u_udp/u_udp_rx/D[1]
    SLICE_X106Y126       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/eth_type_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.725     5.376    u_eth_top/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X106Y126       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/eth_type_reg[9]/C
                         clock pessimism             -0.066     5.310    
    SLICE_X106Y126       FDCE (Hold_fdce_C_D)         0.121     5.431    u_eth_top/u_udp/u_udp_rx/eth_type_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           5.537    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.516ns (21.151%)  route 1.924ns (78.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.231     3.135    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y124        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        IDDR (Prop_iddr_C_Q2)        0.389     3.524 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/Q2
                         net (fo=21, routed)          1.924     5.447    u_eth_top/u_arp/u_arp_rx/gmii_rxd[7]
    SLICE_X97Y126        LUT6 (Prop_lut6_I0_O)        0.127     5.574 r  u_eth_top/u_arp/u_arp_rx/des_mac_t[7]_i_1/O
                         net (fo=1, routed)           0.000     5.574    u_eth_top/u_arp/u_arp_rx/des_mac_t[7]_i_1_n_0
    SLICE_X97Y126        FDCE                                         r  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.658     5.309    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X97Y126        FDCE                                         r  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[7]/C
                         clock pessimism             -0.066     5.243    
    SLICE_X97Y126        FDCE (Hold_fdce_C_D)         0.223     5.466    u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.385%)  route 0.233ns (55.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.690     1.800    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X97Y100        FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.141     1.941 r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[23]/Q
                         net (fo=2, routed)           0.233     2.175    u_eth_top/u_arp/u_arp_rx/src_mac_t__0[23]
    SLICE_X96Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.220 r  u_eth_top/u_arp/u_arp_rx/src_mac_t[31]_i_1/O
                         net (fo=1, routed)           0.000     2.220    u_eth_top/u_arp/u_arp_rx/src_mac_t[31]_i_1_n_0
    SLICE_X96Y99         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.878     2.245    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X96Y99         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[31]/C
                         clock pessimism             -0.261     1.983    
    SLICE_X96Y99         FDCE (Hold_fdce_C_D)         0.121     2.104    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_crc32_d8/crc_data_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_crc32_d8/crc_data_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.684     1.794    u_eth_top/u_arp/u_crc32_d8/crc_data_reg[31]_1
    SLICE_X99Y117        FDPE                                         r  u_eth_top/u_arp/u_crc32_d8/crc_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.935 r  u_eth_top/u_arp/u_crc32_d8/crc_data_reg[10]/Q
                         net (fo=2, routed)           0.066     2.001    u_eth_top/u_arp/u_arp_tx/crc_data_reg[19][10]
    SLICE_X98Y117        LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  u_eth_top/u_arp/u_arp_tx/crc_data[18]_i_1/O
                         net (fo=1, routed)           0.000     2.046    u_eth_top/u_arp/u_crc32_d8/D[17]
    SLICE_X98Y117        FDPE                                         r  u_eth_top/u_arp/u_crc32_d8/crc_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.956     2.323    u_eth_top/u_arp/u_crc32_d8/crc_data_reg[31]_1
    SLICE_X98Y117        FDPE                                         r  u_eth_top/u_arp/u_crc32_d8/crc_data_reg[18]/C
                         clock pessimism             -0.515     1.807    
    SLICE_X98Y117        FDPE (Hold_fdpe_C_D)         0.120     1.927    u_eth_top/u_arp/u_crc32_d8/crc_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.635     1.745    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.941    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X107Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.905     2.272    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.526     1.745    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.075     1.820    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.718     1.828    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X111Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.025    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X111Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.994     2.361    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X111Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.075     1.903    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.717     1.827    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X109Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.024    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X109Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.991     2.358    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X109Y103       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.530     1.827    
    SLICE_X109Y103       FDRE (Hold_fdre_C_D)         0.075     1.902    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y20    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y124   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y144   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y125   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y143   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y142   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y141   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[3].ODDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y146   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y96   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y96   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   u_eth_top/u_arp/u_arp_rx/src_ip_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y120  u_eth_top/u_udp/u_udp_rx/data_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y120  u_eth_top/u_udp/u_udp_rx/data_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y120  u_eth_top/u_udp/u_udp_rx/data_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   u_eth_top/u_arp/u_arp_rx/src_ip_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X100Y110  u_eth_top/u_arp/u_arp_rx/src_ip_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y110   u_eth_top/u_arp/u_arp_tx/arp_data_reg[24][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X99Y110   u_eth_top/u_arp/u_arp_tx/arp_data_reg[24][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y96   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y96   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y117  u_eth_top/u_arp/u_arp_rx/op_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y117  u_eth_top/u_arp/u_arp_rx/op_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y118  u_eth_top/u_arp/u_arp_rx/op_data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y118  u_eth_top/u_arp/u_arp_rx/op_data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y118  u_eth_top/u_arp/u_arp_rx/op_data_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y118  u_eth_top/u_arp/u_arp_rx/op_data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y116  u_eth_top/u_arp/u_arp_rx/op_data_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y116  u_eth_top/u_arp/u_arp_rx/op_data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.649ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.765ns (33.313%)  route 1.531ns (66.687%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 f  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.853     0.614    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.119     0.733 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.679     1.412    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.267     1.679 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.679    u_i2c_dri/clk_cnt[7]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.446    19.354    
                         clock uncertainty           -0.102    19.252    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.076    19.328    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.328    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 17.649    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.765ns (36.301%)  route 1.342ns (63.699%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 f  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.853     0.614    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.119     0.733 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.490     1.223    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X46Y47         LUT5 (Prop_lut5_I1_O)        0.267     1.490 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.490    u_i2c_dri/clk_cnt[6]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.446    19.354    
                         clock uncertainty           -0.102    19.252    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.072    19.324    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.324    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             18.108ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.735ns (40.942%)  route 1.060ns (59.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.398    -0.220 r  u_i2c_dri/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.580     0.361    u_i2c_dri/clk_cnt_reg_n_0_[9]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.232     0.593 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.480     1.073    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.105     1.178 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.178    u_i2c_dri/clk_cnt[4]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.030    19.286    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.286    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 18.108    

Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.735ns (42.627%)  route 0.989ns (57.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.398    -0.220 r  u_i2c_dri/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.580     0.361    u_i2c_dri/clk_cnt_reg_n_0_[9]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.232     0.593 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.409     1.002    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.105     1.107 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.107    u_i2c_dri/clk_cnt[3]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.032    19.288    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 18.181    

Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.589ns (33.377%)  route 1.176ns (66.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 f  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.708     0.469    u_i2c_dri/clk_cnt_reg_n_0_[3]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.574 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.468     1.042    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.147 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.147    u_i2c_dri/clk_cnt[8]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.074    19.330    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.193ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.611ns (34.197%)  route 1.176ns (65.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 f  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.708     0.469    u_i2c_dri/clk_cnt_reg_n_0_[3]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.574 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.468     1.042    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X46Y47         LUT5 (Prop_lut5_I2_O)        0.127     1.169 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.169    u_i2c_dri/clk_cnt[9]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.106    19.362    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.362    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 18.193    

Slack (MET) :             18.247ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.735ns (44.324%)  route 0.923ns (55.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.398    -0.220 r  u_i2c_dri/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.580     0.361    u_i2c_dri/clk_cnt_reg_n_0_[9]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.232     0.593 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.343     0.936    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.041 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.041    u_i2c_dri/clk_cnt[0]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.032    19.288    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 18.247    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.735ns (46.868%)  route 0.833ns (53.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.398    -0.220 r  u_i2c_dri/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.580     0.361    u_i2c_dri/clk_cnt_reg_n_0_[9]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.232     0.593 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.253     0.846    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.951 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     0.951    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.450    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.033    19.289    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.484ns (36.204%)  route 0.853ns (63.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.853     0.614    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.105     0.719 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.719    u_i2c_dri/clk_cnt[2]
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.474    19.382    
                         clock uncertainty           -0.102    19.280    
    SLICE_X44Y47         FDCE (Setup_fdce_C_D)        0.030    19.310    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.708ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.484ns (40.604%)  route 0.708ns (59.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.408    -0.618    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.239 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.708     0.469    u_i2c_dri/clk_cnt_reg_n_0_[3]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.574 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.574    u_i2c_dri/clk_cnt[5]
    SLICE_X45Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    17.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.252    18.909    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X45Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.446    19.354    
                         clock uncertainty           -0.102    19.252    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.030    19.282    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.282    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 18.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.487%)  route 0.098ns (34.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.098    -0.381    u_i2c_dri/clk_cnt_reg_n_0_[3]
    SLICE_X46Y47         LUT5 (Prop_lut5_I3_O)        0.045    -0.336 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    u_i2c_dri/clk_cnt[6]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.120    -0.487    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.033%)  route 0.135ns (41.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.135    -0.344    u_i2c_dri/clk_cnt_reg_n_0_[4]
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.299 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_i2c_dri/clk_cnt[7]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.121    -0.486    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.083%)  route 0.119ns (38.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.119    -0.360    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.315 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    u_i2c_dri/clk_cnt[5]
    SLICE_X45Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X45Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X45Y47         FDCE (Hold_fdce_C_D)         0.091    -0.516    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.213ns (57.484%)  route 0.158ns (42.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.158    -0.298    u_i2c_dri/clk_cnt_reg_n_0_[8]
    SLICE_X46Y47         LUT5 (Prop_lut5_I0_O)        0.049    -0.249 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_i2c_dri/clk_cnt[9]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.242    -0.620    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.131    -0.489    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.020%)  route 0.158ns (42.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.158    -0.298    u_i2c_dri/clk_cnt_reg_n_0_[8]
    SLICE_X46Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    u_i2c_dri/clk_cnt[8]
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X46Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.242    -0.620    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.121    -0.499    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.245%)  route 0.177ns (48.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.177    -0.302    u_i2c_dri/clk_cnt_reg_n_0_[1]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_i2c_dri/clk_cnt[4]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.258    -0.604    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.091    -0.513    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.169    -0.310    u_i2c_dri/i2c_dri_clk
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.265 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.265    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.242    -0.620    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.092    -0.528    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.430%)  route 0.206ns (52.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.206    -0.273    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X47Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.228 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_i2c_dri/clk_cnt[0]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.258    -0.604    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.092    -0.512    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.663%)  route 0.213ns (53.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.266    u_i2c_dri/clk_cnt_reg_n_0_[1]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_i2c_dri/clk_cnt[3]
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.258    -0.604    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.092    -0.512    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.620    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X47Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.251    -0.228    u_i2c_dri/clk_cnt_reg_n_0_[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u_i2c_dri/clk_cnt[1]
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.830    -0.862    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X44Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.258    -0.604    
    SLICE_X44Y47         FDCE (Hold_fdce_C_D)         0.092    -0.512    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y47     u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47     u_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y47     u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y47     u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y47     u_i2c_dri/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y47     u_i2c_dri/clk_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.022ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.810ns  (logic 0.348ns (42.950%)  route 0.462ns (57.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.462     0.810    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X108Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y96        FDRE (Setup_fdre_C_D)       -0.168     7.832    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.140%)  route 0.360ns (50.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.708    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)       -0.212     7.788    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.830ns  (logic 0.379ns (45.662%)  route 0.451ns (54.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.451     0.830    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y96        FDRE (Setup_fdre_C_D)       -0.072     7.928    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.391%)  route 0.343ns (49.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.343     0.691    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y96        FDRE (Setup_fdre_C_D)       -0.207     7.793    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.124ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.160%)  route 0.360ns (50.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.360     0.708    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X108Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y96        FDRE (Setup_fdre_C_D)       -0.168     7.832    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.124    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.390%)  route 0.456ns (54.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.456     0.835    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X108Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y96        FDRE (Setup_fdre_C_D)       -0.029     7.971    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.097%)  route 0.363ns (48.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.363     0.742    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y96        FDRE (Setup_fdre_C_D)       -0.073     7.927    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.495%)  route 0.357ns (48.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.357     0.736    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X110Y97        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.075     7.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.649%)  route 0.341ns (47.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.341     0.720    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X109Y96        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y96        FDRE (Setup_fdre_C_D)       -0.075     7.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.760ns  (logic 0.379ns (49.852%)  route 0.381ns (50.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.381     0.760    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X108Y97        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)       -0.033     7.967    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  7.207    





---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/cam_vsync_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.611ns (35.792%)  route 1.096ns (64.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.453     3.984    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.069 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.748     5.817    u_cmos_capture_data/CLK
    SLICE_X111Y102       FDCE                                         r  u_cmos_capture_data/cam_vsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDCE (Prop_fdce_C_Q)         0.348     6.165 r  u_cmos_capture_data/cam_vsync_d1_reg/Q
                         net (fo=3, routed)           0.598     6.764    u_cmos_capture_data/cam_vsync_d1
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.263     7.027 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.498     7.525    u_img_data_pkt/cmos_frame_vsync
    SLICE_X107Y103       FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         1.568    12.946    u_img_data_pkt/eth_txc_OBUF
    SLICE_X107Y103       FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000    12.946    
                         clock uncertainty           -0.035    12.910    
    SLICE_X107Y103       FDCE (Setup_fdce_C_D)       -0.213    12.697    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             38.764ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.206ns  (logic 0.379ns (31.427%)  route 0.827ns (68.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.827     1.206    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X104Y99        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)       -0.030    39.970    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.970    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 38.764    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.885ns  (logic 0.348ns (39.321%)  route 0.537ns (60.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.537     0.885    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X106Y98        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X106Y98        FDRE (Setup_fdre_C_D)       -0.207    39.793    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.982ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.808ns  (logic 0.348ns (43.069%)  route 0.460ns (56.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.460     0.808    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X106Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X106Y95        FDRE (Setup_fdre_C_D)       -0.210    39.790    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                 38.982    

Slack (MET) :             39.003ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.831ns  (logic 0.348ns (41.855%)  route 0.483ns (58.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.483     0.831    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X104Y99        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)       -0.166    39.834    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 39.003    

Slack (MET) :             39.032ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.893ns  (logic 0.379ns (42.438%)  route 0.514ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100                                    0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.514     0.893    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X107Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X107Y95        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 39.032    

Slack (MET) :             39.041ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.439%)  route 0.401ns (53.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100                                    0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.401     0.749    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X107Y95        FDRE (Setup_fdre_C_D)       -0.210    39.790    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 39.041    

Slack (MET) :             39.078ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.745%)  route 0.468ns (55.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.468     0.847    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y95        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X106Y95        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                 39.078    

Slack (MET) :             39.094ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.699ns  (logic 0.348ns (49.798%)  route 0.351ns (50.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.351     0.699    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X106Y98        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X106Y98        FDRE (Setup_fdre_C_D)       -0.207    39.793    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 39.094    

Slack (MET) :             39.163ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.762ns  (logic 0.379ns (49.735%)  route 0.383ns (50.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.383     0.762    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X106Y98        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X106Y98        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 39.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/frame_val_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.189ns (31.985%)  route 0.402ns (68.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.568    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.594 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.721     2.315    u_cmos_capture_data/CLK
    SLICE_X111Y102       FDCE                                         r  u_cmos_capture_data/frame_val_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDCE (Prop_fdce_C_Q)         0.141     2.456 r  u_cmos_capture_data/frame_val_flag_reg/Q
                         net (fo=13, routed)          0.184     2.640    u_cmos_capture_data/frame_val_flag
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.048     2.688 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.218     2.906    u_img_data_pkt/cmos_frame_vsync
    SLICE_X107Y103       FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=933, routed)         0.991     2.358    u_img_data_pkt/eth_txc_OBUF
    SLICE_X107Y103       FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000     2.358    
                         clock uncertainty            0.035     2.393    
    SLICE_X107Y103       FDCE (Hold_fdce_C_D)         0.011     2.404    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.502    





