// Seed: 73647897
module module_0 (
    output tri   id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  tri   id_6,
    output tri1  id_7,
    output tri   id_8,
    output tri   id_9,
    output tri1  id_10,
    output tri1  id_11,
    output wire  id_12,
    input  wor   id_13
);
  wire id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_3 = 32'd36
) (
    output uwire id_0,
    input tri id_1,
    input tri0 _id_2,
    input supply0 _id_3
);
  wire [id_3 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
