

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out g 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a34b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a34b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a34a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff190a34a4..

GPGPU-Sim PTX: cudaLaunch for 0x0x404450 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d0 (mri-q.1.sm_70.ptx:1630) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (mri-q.1.sm_70.ptx:1646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5650
gpu_sim_insn = 67584
gpu_ipc =      11.9618
gpu_tot_sim_cycle = 5650
gpu_tot_sim_insn = 67584
gpu_tot_ipc =      11.9618
gpu_tot_issued_cta = 6
gpu_occupancy = 23.5002% 
gpu_tot_occupancy = 23.5002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       6.0000
L2_BW  =       7.3858 GB/Sec
L2_BW_total  =       7.3858 GB/Sec
gpu_total_sim_rate=16896
############## bottleneck_stats #############
cycles: core 5650, icnt 5650, l2 5650, dram 4242
gpu_ipc	11.962
gpu_tot_issued_cta = 6, average cycles = 942
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.136	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.003	0
L2 tag util	0.003	64	0.004	0
n_l2_access	 1152
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	144750, num_l2_reqs:	768
L2 hit latency:	188
latency_dram:	71808, num_dram_reqs:	384
DRAM latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.034	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	6	0.020	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.013	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.003

run 0.031, fetch 0.257, sync 0.254, control 0.000, data 0.426, struct 0.031
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:4830	W0_Scoreboard:6960	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:552	WS1:552	WS2:552	WS3:552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1152
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1152
icnt_total_pkts_simt_to_mem=1152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1152
Req_Network_cycles = 5650
Req_Network_injected_packets_per_cycle =       0.2039 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1152
Reply_Network_cycles = 5650
Reply_Network_injected_packets_per_cycle =        0.2039
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 16896 (inst/sec)
gpgpu_simulation_rate = 1412 (cycle/sec)
gpgpu_silicon_slowdown = 801699x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4406662.000000 us/lap, 734443.666667 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff190a346c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff190a3468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a3460..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a3450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a3448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff190a3500..

GPGPU-Sim PTX: cudaLaunch for 0x0x403501 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x700 (mri-q.1.sm_70.ptx:385) @!%p2 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x780 (mri-q.1.sm_70.ptx:405) setp.ge.s32%p3, %r48, %r11;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x708 (mri-q.1.sm_70.ptx:386) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x710 (mri-q.1.sm_70.ptx:389) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x788 (mri-q.1.sm_70.ptx:406) @%p3 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x898 (mri-q.1.sm_70.ptx:444) add.s32 %r23, %r17, %r11;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x890 (mri-q.1.sm_70.ptx:441) @%p6 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x898 (mri-q.1.sm_70.ptx:444) add.s32 %r23, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (mri-q.1.sm_70.ptx:473) @%p7 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c0 (mri-q.1.sm_70.ptx:494) setp.eq.s32%p1, %r9, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa08 (mri-q.1.sm_70.ptx:511) @!%p1 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (mri-q.1.sm_70.ptx:534) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa10 (mri-q.1.sm_70.ptx:512) bra.uni BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (mri-q.1.sm_70.ptx:515) mov.u32 %r41, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 526157
gpu_sim_insn = 555879552
gpu_ipc =    1056.4899
gpu_tot_sim_cycle = 531807
gpu_tot_sim_insn = 555947136
gpu_tot_ipc =    1045.3927
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9919% 
gpu_tot_occupancy = 19.9922% 
max_total_param_size = 0
gpu_stall_dramfull = 86038
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1484
partiton_level_parallism_total  =       0.1490
partiton_level_parallism_util =       1.8206
partiton_level_parallism_util_total  =       1.8392
L2_BW  =       5.3755 GB/Sec
L2_BW_total  =       5.3969 GB/Sec
gpu_total_sim_rate=188776
############## bottleneck_stats #############
cycles: core 526157, icnt 526157, l2 526157, dram 395082
gpu_ipc	1056.490
gpu_tot_issued_cta = 134, average cycles = 3927
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 16136 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.103	80
L1D data util	0.082	80	0.102	18
L1D tag util	0.101	80	0.126	6
L2 data util	0.003	64	0.003	1
L2 tag util	0.006	64	0.006	2
n_l2_access	 190343
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	32	0.002	16

latency_l1_hit:	63006200, num_l1_reqs:	3150310
L1 hit latency:	20
latency_l2_hit:	33674800, num_l2_reqs:	67336
L2 hit latency:	500
latency_dram:	7444292, num_dram_reqs:	10744
DRAM latency:	692

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.213	80	0.266	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.100	80	0.125	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.100	80	0.125	6
ldst mem cycle	0.000	0	0.000	6

smem port	0.000	0

n_reg_bank	16
reg port	0.038	16	0.055	5
L1D tag util	0.101	80	0.126	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.744
L1D miss rate	0.256
L1D rsfail rate	0.000
L2 tag util	0.006	64	0.006	2
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	33
L2 missq util	0.000	64	0.000	1
L2 hit rate	0.354
L2 miss rate	0.056
L2 rsfail rate	0.590

dram activity	0.002	32	0.003	0

load trans eff	0.130
load trans sz	32.000
load_useful_bytes 17563648, load_transaction_bytes 135004160, icnt_m2s_bytes 0
n_gmem_load_insns 4200448, n_gmem_load_accesses 4218880
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.006

run 0.034, fetch 0.000, sync 0.004, control 0.001, data 0.960, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 66180, Miss = 16952, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 66180, Miss = 16952, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 66180, Miss = 16952, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4236672
	L1D_total_cache_misses = 1086362
	L1D_total_cache_miss_rate = 0.2564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3150310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1037850
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4219648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17024

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17016, 16989, 16989, 16989, 16989, 16989, 16989, 16989, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 556123136
gpgpu_n_tot_w_icount = 17378848
gpgpu_n_stall_shd_mem = 31584
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 17024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134420480
gpgpu_n_store_insn = 134400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73514	W0_Idle:692113	W0_Scoreboard:148596737	W1:3456	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17375392
single_issue_nums: WS0:4347304	WS1:4343848	WS2:4343848	WS3:4343848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680960 {40:17024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136192 {8:17024,}
maxmflatency = 1082 
max_icnt2mem_latency = 569 
maxmrqlatency = 116 
max_icnt2sh_latency = 16 
averagemflatency = 521 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:5964 	5296 	4408 	4818 	3661 	602 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5832 	48376 	24950 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	54322 	6917 	3425 	4490 	8520 	1558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	77024 	2093 	113 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	589 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 24840/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:        80        88        40        40         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:        80        96        40        32         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:        88        96        40        32         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:        88        96        40        24         0         0        48        48        64        64        16        16         0         0         0         0 
total dram writes = 16136
min_bank_accesses = 0!
chip skew: 512/504 = 1.02
average mf latency per bank:
dram[0]:       3875      3630      1315      1353    none      none         866       841       782       795       840       846    none      none      none      none  
dram[1]:       3961      3423      1297      1488    none      none         881       849       880       807       977       882    none      none      none      none  
dram[2]:       4162      3437      1385      1610    none      none         918       881       822       831       921       922    none      none      none      none  
dram[3]:       3878      3425      1348      1560    none      none         933       889       817       828       927       927    none      none      none      none  
dram[4]:       3869      3423      1279      1500    none      none         865       840       778       797       832       854    none      none      none      none  
dram[5]:       3873      3420      1321      1512    none      none         879       849       796       815       888       905    none      none      none      none  
dram[6]:       3892      3430      1411      1636    none      none         917       884       819       835       915       931    none      none      none      none  
dram[7]:       3888      3415      1371      1569    none      none         931       891       813       836       921       939    none      none      none      none  
dram[8]:       3875      3416      1309      1508    none      none         866       841       778       798       834       851    none      none      none      none  
dram[9]:       3876      3413      1314      1493    none      none         880       848       798       815       895       900    none      none      none      none  
dram[10]:       3886      3425      1394      1615    none      none         915       884       817       836       911       931    none      none      none      none  
dram[11]:       3879      3423      1354      1577    none      none         932       891       816       839       927       942    none      none      none      none  
dram[12]:       3872      3417      1301      1490    none      none         869       842       780       800       839       855    none      none      none      none  
dram[13]:       3883      3408      1341      1502    none      none         881       849       803       816       901       900    none      none      none      none  
dram[14]:       3890      3424      1407      1602    none      none         915       883       817       837       917       931    none      none      none      none  
dram[15]:       3893      3414      1383      1571    none      none         931       894       818       844       937       949    none      none      none      none  
dram[16]:       3635      3402      1378      1488    none      none         841       842       798       801       845       849    none      none      none      none  
dram[17]:       3630      3415      1392      1642    none      none         850       848       818       813       909       892    none      none      none      none  
dram[18]:       3645      3433      1484      1827    none      none         882       885       836       835       926       925    none      none      none      none  
dram[19]:       3644      3418      1458      1749    none      none         890       891       834       836       936       942    none      none      none      none  
dram[20]:       3624      3424      1383      1678    none      none         840       842       797       802       845       849    none      none      none      none  
dram[21]:       3635      3421      1356      1657    none      none         848       849       812       816       893       906    none      none      none      none  
dram[22]:       3637      3433      1442      1830    none      none         881       885       831       842       915       926    none      none      none      none  
dram[23]:       3627      3428      1402      1787    none      none         887       891       827       837       921       944    none      none      none      none  
dram[24]:       3623      3422      1348      1665    none      none         841       819       796       780       842       838    none      none      none      none  
dram[25]:       3628      3437      1362      1682    none      none         852       835       815       809       898       901    none      none      none      none  
dram[26]:       3638      3438      1443      1807    none      none         885       863       837       825       924       926    none      none      none      none  
dram[27]:       3629      3438      1404      1755    none      none         892       875       833       824       937       937    none      none      none      none  
dram[28]:       3624      3429      1356      1672    none      none         840       819       794       779       839       837    none      none      none      none  
dram[29]:       3620      3417      1355      1657    none      none         845       835       806       799       880       892    none      none      none      none  
dram[30]:       3638      3438      1446      1785    none      none         881       864       834       823       921       926    none      none      none      none  
dram[31]:       3631      3425      1406      1754    none      none         888       876       831       828       926       932    none      none      none      none  
maximum mf latency per bank:
dram[0]:        868       899       941       890       463       499       813       887       879       903       907       917         0         0         0         0
dram[1]:        883       907       895       954       440       521       861       901      1077       929      1082       938         0         0         0         0
dram[2]:        874       901       884       956       546       653       858       961       959       982       999      1006         0         0         0         0
dram[3]:        870       884       891       935       502       642       840       951       953       997      1017      1015         0         0         0         0
dram[4]:        863       912       858       936       463       499       808       887       879       901       905       917         0         0         0         0
dram[5]:        890       920       900      1018       440       521       831       902       906       926       930       942         0         0         0         0
dram[6]:        886       894       916      1003       546       653       846       961       958       980       997      1003         0         0         0         0
dram[7]:        878       882       895       964       502       642       834       951       947       992      1014      1013         0         0         0         0
dram[8]:        879       902       875       966       463       499       819       887       879       901       905       917         0         0         0         0
dram[9]:        875       902       933       983       440       521       852       902       906       926       930       944         0         0         0         0
dram[10]:        870       886       926       966       546       653       846       961       958       980       997      1003         0         0         0         0
dram[11]:        868       890       890       959       502       642       838       951       947       992      1014      1013         0         0         0         0
dram[12]:        876       898       888       951       463       499       825       887       879       901       905       917         0         0         0         0
dram[13]:        891       895       938      1008       440       521       836       902       906       926       930       944         0         0         0         0
dram[14]:        875       883       933       963       546       653       846       961       958       980       997      1003         0         0         0         0
dram[15]:        886       883       932       970       502       642       836       951       947       992      1014      1013         0         0         0         0
dram[16]:        908       873       916       944       501       501       886       887       911       913       917       923         0         0         0         0
dram[17]:        920       873       959       897       521       521       913       914       937       938       942       943         0         0         0         0
dram[18]:        934       893       961       910       653       653       966       967       990       991      1003      1013         0         0         0         0
dram[19]:        919       866       967       871       642       642       955       957      1005      1006      1015      1027         0         0         0         0
dram[20]:        895       887       930       900       501       501       886       887       911       913       917       923         0         0         0         0
dram[21]:        925       906       943       912       521       521       913       914       937       938       942       943         0         0         0         0
dram[22]:        883       875       904       949       653       653       966       967       990       991      1003      1013         0         0         0         0
dram[23]:        872       884       906       968       642       642       955       957      1005      1006      1015      1027         0         0         0         0
dram[24]:        882       903       900       928       501       484       889       859       901       886       911       903         0         0         0         0
dram[25]:        907       897       928       958       521       506       904       886       926       912       938       939         0         0         0         0
dram[26]:        886       891       902       929       654       639       962       939       980       966       994      1003         0         0         0         0
dram[27]:        876       888       902       903       642       627       951       929       991       978      1011       999         0         0         0         0
dram[28]:        892       890       915       914       501       484       889       859       901       886       911       903         0         0         0         0
dram[29]:        890       888       917       939       521       506       904       886       926       912       939       929         0         0         0         0
dram[30]:        908       881       917       935       654       639       962       939       980       966       994      1003         0         0         0         0
dram[31]:        881       869       897       915       642       627       951       929       991       978      1011       999         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1337 dram_eff=0.5804
bk0: 8a 399244i bk1: 8a 399228i bk2: 0a 399272i bk3: 0a 399245i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399256i bk7: 48a 399247i bk8: 64a 399212i bk9: 64a 399214i bk10: 24a 399270i bk11: 16a 399265i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.570854
Bank_Level_Parallism_Col = 1.567104
Bank_Level_Parallism_Ready = 1.181701
write_to_read_ratio_blp_rw_average = 0.606458
GrpLevelPara = 1.559031 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 398329 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.008071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00807114
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398545 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1238 dram_eff=0.6268
bk0: 8a 399256i bk1: 8a 399235i bk2: 0a 399251i bk3: 0a 399257i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399249i bk7: 48a 399233i bk8: 64a 399215i bk9: 64a 399199i bk10: 24a 399264i bk11: 16a 399284i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.626680
Bank_Level_Parallism_Col = 1.618653
Bank_Level_Parallism_Ready = 1.202320
write_to_read_ratio_blp_rw_average = 0.568912
GrpLevelPara = 1.617617 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 398357 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398545 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001951 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.008986 
queue_avg = 0.011239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.011239
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1242 dram_eff=0.6248
bk0: 8a 399266i bk1: 8a 399244i bk2: 0a 399246i bk3: 0a 399258i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399269i bk7: 48a 399235i bk8: 64a 399213i bk9: 64a 399197i bk10: 24a 399262i bk11: 16a 399249i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.661749
Bank_Level_Parallism_Col = 1.659958
Bank_Level_Parallism_Ready = 1.264175
write_to_read_ratio_blp_rw_average = 0.580508
GrpLevelPara = 1.639830 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 398375 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.012156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0121555
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398543 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1243 dram_eff=0.6243
bk0: 8a 399266i bk1: 8a 399224i bk2: 0a 399264i bk3: 0a 399254i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399273i bk7: 48a 399250i bk8: 64a 399219i bk9: 64a 399185i bk10: 24a 399267i bk11: 16a 399266i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.620942
Bank_Level_Parallism_Col = 1.616194
Bank_Level_Parallism_Ready = 1.240979
write_to_read_ratio_blp_rw_average = 0.585699
GrpLevelPara = 1.610936 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 398369 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398543 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001956 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006402 
queue_avg = 0.012246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0122457
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1307 dram_eff=0.5937
bk0: 8a 399263i bk1: 8a 399226i bk2: 0a 399258i bk3: 0a 399273i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399256i bk7: 48a 399239i bk8: 64a 399206i bk9: 64a 399202i bk10: 24a 399269i bk11: 16a 399275i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.570994
Bank_Level_Parallism_Col = 1.567210
Bank_Level_Parallism_Ready = 1.198454
write_to_read_ratio_blp_rw_average = 0.602851
GrpLevelPara = 1.566191 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 398338 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.008893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00889253
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1212 dram_eff=0.6403
bk0: 8a 399262i bk1: 8a 399228i bk2: 0a 399254i bk3: 0a 399283i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399243i bk7: 48a 399228i bk8: 64a 399205i bk9: 64a 399191i bk10: 24a 399241i bk11: 16a 399276i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.711087
Bank_Level_Parallism_Col = 1.704813
Bank_Level_Parallism_Ready = 1.190722
write_to_read_ratio_blp_rw_average = 0.586096
GrpLevelPara = 1.704813 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 398386 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.011552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.011552
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398543 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1251 dram_eff=0.6203
bk0: 8a 399276i bk1: 8a 399254i bk2: 0a 399272i bk3: 0a 399258i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399283i bk7: 48a 399268i bk8: 64a 399241i bk9: 64a 399244i bk10: 24a 399291i bk11: 16a 399286i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.418163
Bank_Level_Parallism_Col = 1.415074
Bank_Level_Parallism_Ready = 1.127577
write_to_read_ratio_blp_rw_average = 0.576433
GrpLevelPara = 1.411890 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 398377 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398543 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001956 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006402 
queue_avg = 0.011542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.011542
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1234 dram_eff=0.6288
bk0: 8a 399244i bk1: 8a 399228i bk2: 0a 399281i bk3: 0a 399274i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399264i bk7: 48a 399265i bk8: 64a 399247i bk9: 64a 399224i bk10: 24a 399290i bk11: 16a 399284i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.491043
Bank_Level_Parallism_Col = 1.485714
Bank_Level_Parallism_Ready = 1.117268
write_to_read_ratio_blp_rw_average = 0.578836
GrpLevelPara = 1.485714 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 398375 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.009802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00980156
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1284 dram_eff=0.6044
bk0: 8a 399255i bk1: 8a 399227i bk2: 0a 399275i bk3: 0a 399273i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399253i bk7: 48a 399238i bk8: 64a 399213i bk9: 64a 399184i bk10: 24a 399267i bk11: 16a 399263i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.603272
Bank_Level_Parallism_Col = 1.599589
Bank_Level_Parallism_Ready = 1.210052
write_to_read_ratio_blp_rw_average = 0.599589
GrpLevelPara = 1.599589 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 398346 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.009661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00966133
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1224 dram_eff=0.634
bk0: 8a 399244i bk1: 8a 399223i bk2: 0a 399272i bk3: 0a 399269i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399254i bk7: 48a 399243i bk8: 64a 399227i bk9: 64a 399187i bk10: 24a 399251i bk11: 16a 399273i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.662791
Bank_Level_Parallism_Col = 1.656416
Bank_Level_Parallism_Ready = 1.215206
write_to_read_ratio_blp_rw_average = 0.589608
GrpLevelPara = 1.656416 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 398378 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.014687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0146873
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1252 dram_eff=0.6198
bk0: 8a 399238i bk1: 8a 399223i bk2: 0a 399266i bk3: 0a 399203i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399270i bk7: 48a 399256i bk8: 64a 399247i bk9: 64a 399232i bk10: 24a 399291i bk11: 16a 399286i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.584826
Bank_Level_Parallism_Col = 1.580508
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.577331
GrpLevelPara = 1.577330 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 398375 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.011134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0111338
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398541 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1258 dram_eff=0.6169
bk0: 8a 399256i bk1: 8a 399246i bk2: 0a 399270i bk3: 0a 399258i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399269i bk7: 48a 399249i bk8: 64a 399203i bk9: 64a 399171i bk10: 24a 399255i bk11: 16a 399275i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.639413
Bank_Level_Parallism_Col = 1.634737
Bank_Level_Parallism_Ready = 1.235825
write_to_read_ratio_blp_rw_average = 0.581053
GrpLevelPara = 1.634737 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 398370 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398541 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001961 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003831 
queue_avg = 0.011454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114544
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1254 dram_eff=0.6188
bk0: 8a 399254i bk1: 8a 399237i bk2: 0a 399257i bk3: 0a 399260i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399256i bk7: 48a 399234i bk8: 64a 399220i bk9: 64a 399198i bk10: 24a 399263i bk11: 16a 399263i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.648167
Bank_Level_Parallism_Col = 1.644585
Bank_Level_Parallism_Ready = 1.253866
write_to_read_ratio_blp_rw_average = 0.589905
GrpLevelPara = 1.643533 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 398369 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.009817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00981659
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398543 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1221 dram_eff=0.6355
bk0: 8a 399261i bk1: 8a 399242i bk2: 0a 399282i bk3: 0a 399246i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399252i bk7: 48a 399239i bk8: 64a 399196i bk9: 64a 399176i bk10: 24a 399263i bk11: 16a 399278i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.676564
Bank_Level_Parallism_Col = 1.671991
Bank_Level_Parallism_Ready = 1.198454
write_to_read_ratio_blp_rw_average = 0.587859
GrpLevelPara = 1.671991 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 398381 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398543 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001956 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006402 
queue_avg = 0.015218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0152182
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398543 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1254 dram_eff=0.6188
bk0: 8a 399249i bk1: 8a 399226i bk2: 0a 399272i bk3: 0a 399265i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399257i bk7: 48a 399248i bk8: 64a 399216i bk9: 64a 399178i bk10: 24a 399251i bk11: 16a 399270i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.672650
Bank_Level_Parallism_Col = 1.670913
Bank_Level_Parallism_Ready = 1.193299
write_to_read_ratio_blp_rw_average = 0.576433
GrpLevelPara = 1.667728 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 398377 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398543 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001956 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006402 
queue_avg = 0.012303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0123033
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398541 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1244 dram_eff=0.6238
bk0: 8a 399270i bk1: 8a 399246i bk2: 0a 399283i bk3: 0a 399250i bk4: 0a 399324i bk5: 0a 399324i bk6: 40a 399275i bk7: 48a 399262i bk8: 64a 399244i bk9: 64a 399216i bk10: 24a 399270i bk11: 16a 399258i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.519494
Bank_Level_Parallism_Col = 1.515890
Bank_Level_Parallism_Ready = 1.197165
write_to_read_ratio_blp_rw_average = 0.578390
GrpLevelPara = 1.515890 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 398375 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398541 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001961 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003831 
queue_avg = 0.012659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126589
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398533 n_act=10 n_pre=0 n_ref_event=0 n_req=784 n_rd=272 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.001963
n_activity=1265 dram_eff=0.6198
bk0: 8a 399251i bk1: 8a 399230i bk2: 0a 399277i bk3: 0a 399258i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399278i bk7: 48a 399274i bk8: 64a 399230i bk9: 64a 399219i bk10: 16a 399273i bk11: 16a 399262i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.551106
Bank_Level_Parallism_Col = 1.540741
Bank_Level_Parallism_Ready = 1.200255
write_to_read_ratio_blp_rw_average = 0.648677
GrpLevelPara = 1.529101 

BW Util details:
bwutil = 0.001963 
total_CMD = 399324 
util_bw = 784 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 398375 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398533 
Read = 272 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001963 
Either_Row_CoL_Bus_Util = 0.001981 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003793 
queue_avg = 0.010072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.010072
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398541 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1191 dram_eff=0.6516
bk0: 8a 399267i bk1: 8a 399245i bk2: 0a 399248i bk3: 0a 399274i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399271i bk7: 48a 399264i bk8: 64a 399266i bk9: 64a 399253i bk10: 16a 399287i bk11: 16a 399279i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.518395
Bank_Level_Parallism_Col = 1.507279
Bank_Level_Parallism_Ready = 1.164948
write_to_read_ratio_blp_rw_average = 0.633819
GrpLevelPara = 1.502800 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 398427 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398541 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001961 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003831 
queue_avg = 0.006799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00679899
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398539 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1205 dram_eff=0.644
bk0: 8a 399268i bk1: 8a 399252i bk2: 0a 399257i bk3: 0a 399287i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399278i bk7: 48a 399273i bk8: 64a 399232i bk9: 64a 399208i bk10: 16a 399275i bk11: 16a 399271i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.573971
Bank_Level_Parallism_Col = 1.568869
Bank_Level_Parallism_Ready = 1.208763
write_to_read_ratio_blp_rw_average = 0.627100
GrpLevelPara = 1.565510 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 398425 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398539 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001966 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001274 
queue_avg = 0.008101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00810119
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398540 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1214 dram_eff=0.6392
bk0: 8a 399240i bk1: 8a 399225i bk2: 0a 399249i bk3: 0a 399267i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399283i bk7: 48a 399277i bk8: 64a 399258i bk9: 64a 399234i bk10: 16a 399275i bk11: 16a 399266i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.595133
Bank_Level_Parallism_Col = 1.588432
Bank_Level_Parallism_Ready = 1.212629
write_to_read_ratio_blp_rw_average = 0.630701
GrpLevelPara = 1.585095 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 398420 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398540 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001963 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002551 
queue_avg = 0.011820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.01182
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398541 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1258 dram_eff=0.6169
bk0: 8a 399262i bk1: 8a 399245i bk2: 0a 399270i bk3: 0a 399257i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399287i bk7: 48a 399278i bk8: 64a 399236i bk9: 64a 399213i bk10: 16a 399271i bk11: 16a 399274i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.523555
Bank_Level_Parallism_Col = 1.512903
Bank_Level_Parallism_Ready = 1.211340
write_to_read_ratio_blp_rw_average = 0.643011
GrpLevelPara = 1.503226 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 398390 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398541 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001961 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003831 
queue_avg = 0.007325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00732488
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398541 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1160 dram_eff=0.669
bk0: 8a 399272i bk1: 8a 399254i bk2: 0a 399256i bk3: 0a 399280i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399275i bk7: 48a 399275i bk8: 64a 399247i bk9: 64a 399234i bk10: 16a 399297i bk11: 16a 399290i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.530355
Bank_Level_Parallism_Col = 1.518987
Bank_Level_Parallism_Ready = 1.184278
write_to_read_ratio_blp_rw_average = 0.623705
GrpLevelPara = 1.518987 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 398451 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398541 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001961 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003831 
queue_avg = 0.005930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00593002
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398540 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1179 dram_eff=0.6582
bk0: 8a 399243i bk1: 8a 399225i bk2: 0a 399263i bk3: 0a 399276i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399279i bk7: 48a 399271i bk8: 64a 399225i bk9: 64a 399189i bk10: 16a 399278i bk11: 16a 399272i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698864
Bank_Level_Parallism_Col = 1.692571
Bank_Level_Parallism_Ready = 1.225515
write_to_read_ratio_blp_rw_average = 0.619429
GrpLevelPara = 1.690286 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 398444 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398540 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001963 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002551 
queue_avg = 0.008567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00856698
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398540 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1184 dram_eff=0.6554
bk0: 8a 399253i bk1: 8a 399235i bk2: 0a 399264i bk3: 0a 399275i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399286i bk7: 48a 399290i bk8: 64a 399279i bk9: 64a 399279i bk10: 16a 399295i bk11: 16a 399286i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.439548
Bank_Level_Parallism_Col = 1.431818
Bank_Level_Parallism_Ready = 1.122423
write_to_read_ratio_blp_rw_average = 0.622727
GrpLevelPara = 1.431818 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 398439 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398540 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001963 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002551 
queue_avg = 0.007180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00717963
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1294 dram_eff=0.5997
bk0: 8a 399243i bk1: 8a 399240i bk2: 0a 399275i bk3: 0a 399249i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399258i bk7: 48a 399235i bk8: 64a 399219i bk9: 64a 399212i bk10: 16a 399275i bk11: 16a 399259i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.567650
Bank_Level_Parallism_Ready = 1.231959
write_to_read_ratio_blp_rw_average = 0.608342
GrpLevelPara = 1.556460 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 398337 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.007468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00746762
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1199 dram_eff=0.6472
bk0: 8a 399247i bk1: 8a 399227i bk2: 0a 399255i bk3: 0a 399180i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399255i bk7: 48a 399243i bk8: 64a 399203i bk9: 64a 399188i bk10: 16a 399281i bk11: 16a 399271i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.803030
Bank_Level_Parallism_Col = 1.795874
Bank_Level_Parallism_Ready = 1.372423
write_to_read_ratio_blp_rw_average = 0.588491
GrpLevelPara = 1.794788 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 398400 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.013776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0137758
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1229 dram_eff=0.6314
bk0: 8a 399247i bk1: 8a 399233i bk2: 0a 399278i bk3: 0a 399280i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399254i bk7: 48a 399250i bk8: 64a 399215i bk9: 64a 399175i bk10: 16a 399261i bk11: 16a 399234i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.703108
Bank_Level_Parallism_Col = 1.701509
Bank_Level_Parallism_Ready = 1.301546
write_to_read_ratio_blp_rw_average = 0.572198
GrpLevelPara = 1.691810 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 398391 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.009659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00965882
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1221 dram_eff=0.6355
bk0: 8a 399253i bk1: 8a 399241i bk2: 0a 399271i bk3: 0a 399267i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399247i bk7: 48a 399235i bk8: 64a 399224i bk9: 64a 399191i bk10: 16a 399291i bk11: 16a 399267i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.640558
Bank_Level_Parallism_Col = 1.638619
Bank_Level_Parallism_Ready = 1.220361
write_to_read_ratio_blp_rw_average = 0.578209
GrpLevelPara = 1.631068 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 398392 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.009148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00914796
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1322 dram_eff=0.587
bk0: 8a 399246i bk1: 8a 399236i bk2: 0a 399264i bk3: 0a 399249i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399248i bk7: 48a 399236i bk8: 64a 399216i bk9: 64a 399198i bk10: 16a 399274i bk11: 16a 399254i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.609485
Bank_Level_Parallism_Col = 1.605876
Bank_Level_Parallism_Ready = 1.269330
write_to_read_ratio_blp_rw_average = 0.609929
GrpLevelPara = 1.594731 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 398333 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.007310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00730985
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398544 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1198 dram_eff=0.6477
bk0: 8a 399246i bk1: 8a 399233i bk2: 0a 399260i bk3: 0a 399278i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399250i bk7: 48a 399244i bk8: 64a 399189i bk9: 64a 399195i bk10: 16a 399282i bk11: 16a 399269i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.697297
Bank_Level_Parallism_Col = 1.689805
Bank_Level_Parallism_Ready = 1.176546
write_to_read_ratio_blp_rw_average = 0.588937
GrpLevelPara = 1.689805 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 398399 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398544 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001953 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007692 
queue_avg = 0.008745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00874478
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1239 dram_eff=0.6263
bk0: 8a 399248i bk1: 8a 399240i bk2: 0a 399275i bk3: 0a 399255i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399240i bk7: 48a 399254i bk8: 64a 399204i bk9: 64a 399158i bk10: 16a 399265i bk11: 16a 399241i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.733051
Bank_Level_Parallism_Col = 1.731629
Bank_Level_Parallism_Ready = 1.291237
write_to_read_ratio_blp_rw_average = 0.577210
GrpLevelPara = 1.716720 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 398380 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 1 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.008542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00854194
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399324 n_nop=398542 n_act=10 n_pre=0 n_ref_event=0 n_req=776 n_rd=272 n_rd_L2_A=0 n_write=504 n_wr_bk=0 bw_util=0.001943
n_activity=1252 dram_eff=0.6198
bk0: 8a 399248i bk1: 8a 399233i bk2: 0a 399263i bk3: 0a 399274i bk4: 0a 399324i bk5: 0a 399324i bk6: 48a 399237i bk7: 48a 399234i bk8: 64a 399219i bk9: 64a 399175i bk10: 16a 399285i bk11: 16a 399257i bk12: 0a 399324i bk13: 0a 399324i bk14: 0a 399324i bk15: 0a 399324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655567
Bank_Level_Parallism_Col = 1.653766
Bank_Level_Parallism_Ready = 1.231959
write_to_read_ratio_blp_rw_average = 0.591004
GrpLevelPara = 1.638075 

BW Util details:
bwutil = 0.001943 
total_CMD = 399324 
util_bw = 776 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 398363 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399324 
n_nop = 398542 
Read = 272 
Write = 504 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 776 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 776 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005115 
queue_avg = 0.008777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00877733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[1]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[2]: Access = 1368, Miss = 280, Miss_rate = 0.205, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[3]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[4]: Access = 1368, Miss = 280, Miss_rate = 0.205, Pending_hits = 24, Reservation_fails = 1747
L2_cache_bank[5]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[6]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[7]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[8]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[9]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[10]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[11]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[12]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[13]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[14]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[15]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[16]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[17]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[18]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[19]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[20]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[21]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[22]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[23]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[24]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[25]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[26]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[27]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[28]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[29]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[30]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[31]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[32]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1232, Miss = 144, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[34]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[35]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[36]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[37]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[38]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[39]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[40]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[41]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[42]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[43]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[44]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[45]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[46]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[47]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[48]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[49]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[50]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[51]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[52]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[53]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[54]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[56]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[57]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[58]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[59]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[60]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[61]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[62]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[63]: Access = 1232, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_total_cache_accesses = 79232
L2_total_cache_misses = 9592
L2_total_cache_miss_rate = 0.1211
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112263
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 726
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112263
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=79232
icnt_total_pkts_simt_to_mem=79232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 79232
Req_Network_cycles = 531807
Req_Network_injected_packets_per_cycle =       0.1490 
Req_Network_conflicts_per_cycle =       0.1462
Req_Network_conflicts_per_cycle_util =       1.8046
Req_Bank_Level_Parallism =       1.8392
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1189
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0024

Reply_Network_injected_packets_num = 79232
Reply_Network_cycles = 531807
Reply_Network_injected_packets_per_cycle =        0.1490
Reply_Network_conflicts_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle_util =       0.1957
Reply_Bank_Level_Parallism =       1.8242
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 5 sec (2945 sec)
gpgpu_simulation_rate = 188776 (inst/sec)
gpgpu_simulation_rate = 180 (cycle/sec)
gpgpu_silicon_slowdown = 6288888x
