Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem.qsys --block-symbol-file --output-directory=/opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem --family="Stratix V" --part=5SGSMD5K1F40C1
Progress: Loading 02_IP_Core/mysystem.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_idt [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_idt
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_rom
Progress: Adding pio_intr [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_intr
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: mysystem.pio_intr: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.pio_led: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mysystem.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem.qsys --synthesis=VERILOG --output-directory=/opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem/synthesis --family="Stratix V" --part=5SGSMD5K1F40C1
Progress: Loading 02_IP_Core/mysystem.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_idt [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_idt
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_rom
Progress: Adding pio_intr [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_intr
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: mysystem.pio_intr: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.pio_led: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mysystem.sysid: Time stamp will be automatically updated when this component is generated.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: i2c_idt: "mysystem" instantiated altera_avalon_i2c "i2c_idt"
Info: jtag_uart: Starting RTL generation for module 'mysystem_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart --dir=/tmp/alt8974_8374493689083589079.dir/0003_jtag_uart_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8974_8374493689083589079.dir/0003_jtag_uart_gen//mysystem_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'mysystem_jtag_uart'
Info: jtag_uart: "mysystem" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "mysystem" instantiated altera_nios2_gen2 "nios2"
Info: onchip_ram: Starting RTL generation for module 'mysystem_onchip_ram'
Info: onchip_ram:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_ram --dir=/tmp/alt8974_8374493689083589079.dir/0004_onchip_ram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8974_8374493689083589079.dir/0004_onchip_ram_gen//mysystem_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'mysystem_onchip_ram'
Info: onchip_ram: "mysystem" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: onchip_rom: Starting RTL generation for module 'mysystem_onchip_rom'
Info: onchip_rom:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_rom --dir=/tmp/alt8974_8374493689083589079.dir/0005_onchip_rom_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8974_8374493689083589079.dir/0005_onchip_rom_gen//mysystem_onchip_rom_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_rom: Done RTL generation for module 'mysystem_onchip_rom'
Info: onchip_rom: "mysystem" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: pio_intr: Starting RTL generation for module 'mysystem_pio_intr'
Info: pio_intr:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_intr --dir=/tmp/alt8974_8374493689083589079.dir/0006_pio_intr_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8974_8374493689083589079.dir/0006_pio_intr_gen//mysystem_pio_intr_component_configuration.pl  --do_build_sim=0  ]
Info: pio_intr: Done RTL generation for module 'mysystem_pio_intr'
Info: pio_intr: "mysystem" instantiated altera_avalon_pio "pio_intr"
Info: pio_led: Starting RTL generation for module 'mysystem_pio_led'
Info: pio_led:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_led --dir=/tmp/alt8974_8374493689083589079.dir/0007_pio_led_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8974_8374493689083589079.dir/0007_pio_led_gen//mysystem_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'mysystem_pio_led'
Info: pio_led: "mysystem" instantiated altera_avalon_pio "pio_led"
Info: sysid: "mysystem" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'mysystem_nios2_cpu'
Info: cpu:   Generation command is [exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mysystem_nios2_cpu --dir=/tmp/alt8974_8374493689083589079.dir/0011_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt8974_8374493689083589079.dir/0011_cpu_gen//mysystem_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.14 05:52:28 (*) Starting Nios II generation
Info: cpu: # 2021.12.14 05:52:28 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.14 05:52:30 (*)   Plaintext license not found.
Info: cpu: # 2021.12.14 05:52:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.12.14 05:52:31 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.12.14 05:52:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.14 05:52:31 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.14 05:52:31 (*)     Testbench
Info: cpu: # 2021.12.14 05:52:31 (*)     Instruction decoding
Info: cpu: # 2021.12.14 05:52:31 (*)       Instruction fields
Info: cpu: # 2021.12.14 05:52:31 (*)       Instruction decodes
Info: cpu: # 2021.12.14 05:52:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.12.14 05:52:32 (*)       Instruction controls
Info: cpu: # 2021.12.14 05:52:32 (*)     Pipeline frontend
Info: cpu: # 2021.12.14 05:52:32 (*)     Pipeline backend
Info: cpu: # 2021.12.14 05:52:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.14 05:52:38 (*)   Creating encrypted RTL
Info: cpu: # 2021.12.14 05:52:39 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'mysystem_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /opt/FPGA_work/04_SOC/stratix_v_nios_II/01_proj/04_iic/src/02_IP_Core/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mysystem: Done "mysystem" with 33 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
