# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/adc_data_gen.v" \
"../../../../project_1.srcs/sources_1/new/adc_interface_fft_vco.v" \
"../../../../project_1.srcs/sources_1/new/vco_interface.v" \
"../../../../project_1.srcs/sources_1/new/AND.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_adc_data_gen_0_0/sim/design_1_adc_data_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_adc_interface_fft_vco_0_0/sim/design_1_adc_interface_fft_vco_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_vco_interface_0_0/sim/design_1_vco_interface_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_floating_point_2_0/sim/design_1_floating_point_2_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_AND_0_1/sim/design_1_AND_0_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_AND_0_2/sim/design_1_AND_0_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_floating_point_3_0/sim/design_1_floating_point_3_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_1.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
