# FPGA-ML
C-like language synthesis to Verilog to test various machine learning models in an FPGA.
