Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "M:/github/fpga/W25Q64JV/MainProgram/Output_Data_Collector_sim_isim_beh.exe" -prj "M:/github/fpga/W25Q64JV/MainProgram/Output_Data_Collector_sim_beh.prj" "work.Output_Data_Collector_sim" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "M:/github/fpga/W25Q64JV/MainProgram/Output_Data_Collector.vhd" into library work
Parsing VHDL file "M:/github/fpga/W25Q64JV/MainProgram/Output_Data_Collector_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling architecture behavioral of entity Output_Data_Collector [\Output_Data_Collector(64,8)\]
Compiling architecture behavior of entity output_data_collector_sim
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable M:/github/fpga/W25Q64JV/MainProgram/Output_Data_Collector_sim_isim_beh.exe
Fuse Memory Usage: 36200 KB
Fuse CPU Usage: 484 ms
