// Seed: 2374624214
module module_0 (
    output wand id_0,
    output wor  id_1
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd74,
    parameter id_3  = 32'd55,
    parameter id_8  = 32'd41
) (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wand _id_3,
    output wand id_4,
    input tri id_5
);
  parameter id_7 = -1;
  wire [-1 : id_3] _id_8;
  logic [1 : -1] id_9 = -1 << (1);
  assign id_0 = id_7;
  wire id_10;
  wand id_11 = 1;
  parameter id_12 = id_7;
  final $clog2(36);
  ;
  logic id_13[1 : id_8];
  ;
  logic _id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
  wire [-1 'b0 : -1] id_17;
  wire [id_14 : ""] id_18;
endmodule
