{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 7.0000"
  ],
  "cts__clock__skew__hold": 0.1896,
  "cts__clock__skew__hold__post_repair": 0.1936,
  "cts__clock__skew__hold__pre_repair": 0.1936,
  "cts__clock__skew__setup": 0.1896,
  "cts__clock__skew__setup__post_repair": 0.1936,
  "cts__clock__skew__setup__pre_repair": 0.1936,
  "cts__design__instance__area": 75034.5625,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 73933.4375,
  "cts__design__instance__area__pre_repair": 73933.4375,
  "cts__design__instance__area__stdcell": 75034.5625,
  "cts__design__instance__area__stdcell__post_repair": 73933.4375,
  "cts__design__instance__area__stdcell__pre_repair": 73933.4375,
  "cts__design__instance__count": 10127,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 9959,
  "cts__design__instance__count__pre_repair": 9959,
  "cts__design__instance__count__setup_buffer": 168.0,
  "cts__design__instance__count__stdcell": 10127,
  "cts__design__instance__count__stdcell__post_repair": 9959,
  "cts__design__instance__count__stdcell__pre_repair": 9959,
  "cts__design__instance__displacement__max": 8.0,
  "cts__design__instance__displacement__mean": 0.076,
  "cts__design__instance__displacement__total": 771.9955,
  "cts__design__instance__utilization": 0.3257,
  "cts__design__instance__utilization__post_repair": 0.3209,
  "cts__design__instance__utilization__pre_repair": 0.3209,
  "cts__design__instance__utilization__stdcell": 0.3257,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3209,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3209,
  "cts__design__io": 693,
  "cts__design__io__post_repair": 693,
  "cts__design__io__pre_repair": 693,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0053,
  "cts__power__internal__total__post_repair": 0.0053,
  "cts__power__internal__total__pre_repair": 0.0053,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0035,
  "cts__power__switching__total__post_repair": 0.0035,
  "cts__power__switching__total__pre_repair": 0.0035,
  "cts__power__total": 0.0088,
  "cts__power__total__post_repair": 0.0088,
  "cts__power__total__pre_repair": 0.0088,
  "cts__route__wirelength__estimated": 256996.207,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.902,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0313,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0313,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1334,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0561,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0561,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -186.51,
  "cts__timing__setup__tns__post_repair": -323.93,
  "cts__timing__setup__tns__pre_repair": -323.93,
  "cts__timing__setup__ws": -0.84,
  "cts__timing__setup__ws__post_repair": -2.13,
  "cts__timing__setup__ws__pre_repair": -2.13,
  "detailedplace__cpu__total": 9.26,
  "detailedplace__design__instance__area": 73415.0391,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 73415.0391,
  "detailedplace__design__instance__count": 9851,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 9851,
  "detailedplace__design__instance__displacement__max": 14.7,
  "detailedplace__design__instance__displacement__mean": 2.351,
  "detailedplace__design__instance__displacement__total": 23159.999,
  "detailedplace__design__instance__utilization": 0.3186,
  "detailedplace__design__instance__utilization__stdcell": 0.3186,
  "detailedplace__design__io": 693,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 371548.0,
  "detailedplace__power__internal__total": 0.005,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0021,
  "detailedplace__power__total": 0.0072,
  "detailedplace__route__wirelength__estimated": 239525.3755,
  "detailedplace__runtime__total": "0:09.76",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0313,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0556,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -28.35,
  "detailedplace__timing__setup__ws": -1.21,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 4319,
  "detailedroute__route__drc_errors__iter:2": 729,
  "detailedroute__route__drc_errors__iter:3": 458,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 9180,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 67169,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 67169,
  "detailedroute__route__wirelength": 386019,
  "detailedroute__route__wirelength__iter:1": 388098,
  "detailedroute__route__wirelength__iter:2": 386628,
  "detailedroute__route__wirelength__iter:3": 386024,
  "detailedroute__route__wirelength__iter:4": 386019,
  "finish__clock__skew__hold": 0.14,
  "finish__clock__skew__setup": 0.14,
  "finish__cpu__total": 16.64,
  "finish__design__instance__area": 75034.5625,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 75034.5625,
  "finish__design__instance__count": 10127,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 10127,
  "finish__design__instance__utilization": 0.3257,
  "finish__design__instance__utilization__stdcell": 0.3257,
  "finish__design__io": 693,
  "finish__mem__peak": 581280.0,
  "finish__power__internal__total": 0.0053,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0026,
  "finish__power__total": 0.0079,
  "finish__runtime__total": "0:18.04",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9044,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3693,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -30.61,
  "finish__timing__setup__ws": -0.46,
  "finish__timing__wns_percent_delay": -19.389054,
  "floorplan__cpu__total": 3.4,
  "floorplan__design__instance__area": 59614.5586,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 59614.5586,
  "floorplan__design__instance__count": 7827,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 7827,
  "floorplan__design__instance__utilization": 0.2587,
  "floorplan__design__instance__utilization__stdcell": 0.2587,
  "floorplan__design__io": 693,
  "floorplan__mem__peak": 312996.0,
  "floorplan__power__internal__total": 0.0047,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0013,
  "floorplan__power__total": 0.006,
  "floorplan__runtime__total": "0:03.74",
  "floorplan__timing__setup__tns": -1341.91,
  "floorplan__timing__setup__ws": -2.48,
  "globalplace__design__instance__area": 60871.1992,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 60871.1992,
  "globalplace__design__instance__count": 9136,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 9136,
  "globalplace__design__instance__utilization": 0.2642,
  "globalplace__design__instance__utilization__stdcell": 0.2642,
  "globalplace__design__io": 693,
  "globalplace__power__internal__total": 0.0048,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0017,
  "globalplace__power__total": 0.0065,
  "globalplace__timing__setup__tns": -4846.8198,
  "globalplace__timing__setup__ws": -4.67,
  "globalroute__clock__skew__hold": 0.1987,
  "globalroute__clock__skew__setup": 0.1987,
  "globalroute__design__instance__area": 75034.5625,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 75034.5625,
  "globalroute__design__instance__count": 10127,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 10127,
  "globalroute__design__instance__utilization": 0.3257,
  "globalroute__design__instance__utilization__stdcell": 0.3257,
  "globalroute__design__io": 693,
  "globalroute__power__internal__total": 0.0053,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0037,
  "globalroute__power__total": 0.009,
  "globalroute__timing__clock__slack": -0.889,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8959,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1339,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -192.57,
  "globalroute__timing__setup__ws": -0.89,
  "placeopt__cpu__total": 14.19,
  "placeopt__design__instance__area": 73415.0391,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 60871.1992,
  "placeopt__design__instance__area__stdcell": 73415.0391,
  "placeopt__design__instance__area__stdcell__pre_opt": 60871.1992,
  "placeopt__design__instance__count": 9851,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 9136,
  "placeopt__design__instance__count__stdcell": 9851,
  "placeopt__design__instance__count__stdcell__pre_opt": 9136,
  "placeopt__design__instance__utilization": 0.3186,
  "placeopt__design__instance__utilization__pre_opt": 0.2642,
  "placeopt__design__instance__utilization__stdcell": 0.3186,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2642,
  "placeopt__design__io": 693,
  "placeopt__design__io__pre_opt": 693,
  "placeopt__mem__peak": 376436.0,
  "placeopt__power__internal__total": 0.005,
  "placeopt__power__internal__total__pre_opt": 0.0048,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.002,
  "placeopt__power__switching__total__pre_opt": 0.0017,
  "placeopt__power__total": 0.007,
  "placeopt__power__total__pre_opt": 0.0065,
  "placeopt__runtime__total": "0:14.77",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0323,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0568,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -26.53,
  "placeopt__timing__setup__tns__pre_opt": -4846.8198,
  "placeopt__timing__setup__ws": -1.2,
  "placeopt__timing__setup__ws__pre_opt": -4.67,
  "run__flow__design": "dynamic_node",
  "run__flow__generate_date": "2022-09-29 20:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "2c343234-21b0-4237-be94-e0e3d94e9328",
  "run__flow__variant": "base",
  "synth__cpu__total": 29.45,
  "synth__design__instance__area__stdcell": 63246.72,
  "synth__design__instance__count__stdcell": 8802.0,
  "synth__mem__peak": 195060.0,
  "synth__runtime__total": "0:30.45",
  "total_time": "0:01:16.760000"
}