$date
	Fri Apr 14 10:52:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FF_D_Tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module ff0 $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
1!
0"
1$
#20
0$
1#
#30
0!
1"
1$
#40
0$
0#
#50
1!
0"
1$
#60
0$
1#
