{
  "module_name": "icp_qat_fw_init_admin.h",
  "hash_id": "5e20bc8df8cb40cbd7ba05249479207a7b4fa248a85859a78b8c53f6d9aaff2f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_fw_init_admin.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_FW_INIT_ADMIN_H_\n#define _ICP_QAT_FW_INIT_ADMIN_H_\n\n#include \"icp_qat_fw.h\"\n\nenum icp_qat_fw_init_admin_cmd_id {\n\tICP_QAT_FW_INIT_AE = 0,\n\tICP_QAT_FW_TRNG_ENABLE = 1,\n\tICP_QAT_FW_TRNG_DISABLE = 2,\n\tICP_QAT_FW_CONSTANTS_CFG = 3,\n\tICP_QAT_FW_STATUS_GET = 4,\n\tICP_QAT_FW_COUNTERS_GET = 5,\n\tICP_QAT_FW_LOOPBACK = 6,\n\tICP_QAT_FW_HEARTBEAT_SYNC = 7,\n\tICP_QAT_FW_HEARTBEAT_GET = 8,\n\tICP_QAT_FW_COMP_CAPABILITY_GET = 9,\n\tICP_QAT_FW_DC_CHAIN_INIT = 11,\n\tICP_QAT_FW_HEARTBEAT_TIMER_SET = 13,\n\tICP_QAT_FW_TIMER_GET = 19,\n\tICP_QAT_FW_PM_STATE_CONFIG = 128,\n};\n\nenum icp_qat_fw_init_admin_resp_status {\n\tICP_QAT_FW_INIT_RESP_STATUS_SUCCESS = 0,\n\tICP_QAT_FW_INIT_RESP_STATUS_FAIL\n};\n\nstruct icp_qat_fw_init_admin_req {\n\t__u16 init_cfg_sz;\n\t__u8 resrvd1;\n\t__u8 cmd_id;\n\t__u32 resrvd2;\n\t__u64 opaque_data;\n\t__u64 init_cfg_ptr;\n\n\tunion {\n\t\tstruct {\n\t\t\t__u16 ibuf_size_in_kb;\n\t\t\t__u16 resrvd3;\n\t\t};\n\t\tstruct {\n\t\t\t__u32 int_timer_ticks;\n\t\t};\n\t\tstruct {\n\t\t\t__u32 heartbeat_ticks;\n\t\t};\n\t\t__u32 idle_filter;\n\t};\n\n\t__u32 resrvd4;\n} __packed;\n\nstruct icp_qat_fw_init_admin_resp {\n\t__u8 flags;\n\t__u8 resrvd1;\n\t__u8 status;\n\t__u8 cmd_id;\n\tunion {\n\t\t__u32 resrvd2;\n\t\tstruct {\n\t\t\t__u16 version_minor_num;\n\t\t\t__u16 version_major_num;\n\t\t};\n\t\t__u32 extended_features;\n\t};\n\t__u64 opaque_data;\n\tunion {\n\t\t__u32 resrvd3[ICP_QAT_FW_NUM_LONGWORDS_4];\n\t\tstruct {\n\t\t\t__u32 version_patch_num;\n\t\t\t__u8 context_id;\n\t\t\t__u8 ae_id;\n\t\t\t__u16 resrvd4;\n\t\t\t__u64 resrvd5;\n\t\t};\n\t\tstruct {\n\t\t\t__u64 req_rec_count;\n\t\t\t__u64 resp_sent_count;\n\t\t};\n\t\tstruct {\n\t\t\t__u16 compression_algos;\n\t\t\t__u16 checksum_algos;\n\t\t\t__u32 deflate_capabilities;\n\t\t\t__u32 resrvd6;\n\t\t\t__u32 lzs_capabilities;\n\t\t};\n\t\tstruct {\n\t\t\t__u32 cipher_algos;\n\t\t\t__u32 hash_algos;\n\t\t\t__u16 keygen_algos;\n\t\t\t__u16 other;\n\t\t\t__u16 public_key_algos;\n\t\t\t__u16 prime_algos;\n\t\t};\n\t\tstruct {\n\t\t\t__u64 timestamp;\n\t\t\t__u64 resrvd7;\n\t\t};\n\t\tstruct {\n\t\t\t__u32 successful_count;\n\t\t\t__u32 unsuccessful_count;\n\t\t\t__u64 resrvd8;\n\t\t};\n\t};\n} __packed;\n\n#define ICP_QAT_FW_SYNC ICP_QAT_FW_HEARTBEAT_SYNC\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}