{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ef755831",
   "metadata": {},
   "source": [
    "# Chapter 6: Always Blocks and Processes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52cb433d",
   "metadata": {},
   "source": [
    "## Introduction\n",
    "\n",
    "Always blocks are fundamental constructs in SystemVerilog that describe how hardware behaves over time. They define processes that execute continuously during simulation and represent different types of hardware structures. SystemVerilog provides three specialized always blocks that make design intent clearer and help avoid common modeling mistakes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7518bf46",
   "metadata": {},
   "source": [
    "## Types of Always Blocks\n",
    "\n",
    "SystemVerilog introduces three specialized always blocks:\n",
    "\n",
    "- `always_comb` - For combinational logic\n",
    "- `always_ff` - For sequential logic (flip-flops)\n",
    "- `always_latch` - For latches\n",
    "\n",
    "These replace the generic `always` block from Verilog and provide better checking and clearer intent."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "966124f0",
   "metadata": {},
   "source": [
    "### always_comb for Combinational Logic\n",
    "\n",
    "The `always_comb` block is used to model combinational logic where outputs change immediately when inputs change."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1913f7be",
   "metadata": {},
   "source": [
    "#### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_comb begin\n",
    "    // Combinational logic statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8728bae",
   "metadata": {},
   "source": [
    "#### Key Features\n",
    "\n",
    "- Automatically sensitive to all inputs (no sensitivity list needed)\n",
    "- Executes immediately when any input changes\n",
    "- Should not contain clocked logic or memory elements\n",
    "- Helps catch incomplete sensitivity lists"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "923c7b49",
   "metadata": {},
   "source": [
    "#### Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "078b3a7e",
   "metadata": {},
   "source": [
    "##### Simple Multiplexer\n",
    "```systemverilog\n",
    "module mux2to1 (\n",
    "    input  logic sel,\n",
    "    input  logic a, b,\n",
    "    output logic y\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        y = b;\n",
    "    else\n",
    "        y = a;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea89088e",
   "metadata": {},
   "source": [
    "##### ALU Example\n",
    "```systemverilog\n",
    "module simple_alu (\n",
    "    input  logic [3:0] a, b,\n",
    "    input  logic [1:0] op,\n",
    "    output logic [3:0] result,\n",
    "    output logic       zero\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    case (op)\n",
    "        2'b00: result = a + b;    // Add\n",
    "        2'b01: result = a - b;    // Subtract\n",
    "        2'b10: result = a & b;    // AND\n",
    "        2'b11: result = a | b;    // OR\n",
    "        default: result = 4'b0;\n",
    "    endcase\n",
    "    \n",
    "    zero = (result == 4'b0);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dfa5a7a1",
   "metadata": {},
   "source": [
    "##### Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder (\n",
    "    input  logic [7:0] req,\n",
    "    output logic [2:0] grant,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    valid = |req;  // OR reduction - true if any bit set\n",
    "    \n",
    "    if (req[7])      grant = 3'd7;\n",
    "    else if (req[6]) grant = 3'd6;\n",
    "    else if (req[5]) grant = 3'd5;\n",
    "    else if (req[4]) grant = 3'd4;\n",
    "    else if (req[3]) grant = 3'd3;\n",
    "    else if (req[2]) grant = 3'd2;\n",
    "    else if (req[1]) grant = 3'd1;\n",
    "    else if (req[0]) grant = 3'd0;\n",
    "    else             grant = 3'd0;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b499afcf",
   "metadata": {},
   "source": [
    "### always_ff for Sequential Logic\n",
    "\n",
    "The `always_ff` block is used to model sequential logic elements like flip-flops and registers."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81f7cb10",
   "metadata": {},
   "source": [
    "#### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    // Sequential logic statements\n",
    "end\n",
    "\n",
    "// With reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset logic\n",
    "    end else begin\n",
    "        // Normal clocked logic\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7a8f0e37",
   "metadata": {},
   "source": [
    "#### Key Features\n",
    "\n",
    "- Must have a clocking event in sensitivity list\n",
    "- Models memory elements (flip-flops, registers)\n",
    "- Can include asynchronous reset/set\n",
    "- Should use non-blocking assignments (<=) for clocked logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1feda255",
   "metadata": {},
   "source": [
    "#### Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43f9c383",
   "metadata": {},
   "source": [
    "##### Simple D Flip-Flop\n",
    "```systemverilog\n",
    "module dff (\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        q <= 1'b0;\n",
    "    else\n",
    "        q <= d;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7485c35",
   "metadata": {},
   "source": [
    "##### Counter with Enable\n",
    "```systemverilog\n",
    "module counter (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       enable,\n",
    "    input  logic       load,\n",
    "    input  logic [7:0] load_value,\n",
    "    output logic [7:0] count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        count <= 8'b0;\n",
    "    end else if (load) begin\n",
    "        count <= load_value;\n",
    "    end else if (enable) begin\n",
    "        count <= count + 1;\n",
    "    end\n",
    "    // If neither load nor enable, count maintains its value\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5a7718dd",
   "metadata": {},
   "source": [
    "##### Shift Register\n",
    "```systemverilog\n",
    "module shift_register #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic             shift_en,\n",
    "    input  logic             serial_in,\n",
    "    output logic             serial_out,\n",
    "    output logic [WIDTH-1:0] parallel_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] shift_reg;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        shift_reg <= '0;\n",
    "    end else if (shift_en) begin\n",
    "        shift_reg <= {shift_reg[WIDTH-2:0], serial_in};\n",
    "    end\n",
    "end\n",
    "\n",
    "assign serial_out = shift_reg[WIDTH-1];\n",
    "assign parallel_out = shift_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d1d859d7",
   "metadata": {},
   "source": [
    "##### State Machine Example\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    ACTIVE = 2'b01,\n",
    "    WAIT = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm (\n",
    "    input  logic   clk,\n",
    "    input  logic   rst_n,\n",
    "    input  logic   start,\n",
    "    input  logic   ready,\n",
    "    output logic   busy,\n",
    "    output logic   complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic (combinational)\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (start)\n",
    "                next_state = ACTIVE;\n",
    "            else\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (ready)\n",
    "                next_state = WAIT;\n",
    "            else\n",
    "                next_state = ACTIVE;\n",
    "        end\n",
    "        \n",
    "        WAIT: begin\n",
    "            next_state = DONE;\n",
    "        end\n",
    "        \n",
    "        DONE: begin\n",
    "            next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic (combinational)\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afe21ddc",
   "metadata": {},
   "source": [
    "### always_latch for Latches\n",
    "\n",
    "The `always_latch` block is used to model transparent latches, though latches are generally discouraged in synchronous design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0032bc63",
   "metadata": {},
   "source": [
    "#### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_latch begin\n",
    "    // Latch logic statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b3b4f060",
   "metadata": {},
   "source": [
    "#### Key Features\n",
    "\n",
    "- Models level-sensitive storage elements\n",
    "- Should be avoided in most synchronous designs\n",
    "- Can cause timing issues and make verification difficult\n",
    "- Sometimes used for specific analog or mixed-signal applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "67b2d068",
   "metadata": {},
   "source": [
    "#### Example\n",
    "\n",
    "```systemverilog\n",
    "module d_latch (\n",
    "    input  logic enable,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_latch begin\n",
    "    if (enable)\n",
    "        q = d;\n",
    "    // When enable is low, q retains its value (latch behavior)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cab63082",
   "metadata": {},
   "source": [
    "### Blocking vs. Non-Blocking Assignments\n",
    "\n",
    "Understanding the difference between blocking (=) and non-blocking (<=) assignments is crucial for proper hardware modeling."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fa371bce",
   "metadata": {},
   "source": [
    "#### Blocking Assignments (=)\n",
    "\n",
    "- Execute immediately in sequence\n",
    "- Used in combinational logic (`always_comb`)\n",
    "- Model wire-like behavior\n",
    "- Can create race conditions if misused"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca1cc5a6",
   "metadata": {},
   "source": [
    "#### Non-Blocking Assignments (<=)\n",
    "\n",
    "- Scheduled to execute at end of time step\n",
    "- Used in sequential logic (`always_ff`)\n",
    "- Model register-like behavior\n",
    "- Prevent race conditions in clocked logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b339ee65",
   "metadata": {},
   "source": [
    "#### Examples Comparing Both"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1ff3f721",
   "metadata": {},
   "source": [
    "##### Combinational Logic - Use Blocking (=)\n",
    "```systemverilog\n",
    "// Correct - using blocking assignments\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    y = temp | c;\n",
    "end\n",
    "\n",
    "// Incorrect - non-blocking in combinational logic\n",
    "always_comb begin\n",
    "    temp <= a & b;  // Wrong!\n",
    "    y <= temp | c;  // Wrong! - temp not updated yet\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7bc9f90b",
   "metadata": {},
   "source": [
    "##### Sequential Logic - Use Non-Blocking (<=)\n",
    "```systemverilog\n",
    "// Correct - using non-blocking assignments\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Creates shift register\n",
    "end\n",
    "\n",
    "// Incorrect - blocking in sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 = d;\n",
    "    q2 = q1;   // Both update to 'd' simultaneously - not a shift register!\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "edb43704",
   "metadata": {},
   "source": [
    "### Best Practices Summary\n",
    "\n",
    "1. **Combinational logic (`always_comb`)**: Use blocking assignments (=)\n",
    "2. **Sequential logic (`always_ff`)**: Use non-blocking assignments (<=)\n",
    "3. **Mixed assignments**: Never mix blocking and non-blocking in the same always block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c1fb568f",
   "metadata": {},
   "source": [
    "### Race Conditions and Common Pitfalls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a9eae93",
   "metadata": {},
   "source": [
    "#### Race Condition Example\n",
    "\n",
    "```systemverilog\n",
    "// Problematic code - race condition\n",
    "module race_example (\n",
    "    input  logic clk,\n",
    "    input  logic d,\n",
    "    output logic q1, q2\n",
    ");\n",
    "\n",
    "// Two separate always blocks updating at same time\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    q2 <= q1;  // Race condition! Order of execution matters\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```systemverilog\n",
    "// Better approach - combine into one always block\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Now guaranteed to work correctly\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "816debf6",
   "metadata": {},
   "source": [
    "#### Incomplete Sensitivity Lists (Verilog issue fixed by always_comb)\n",
    "\n",
    "```systemverilog\n",
    "// Old Verilog style - error prone\n",
    "always @(a, b) begin  // Forgot 'c' in sensitivity list!\n",
    "    y = a & b;\n",
    "    z = y | c;        // 'z' won't update when 'c' changes\n",
    "end\n",
    "\n",
    "// SystemVerilog solution - automatic sensitivity\n",
    "always_comb begin\n",
    "    y = a & b;\n",
    "    z = y | c;        // Automatically sensitive to a, b, and c\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0254e2cc",
   "metadata": {},
   "source": [
    "#### Process Control and Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0d5e3154",
   "metadata": {},
   "source": [
    "#### Multiple Clock Domains\n",
    "\n",
    "```systemverilog\n",
    "module dual_clock_design (\n",
    "    input  logic clk1, clk2,\n",
    "    input  logic rst_n,\n",
    "    input  logic data_in,\n",
    "    output logic data_out\n",
    ");\n",
    "\n",
    "logic ff1, ff2;\n",
    "\n",
    "// Clock domain 1\n",
    "always_ff @(posedge clk1 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff1 <= 1'b0;\n",
    "    else\n",
    "        ff1 <= data_in;\n",
    "end\n",
    "\n",
    "// Clock domain 2\n",
    "always_ff @(posedge clk2 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff2 <= 1'b0;\n",
    "    else\n",
    "        ff2 <= ff1;  // Potential metastability issue!\n",
    "end\n",
    "\n",
    "assign data_out = ff2;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d986a150",
   "metadata": {},
   "source": [
    "#### Generate Blocks with Always Blocks\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_register #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter STAGES = 4\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] pipe_reg [STAGES-1:0];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < STAGES; i++) begin : pipe_stage\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n) begin\n",
    "                pipe_reg[i] <= '0;\n",
    "            end else begin\n",
    "                if (i == 0)\n",
    "                    pipe_reg[i] <= data_in;\n",
    "                else\n",
    "                    pipe_reg[i] <= pipe_reg[i-1];\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = pipe_reg[STAGES-1];\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3b6b715b",
   "metadata": {},
   "source": [
    "### Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f98d8f5e",
   "metadata": {},
   "source": [
    "#### Design Guidelines\n",
    "\n",
    "1. **Use appropriate always block types**:\n",
    "   - `always_comb` for combinational logic\n",
    "   - `always_ff` for sequential logic\n",
    "   - Avoid `always_latch` unless specifically needed\n",
    "\n",
    "2. **Assignment types**:\n",
    "   - Blocking (=) in `always_comb`\n",
    "   - Non-blocking (<=) in `always_ff`\n",
    "   - Never mix both types in the same block\n",
    "\n",
    "3. **Reset strategy**:\n",
    "   - Use asynchronous reset for critical paths\n",
    "   - Consider synchronous reset for better timing\n",
    "   - Initialize all registers consistently\n",
    "\n",
    "4. **Avoid common mistakes**:\n",
    "   - Incomplete case statements\n",
    "   - Inferred latches from incomplete if-else chains\n",
    "   - Multiple drivers to same signal"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e180cc40",
   "metadata": {},
   "source": [
    "#### Code Style Example\n",
    "\n",
    "```systemverilog\n",
    "module good_style_example (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic [7:0] data_in,\n",
    "    input  logic       enable,\n",
    "    output logic [7:0] data_out,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "// Sequential logic - use always_ff with non-blocking\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        data_out <= 8'b0;\n",
    "        valid    <= 1'b0;\n",
    "    end else if (enable) begin\n",
    "        data_out <= data_in;\n",
    "        valid    <= 1'b1;\n",
    "    end else begin\n",
    "        valid    <= 1'b0;\n",
    "        // data_out retains its value\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4add6067",
   "metadata": {},
   "source": [
    "### Summary\n",
    "\n",
    "Always blocks are the cornerstone of behavioral modeling in SystemVerilog. The three specialized types (`always_comb`, `always_ff`, `always_latch`) provide clear intent and help prevent common coding errors. Understanding when to use blocking vs. non-blocking assignments is crucial for creating hardware that behaves as intended. Following the best practices outlined in this chapter will lead to more reliable, synthesizable, and maintainable code.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7256d3f5",
   "metadata": {},
   "source": [
    "### Key Takeaways\n",
    "\n",
    "- Use `always_comb` for combinational logic with blocking assignments (=)\n",
    "- Use `always_ff` for sequential logic with non-blocking assignments (<=)\n",
    "- Avoid `always_latch` unless specifically required\n",
    "- Be consistent with reset strategies\n",
    "- Understand race conditions and how to avoid them\n",
    "- Always consider the hardware implications of your code"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c73b62e6",
   "metadata": {},
   "source": [
    "# SystemVerilog Always Blocks and Processes - Example Index"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2575b3db",
   "metadata": {},
   "source": [
    "## always_comb for Combinational Logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afe44930",
   "metadata": {},
   "source": [
    "#### Basic Logic Gates\n",
    "Simple AND, OR, XOR, NAND gates demonstrating basic combinational behavior"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "24b7e29a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// basic_logic_gates.sv\n",
       "module basic_logic_gates (\n",
       "    input  logic a,        // First input\n",
       "    input  logic b,        // Second input\n",
       "    output logic and_out,  // AND gate output\n",
       "    output logic or_out,   // OR gate output  \n",
       "    output logic xor_out,  // XOR gate output\n",
       "    output logic nand_out  // NAND gate output\n",
       ");\n",
       "\n",
       "    // Combinational logic assignments\n",
       "    assign and_out  = a & b;   // AND gate\n",
       "    assign or_out   = a | b;   // OR gate\n",
       "    assign xor_out  = a ^ b;   // XOR gate\n",
       "    assign nand_out = ~(a & b); // NAND gate (inverted AND)\n",
       "\n",
       "    // Display gate outputs whenever inputs change\n",
       "    always_comb begin\n",
       "        $display(\n",
       "            \"Inputs: a=%b, b=%b | Outputs: AND=%b, OR=%b, XOR=%b, NAND=%b\", \n",
       "            a, b, and_out, or_out, xor_out, nand_out);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// basic_logic_gates_testbench.sv\n",
       "module logic_gates_testbench;\n",
       "\n",
       "    // Test signals\n",
       "    logic test_a, test_b;\n",
       "    logic result_and, result_or, result_xor, result_nand;\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    basic_logic_gates DUT (\n",
       "        .a(test_a),\n",
       "        .b(test_b),\n",
       "        .and_out(result_and),\n",
       "        .or_out(result_or),\n",
       "        .xor_out(result_xor),\n",
       "        .nand_out(result_nand)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"basic_logic_gates_testbench.vcd\");\n",
       "        $dumpvars(0, basic_logic_gates_testbench);\n",
       "        \n",
       "        $display(\"=== Basic Logic Gates Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test all input combinations (truth table)\n",
       "        $display(\"Testing all 2-input combinations:\");\n",
       "        \n",
       "        // Test case 1: 00\n",
       "        test_a = 1'b0; test_b = 1'b0;\n",
       "        #10;\n",
       "        \n",
       "        // Test case 2: 01  \n",
       "        test_a = 1'b0; test_b = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        // Test case 3: 10\n",
       "        test_a = 1'b1; test_b = 1'b0;\n",
       "        #10;\n",
       "        \n",
       "        // Test case 4: 11\n",
       "        test_a = 1'b1; test_b = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Truth Table Complete ===\");\n",
       "        $display(\"AND: outputs 1 only when both inputs are 1\");\n",
       "        $display(\"OR:  outputs 1 when at least one input is 1\");\n",
       "        $display(\"XOR: outputs 1 when inputs are different\");\n",
       "        $display(\"NAND: outputs 0 only when both inputs are 1 (inverted AND)\");\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Inputs: a=0, b=1 | Outputs: AND=0, OR=1, XOR=1, NAND=1\n",
      "Inputs: a=1, b=0 | Outputs: AND=0, OR=1, XOR=1, NAND=1\n",
      "Inputs: a=1, b=0 | Outputs: AND=0, OR=1, XOR=1, NAND=1\n",
      "Inputs: a=1, b=1 | Outputs: AND=1, OR=1, XOR=0, NAND=0\n",
      "Inputs: a=1, b=1 | Outputs: AND=1, OR=1, XOR=0, NAND=0\n",
      "\n",
      "=== Truth Table Complete ===\n",
      "AND: outputs 1 only when both inputs are 1\n",
      "OR:  outputs 1 when at least one input is 1\n",
      "XOR: outputs 1 when inputs are different\n",
      "NAND: outputs 0 only when both inputs are 1 (inverted AND)\n",
      "- basic_logic_gates_testbench.sv:52: Verilog $finish\n",
      "Inputs: a=1, b=1 | Outputs: AND=1, OR=1, XOR=0, NAND=0\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_1__basic_logic_gates/obj_dir directory...\n",
      "Chapter_6_examples/example_1__basic_logic_gates/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_1__basic_logic_gates/\"\n",
    "files = [\"basic_logic_gates.sv\", \"basic_logic_gates_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1caa6ab8",
   "metadata": {},
   "source": [
    "#### Decoder (3-to-8)\n",
    "Address decoder that converts 3-bit input to 8 one-hot outputs with enable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "9680facc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// address_decoder_3to8.sv\n",
       "module address_decoder_3to8 (\n",
       "    input  logic [2:0] address,    // 3-bit address input (0-7)\n",
       "    input  logic       enable,     // Active high enable signal\n",
       "    output logic [7:0] decoded_out // 8-bit one-hot output\n",
       ");\n",
       "\n",
       "    // Address decoder logic using case statement\n",
       "    always_comb begin\n",
       "        if (enable) begin\n",
       "            case (address)\n",
       "                3'b000: decoded_out = 8'b00000001; // Address 0 -> bit 0\n",
       "                3'b001: decoded_out = 8'b00000010; // Address 1 -> bit 1\n",
       "                3'b010: decoded_out = 8'b00000100; // Address 2 -> bit 2\n",
       "                3'b011: decoded_out = 8'b00001000; // Address 3 -> bit 3\n",
       "                3'b100: decoded_out = 8'b00010000; // Address 4 -> bit 4\n",
       "                3'b101: decoded_out = 8'b00100000; // Address 5 -> bit 5\n",
       "                3'b110: decoded_out = 8'b01000000; // Address 6 -> bit 6\n",
       "                3'b111: decoded_out = 8'b10000000; // Address 7 -> bit 7\n",
       "                default: decoded_out = 8'b00000000; // Should never happen\n",
       "            endcase\n",
       "        end else begin\n",
       "            // All outputs disabled when enable is low\n",
       "            decoded_out = 8'b00000000; \n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Display decoder operation\n",
       "    always_comb begin\n",
       "        if (enable) begin\n",
       "            $display(\n",
       "                \"Address Decoder: Enable=%b, Address=%3b (%0d) -> %8b\", \n",
       "                enable, address, address, decoded_out);\n",
       "        end else begin\n",
       "            $display(\n",
       "                \"Address Decoder: Enable=%b -> All outputs disabled\", \n",
       "                enable);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// address_decoder_3to8_testbench.sv\n",
       "module address_decoder_testbench;\n",
       "\n",
       "    // Test signals\n",
       "    logic [2:0] test_address;\n",
       "    logic       test_enable;\n",
       "    logic [7:0] decoded_outputs;\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    address_decoder_3to8 DUT (\n",
       "        .address(test_address),\n",
       "        .enable(test_enable),\n",
       "        .decoded_out(decoded_outputs)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"address_decoder_3to8_testbench.vcd\");\n",
       "        $dumpvars(0, address_decoder_3to8_testbench);\n",
       "        \n",
       "        $display(\"=== 3-to-8 Address Decoder Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test 1: Decoder disabled (enable = 0)\n",
       "        $display(\"Test 1: Testing with Enable = 0 (decoder disabled)\");\n",
       "        test_enable = 1'b0;\n",
       "        \n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            test_address = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 2: Decoder enabled, test all addresses\n",
       "        $display(\"Test 2: Testing with Enable = 1 (decoder enabled)\");\n",
       "        test_enable = 1'b1;\n",
       "        \n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            test_address = i[2:0];\n",
       "            #10;\n",
       "            \n",
       "            // Verify one-hot encoding\n",
       "            if ($countones(decoded_outputs) == 1) begin\n",
       "                $display(\"Address %0d correctly decoded to one-hot\", i);\n",
       "            end else begin\n",
       "                $display(\"ERROR: Address %0d not one-hot output!\", i);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 3: Enable/disable transitions\n",
       "        $display(\"Test 3: Testing enable/disable transitions\");\n",
       "        test_address = 3'b101; // Address 5\n",
       "        \n",
       "        $display(\"Setting address to 5, then toggling enable...\");\n",
       "        test_enable = 1'b1;\n",
       "        #10;\n",
       "        test_enable = 1'b0;\n",
       "        #10;\n",
       "        test_enable = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Address Decoder Test Complete ===\");\n",
       "        $display(\"One-hot encoding: Only one output bit high per address\");\n",
       "        $display(\"Enable control: All outputs 0 when enable is low\");\n",
       "        $display(\"Address range: 3-bit input covers addresses 0-7\");\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Monitor for any unexpected behavior\n",
       "    always @(decoded_outputs) begin\n",
       "        if (test_enable && ($countones(decoded_outputs) != 1)) begin\n",
       "            $display(\"WARNING: Non one-hot output detected when enabled!\");\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== 3-to-8 Address Decoder Test ===\n",
      "\n",
      "Test 1: Testing with Enable = 0 (decoder disabled)\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "\n",
      "Test 2: Testing with Enable = 1 (decoder enabled)\n",
      "Address Decoder: Enable=1, Address=000 (0) -> 00000001\n",
      "Address Decoder: Enable=1, Address=000 (0) -> 00000001\n",
      "Address 0 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=001 (1) -> 00000010\n",
      "Address Decoder: Enable=1, Address=001 (1) -> 00000010\n",
      "Address 1 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=010 (2) -> 00000100\n",
      "Address Decoder: Enable=1, Address=010 (2) -> 00000100\n",
      "Address 2 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=011 (3) -> 00001000\n",
      "Address Decoder: Enable=1, Address=011 (3) -> 00001000\n",
      "Address 3 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=100 (4) -> 00010000\n",
      "Address Decoder: Enable=1, Address=100 (4) -> 00010000\n",
      "Address 4 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "Address 5 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=110 (6) -> 01000000\n",
      "Address Decoder: Enable=1, Address=110 (6) -> 01000000\n",
      "Address 6 correctly decoded to one-hot\n",
      "Address Decoder: Enable=1, Address=111 (7) -> 10000000\n",
      "Address Decoder: Enable=1, Address=111 (7) -> 10000000\n",
      "Address 7 correctly decoded to one-hot\n",
      "\n",
      "Test 3: Testing enable/disable transitions\n",
      "Setting address to 5, then toggling enable...\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=0 -> All outputs disabled\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "\n",
      "=== Address Decoder Test Complete ===\n",
      "One-hot encoding: Only one output bit high per address\n",
      "Enable control: All outputs 0 when enable is low\n",
      "Address range: 3-bit input covers addresses 0-7\n",
      "- address_decoder_3to8_testbench.sv:71: Verilog $finish\n",
      "Address Decoder: Enable=1, Address=101 (5) -> 00100000\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_2__address_decoder/obj_dir directory...\n",
      "Chapter_6_examples/example_2__address_decoder/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_2__address_decoder/\"\n",
    "files = [\"address_decoder_3to8.sv\", \"address_decoder_3to8_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d9d74dfa",
   "metadata": {},
   "source": [
    "#### Encoder (8-to-3 Binary)\n",
    "Priority encoder that converts 8-bit input to 3-bit binary output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "79444e30",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// priority_encoder_8to3.sv\n",
       "module priority_encoder_8to3 (\n",
       "    input  logic [7:0] data_in,     // 8-bit input data\n",
       "    output logic [2:0] encoded_out, // 3-bit encoded output\n",
       "    output logic       valid_out    // Valid signal (any input active)\n",
       ");\n",
       "\n",
       "    // Priority encoder logic - highest bit wins\n",
       "    always_comb begin\n",
       "        if (data_in[7]) begin\n",
       "            encoded_out = 3'b111;       // Input 7 has highest priority\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[6]) begin\n",
       "            encoded_out = 3'b110;       // Input 6\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[5]) begin\n",
       "            encoded_out = 3'b101;       // Input 5\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[4]) begin\n",
       "            encoded_out = 3'b100;       // Input 4\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[3]) begin\n",
       "            encoded_out = 3'b011;       // Input 3\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[2]) begin\n",
       "            encoded_out = 3'b010;       // Input 2\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[1]) begin\n",
       "            encoded_out = 3'b001;       // Input 1\n",
       "            valid_out = 1'b1;\n",
       "        end else if (data_in[0]) begin\n",
       "            encoded_out = 3'b000;       // Input 0 (lowest priority)\n",
       "            valid_out = 1'b1;\n",
       "        end else begin\n",
       "            encoded_out = 3'b000;       // No inputs active\n",
       "            valid_out = 1'b0;\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Display encoder operation\n",
       "    always_comb begin\n",
       "        if (valid_out) begin\n",
       "            $display(\n",
       "                \"Priority Encoder: Input=%8b -> Encoded=%3b (%0d), Valid=%b\", \n",
       "                data_in, encoded_out, encoded_out, valid_out);\n",
       "            $display();\n",
       "        end else begin\n",
       "            $display(\n",
       "                \"Priority Encoder: Input=%8b -> No valid input (Valid=%b)\", \n",
       "                data_in, valid_out);\n",
       "            $display();\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// priority_encoder_8to3_testbench.sv\n",
       "module priority_encoder_8to3_testbench;\n",
       "\n",
       "    // Test signals\n",
       "    logic [7:0] test_data_in;\n",
       "    logic [2:0] encoded_result;\n",
       "    logic       valid_result;\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    priority_encoder_8to3 DUT (\n",
       "        .data_in(test_data_in),\n",
       "        .encoded_out(encoded_result),\n",
       "        .valid_out(valid_result)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"priority_encoder_8to3_testbench.vcd\");\n",
       "        $dumpvars(0, priority_encoder_8to3_testbench);\n",
       "        \n",
       "        $display(\"=== 8-to-3 Priority Encoder Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test 1: No inputs active\n",
       "        $display(\"Test 1: No inputs active\");\n",
       "        test_data_in = 8'b00000000;\n",
       "        #10;\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 2: Single bit tests (test each priority level)\n",
       "        $display(\"Test 2: Testing each input individually\");\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            test_data_in = 8'b00000001 << i;\n",
       "            #10;\n",
       "            \n",
       "            // Verify correct encoding\n",
       "            if (valid_result && (encoded_result == i[2:0])) begin\n",
       "                $display(\"Input bit %0d correctly encoded\", i);\n",
       "            end else begin\n",
       "                $display(\"ERROR: Input bit %0d encoding failed!\", i);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 3: Priority tests (multiple bits active)\n",
       "        $display(\"Test 3: Testing priority behavior\");\n",
       "        \n",
       "        // High priority wins over low priority\n",
       "        test_data_in = 8'b10000001; // Bit 7 and 0 active\n",
       "        #10;\n",
       "        if (encoded_result == 3'b111) begin\n",
       "            $display(\"Bit 7 correctly wins over bit 0\");\n",
       "        end else begin\n",
       "            $display(\"ERROR: Priority not working correctly!\");\n",
       "        end\n",
       "        \n",
       "        // Middle priority test\n",
       "        test_data_in = 8'b00101010; // Bits 5, 3, 1 active\n",
       "        #10;\n",
       "        if (encoded_result == 3'b101) begin\n",
       "            $display(\"Bit 5 correctly wins over bits 3,1\");\n",
       "        end else begin\n",
       "            $display(\"ERROR: Middle priority test failed!\");\n",
       "        end\n",
       "        \n",
       "        // All bits active (highest should win)\n",
       "        test_data_in = 8'b11111111;\n",
       "        #10;\n",
       "        if (encoded_result == 3'b111) begin\n",
       "            $display(\"Bit 7 correctly wins when all bits active\");\n",
       "        end else begin\n",
       "            $display(\"ERROR: All bits test failed!\");\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 4: Random priority patterns\n",
       "        $display(\"Test 4: Testing various priority patterns\");\n",
       "        \n",
       "        test_data_in = 8'b01100000; // Bits 6,5 active -> 6 wins\n",
       "        #10;\n",
       "        \n",
       "        test_data_in = 8'b00011100; // Bits 4,3,2 active -> 4 wins\n",
       "        #10;\n",
       "        \n",
       "        test_data_in = 8'b00000110; // Bits 2,1 active -> 2 wins\n",
       "        #10;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Priority Encoder Test Complete ===\");\n",
       "        $display(\"Priority order: Bit 7 (highest) down to Bit 0 (lowest)\");\n",
       "        $display(\"Valid signal: Indicates at least one input is active\");\n",
       "        $display(\"Encoding: Highest priority active input -> binary output\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Monitor for unexpected behavior\n",
       "    always @(test_data_in) begin\n",
       "        if (test_data_in != 8'b00000000 && !valid_result) begin\n",
       "            $display(\"WARNING: Valid should be high when inputs are active!\");\n",
       "        end\n",
       "        if (test_data_in == 8'b00000000 && valid_result) begin\n",
       "            $display(\"WARNING: Valid should be low when no inputs active!\");\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== 8-to-3 Priority Encoder Test ===\n",
      "\n",
      "Test 1: No inputs active\n",
      "Priority Encoder: Input=00000000 -> No valid input (Valid=0)\n",
      "\n",
      "\n",
      "Test 2: Testing each input individually\n",
      "Priority Encoder: Input=00000001 -> Encoded=000 (0), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000001 -> Encoded=000 (0), Valid=1\n",
      "\n",
      "Input bit 0 correctly encoded\n",
      "Priority Encoder: Input=00000010 -> Encoded=001 (1), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000010 -> Encoded=001 (1), Valid=1\n",
      "\n",
      "Input bit 1 correctly encoded\n",
      "Priority Encoder: Input=00000100 -> Encoded=010 (2), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000100 -> Encoded=010 (2), Valid=1\n",
      "\n",
      "Input bit 2 correctly encoded\n",
      "Priority Encoder: Input=00001000 -> Encoded=011 (3), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00001000 -> Encoded=011 (3), Valid=1\n",
      "\n",
      "Input bit 3 correctly encoded\n",
      "Priority Encoder: Input=00010000 -> Encoded=100 (4), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00010000 -> Encoded=100 (4), Valid=1\n",
      "\n",
      "Input bit 4 correctly encoded\n",
      "Priority Encoder: Input=00100000 -> Encoded=101 (5), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00100000 -> Encoded=101 (5), Valid=1\n",
      "\n",
      "Input bit 5 correctly encoded\n",
      "Priority Encoder: Input=01000000 -> Encoded=110 (6), Valid=1\n",
      "\n",
      "Priority Encoder: Input=01000000 -> Encoded=110 (6), Valid=1\n",
      "\n",
      "Input bit 6 correctly encoded\n",
      "Priority Encoder: Input=10000000 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Priority Encoder: Input=10000000 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Input bit 7 correctly encoded\n",
      "\n",
      "Test 3: Testing priority behavior\n",
      "Priority Encoder: Input=10000001 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Priority Encoder: Input=10000001 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Bit 7 correctly wins over bit 0\n",
      "Priority Encoder: Input=00101010 -> Encoded=101 (5), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00101010 -> Encoded=101 (5), Valid=1\n",
      "\n",
      "Bit 5 correctly wins over bits 3,1\n",
      "Priority Encoder: Input=11111111 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Priority Encoder: Input=11111111 -> Encoded=111 (7), Valid=1\n",
      "\n",
      "Bit 7 correctly wins when all bits active\n",
      "\n",
      "Test 4: Testing various priority patterns\n",
      "Priority Encoder: Input=01100000 -> Encoded=110 (6), Valid=1\n",
      "\n",
      "Priority Encoder: Input=01100000 -> Encoded=110 (6), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00011100 -> Encoded=100 (4), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00011100 -> Encoded=100 (4), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000110 -> Encoded=010 (2), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000110 -> Encoded=010 (2), Valid=1\n",
      "\n",
      "\n",
      "=== Priority Encoder Test Complete ===\n",
      "Priority order: Bit 7 (highest) down to Bit 0 (lowest)\n",
      "Valid signal: Indicates at least one input is active\n",
      "Encoding: Highest priority active input -> binary output\n",
      "\n",
      "- priority_encoder_8to3_testbench.sv:98: Verilog $finish\n",
      "Priority Encoder: Input=00000110 -> Encoded=010 (2), Valid=1\n",
      "\n",
      "Priority Encoder: Input=00000110 -> Encoded=010 (2), Valid=1\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_3__priority_encoder/obj_dir directory...\n",
      "Chapter_6_examples/example_3__priority_encoder/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_3__priority_encoder/\"\n",
    "files = [\"priority_encoder_8to3.sv\", \"priority_encoder_8to3_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "68665182",
   "metadata": {},
   "source": [
    "#### Barrel Shifter\n",
    "Combinational shifter that can shift/rotate data by variable amounts"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "20a6bbc5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// combinational_shifter.sv\n",
       "module combinational_shifter (\n",
       "    input  logic [7:0] data_in,     // 8-bit input data\n",
       "    input  logic [2:0] shift_amt,   // 3-bit shift amount (0-7)\n",
       "    input  logic [1:0] shift_op,    // 2-bit operation select\n",
       "    output logic [7:0] data_out     // 8-bit shifted output\n",
       ");\n",
       "\n",
       "    // Operation encoding:\n",
       "    // 00: Logical shift left (LSL)\n",
       "    // 01: Logical shift right (LSR)\n",
       "    // 10: Arithmetic shift right (ASR)\n",
       "    // 11: Rotate right (ROR)\n",
       "\n",
       "    always_comb begin\n",
       "        case (shift_op)\n",
       "            2'b00: begin // Logical shift left\n",
       "                data_out = data_in << shift_amt;\n",
       "            end\n",
       "            \n",
       "            2'b01: begin // Logical shift right\n",
       "                data_out = data_in >> shift_amt;\n",
       "            end\n",
       "            \n",
       "            2'b10: begin // Arithmetic shift right (sign extend)\n",
       "                data_out = $signed(data_in) >>> shift_amt;\n",
       "            end\n",
       "            \n",
       "            2'b11: begin // Rotate right\n",
       "                case (shift_amt)\n",
       "                    3'd0: data_out = data_in;\n",
       "                    3'd1: data_out = {data_in[0], data_in[7:1]};\n",
       "                    3'd2: data_out = {data_in[1:0], data_in[7:2]};\n",
       "                    3'd3: data_out = {data_in[2:0], data_in[7:3]};\n",
       "                    3'd4: data_out = {data_in[3:0], data_in[7:4]};\n",
       "                    3'd5: data_out = {data_in[4:0], data_in[7:5]};\n",
       "                    3'd6: data_out = {data_in[5:0], data_in[7:6]};\n",
       "                    3'd7: data_out = {data_in[6:0], data_in[7]};\n",
       "                endcase\n",
       "            end\n",
       "            \n",
       "            default: data_out = data_in; // Pass through\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "    // Display shifter operation\n",
       "    always_comb begin\n",
       "        case (shift_op)\n",
       "            2'b00: $display(\"Shifter: LSL %8b << %0d = %8b\", \n",
       "                           data_in, shift_amt, data_out);\n",
       "            2'b01: $display(\"Shifter: LSR %8b >> %0d = %8b\", \n",
       "                           data_in, shift_amt, data_out);\n",
       "            2'b10: $display(\"Shifter: ASR %8b >>> %0d = %8b\", \n",
       "                           data_in, shift_amt, data_out);\n",
       "            2'b11: $display(\"Shifter: ROR %8b rotate %0d = %8b\", \n",
       "                           data_in, shift_amt, data_out);\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// combinational_shifter_testbench.sv\n",
       "module shifter_testbench;\n",
       "\n",
       "    // Test signals\n",
       "    logic [7:0] test_data;\n",
       "    logic [2:0] test_shift_amt;\n",
       "    logic [1:0] test_shift_op;\n",
       "    logic [7:0] shifted_result;\n",
       "\n",
       "    // Operation names for display\n",
       "    string op_names[4] = '{\"LSL\", \"LSR\", \"ASR\", \"ROR\"};\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    combinational_shifter DUT (\n",
       "        .data_in(test_data),\n",
       "        .shift_amt(test_shift_amt),\n",
       "        .shift_op(test_shift_op),\n",
       "        .data_out(shifted_result)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"shifter_testbench.vcd\");\n",
       "        $dumpvars(0, shifter_testbench);\n",
       "        \n",
       "        $display(\"=== Combinational Shifter Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Test 1: Logical shift left (LSL)\n",
       "        $display(\"Test 1: Logical Shift Left (LSL)\");\n",
       "        test_data = 8'b10110011;\n",
       "        test_shift_op = 2'b00; // LSL\n",
       "        \n",
       "        for (int i = 0; i <= 4; i++) begin\n",
       "            test_shift_amt = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 2: Logical shift right (LSR)\n",
       "        $display(\"Test 2: Logical Shift Right (LSR)\");\n",
       "        test_data = 8'b10110011;\n",
       "        test_shift_op = 2'b01; // LSR\n",
       "        \n",
       "        for (int i = 0; i <= 4; i++) begin\n",
       "            test_shift_amt = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 3: Arithmetic shift right (ASR)\n",
       "        $display(\"Test 3: Arithmetic Shift Right (ASR) - Negative number\");\n",
       "        test_data = 8'b11010110; // Negative in 2's complement\n",
       "        test_shift_op = 2'b10; // ASR\n",
       "        \n",
       "        for (int i = 0; i <= 4; i++) begin\n",
       "            test_shift_amt = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 4: ASR with positive number\n",
       "        $display(\"Test 4: Arithmetic Shift Right (ASR) - Positive number\");\n",
       "        test_data = 8'b01010110; // Positive number\n",
       "        test_shift_op = 2'b10; // ASR\n",
       "        \n",
       "        for (int i = 0; i <= 3; i++) begin\n",
       "            test_shift_amt = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 5: Rotate right (ROR)\n",
       "        $display(\"Test 5: Rotate Right (ROR)\");\n",
       "        test_data = 8'b10110001;\n",
       "        test_shift_op = 2'b11; // ROR\n",
       "        \n",
       "        for (int i = 0; i <= 7; i++) begin\n",
       "            test_shift_amt = i[2:0];\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test 6: Edge cases\n",
       "        $display(\"Test 6: Edge cases\");\n",
       "        \n",
       "        // All zeros\n",
       "        test_data = 8'b00000000;\n",
       "        test_shift_op = 2'b00; // LSL\n",
       "        test_shift_amt = 3'd3;\n",
       "        #10;\n",
       "        \n",
       "        // All ones\n",
       "        test_data = 8'b11111111;\n",
       "        test_shift_op = 2'b01; // LSR\n",
       "        test_shift_amt = 3'd2;\n",
       "        #10;\n",
       "        \n",
       "        // Maximum shift\n",
       "        test_data = 8'b10101010;\n",
       "        test_shift_op = 2'b00; // LSL\n",
       "        test_shift_amt = 3'd7;\n",
       "        #10;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Shifter Test Complete ===\");\n",
       "        $display(\"LSL: Logical shift left - zeros fill from right\");\n",
       "        $display(\"LSR: Logical shift right - zeros fill from left\");\n",
       "        $display(\"ASR: Arithmetic shift right - sign bit extends\");\n",
       "        $display(\"ROR: Rotate right - bits wrap around\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Function to verify LSL operation\n",
       "    function logic [7:0] expected_lsl(logic [7:0] data, logic [2:0] amt);\n",
       "        return data << amt;\n",
       "    endfunction\n",
       "\n",
       "    // Function to verify LSR operation\n",
       "    function logic [7:0] expected_lsr(logic [7:0] data, logic [2:0] amt);\n",
       "        return data >> amt;\n",
       "    endfunction\n",
       "\n",
       "    // Function to verify ASR operation\n",
       "    function logic [7:0] expected_asr(logic [7:0] data, logic [2:0] amt);\n",
       "        return $signed(data) >>> amt;\n",
       "    endfunction\n",
       "\n",
       "    // Function to verify ROR operation\n",
       "    function logic [7:0] expected_ror(logic [7:0] data, logic [2:0] amt);\n",
       "        case (amt)\n",
       "            3'd0: return data;\n",
       "            3'd1: return {data[0], data[7:1]};\n",
       "            3'd2: return {data[1:0], data[7:2]};\n",
       "            3'd3: return {data[2:0], data[7:3]};\n",
       "            3'd4: return {data[3:0], data[7:4]};\n",
       "            3'd5: return {data[4:0], data[7:5]};\n",
       "            3'd6: return {data[5:0], data[7:6]};\n",
       "            3'd7: return {data[6:0], data[7]};\n",
       "        endcase\n",
       "    endfunction\n",
       "\n",
       "    // Monitor and verify all operations\n",
       "    always @(shifted_result) begin\n",
       "        #1; // Small delay for display\n",
       "        case (test_shift_op)\n",
       "            2'b00: begin // LSL verification\n",
       "                if (shifted_result == expected_lsl(test_data, test_shift_amt)) begin\n",
       "                    $display(\"LSL verification passed\");\n",
       "                end else begin\n",
       "                    $display(\n",
       "                        \"LSL verification failed! Expected: %8b, Got: %8b\", \n",
       "                        expected_lsl(test_data, test_shift_amt),\n",
       "                        shifted_result);\n",
       "                end\n",
       "            end\n",
       "            2'b01: begin // LSR verification\n",
       "                if (shifted_result == expected_lsr(test_data, test_shift_amt)) begin\n",
       "                    $display(\"LSR verification passed\");\n",
       "                end else begin\n",
       "                    $display(\n",
       "                        \"LSR verification failed! Expected: %8b, Got: %8b\", \n",
       "                        expected_lsr(test_data, test_shift_amt),\n",
       "                        shifted_result);\n",
       "                end\n",
       "            end\n",
       "            2'b10: begin // ASR verification\n",
       "                if (shifted_result == expected_asr(test_data, test_shift_amt)) begin\n",
       "                    $display(\"ASR verification passed\");\n",
       "                end else begin\n",
       "                    $display(\n",
       "                        \"ASR verification failed! Expected: %8b, Got: %8b\", \n",
       "                        expected_asr(test_data, test_shift_amt),\n",
       "                        shifted_result);\n",
       "                end\n",
       "            end\n",
       "            2'b11: begin // ROR verification\n",
       "                if (shifted_result == expected_ror(test_data, test_shift_amt)) begin\n",
       "                    $display(\"ROR verification passed\");\n",
       "                end else begin\n",
       "                    $display(\n",
       "                        \"ROR verification failed! Expected: %8b, Got: %8b\", \n",
       "                        expected_ror(test_data, test_shift_amt),\n",
       "                        shifted_result);\n",
       "                end\n",
       "            end\n",
       "            default: begin\n",
       "                $display(\"Unknown operation: %2b\", test_shift_op);\n",
       "            end\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Combinational Shifter Test ===\n",
      "\n",
      "Test 1: Logical Shift Left (LSL)\n",
      "Shifter: LSL 10110011 << 0 = 10110011\n",
      "Shifter: LSL 10110011 << 1 = 01100110\n",
      "Shifter: LSL 10110011 << 1 = 01100110\n",
      "LSL verification passed\n",
      "Shifter: LSL 10110011 << 1 = 01100110\n",
      "Shifter: LSL 10110011 << 1 = 01100110\n",
      "Shifter: LSL 10110011 << 2 = 11001100\n",
      "Shifter: LSL 10110011 << 2 = 11001100\n",
      "LSL verification passed\n",
      "Shifter: LSL 10110011 << 2 = 11001100\n",
      "Shifter: LSL 10110011 << 2 = 11001100\n",
      "Shifter: LSL 10110011 << 3 = 10011000\n",
      "Shifter: LSL 10110011 << 3 = 10011000\n",
      "LSL verification passed\n",
      "Shifter: LSL 10110011 << 3 = 10011000\n",
      "Shifter: LSL 10110011 << 3 = 10011000\n",
      "Shifter: LSL 10110011 << 4 = 00110000\n",
      "Shifter: LSL 10110011 << 4 = 00110000\n",
      "LSL verification passed\n",
      "Shifter: LSL 10110011 << 4 = 00110000\n",
      "Shifter: LSL 10110011 << 4 = 00110000\n",
      "\n",
      "Test 2: Logical Shift Right (LSR)\n",
      "Shifter: LSR 10110011 >> 0 = 10110011\n",
      "Shifter: LSR 10110011 >> 0 = 10110011\n",
      "LSR verification passed\n",
      "Shifter: LSR 10110011 >> 0 = 10110011\n",
      "Shifter: LSR 10110011 >> 0 = 10110011\n",
      "Shifter: LSR 10110011 >> 1 = 01011001\n",
      "Shifter: LSR 10110011 >> 1 = 01011001\n",
      "LSR verification passed\n",
      "Shifter: LSR 10110011 >> 1 = 01011001\n",
      "Shifter: LSR 10110011 >> 1 = 01011001\n",
      "Shifter: LSR 10110011 >> 2 = 00101100\n",
      "Shifter: LSR 10110011 >> 2 = 00101100\n",
      "LSR verification passed\n",
      "Shifter: LSR 10110011 >> 2 = 00101100\n",
      "Shifter: LSR 10110011 >> 2 = 00101100\n",
      "Shifter: LSR 10110011 >> 3 = 00010110\n",
      "Shifter: LSR 10110011 >> 3 = 00010110\n",
      "LSR verification passed\n",
      "Shifter: LSR 10110011 >> 3 = 00010110\n",
      "Shifter: LSR 10110011 >> 3 = 00010110\n",
      "Shifter: LSR 10110011 >> 4 = 00001011\n",
      "Shifter: LSR 10110011 >> 4 = 00001011\n",
      "LSR verification passed\n",
      "Shifter: LSR 10110011 >> 4 = 00001011\n",
      "Shifter: LSR 10110011 >> 4 = 00001011\n",
      "\n",
      "Test 3: Arithmetic Shift Right (ASR) - Negative number\n",
      "Shifter: ASR 11010110 >>> 0 = 11010110\n",
      "Shifter: ASR 11010110 >>> 0 = 11010110\n",
      "ASR verification passed\n",
      "Shifter: ASR 11010110 >>> 0 = 11010110\n",
      "Shifter: ASR 11010110 >>> 0 = 11010110\n",
      "Shifter: ASR 11010110 >>> 1 = 11101011\n",
      "Shifter: ASR 11010110 >>> 1 = 11101011\n",
      "ASR verification passed\n",
      "Shifter: ASR 11010110 >>> 1 = 11101011\n",
      "Shifter: ASR 11010110 >>> 1 = 11101011\n",
      "Shifter: ASR 11010110 >>> 2 = 11110101\n",
      "Shifter: ASR 11010110 >>> 2 = 11110101\n",
      "ASR verification passed\n",
      "Shifter: ASR 11010110 >>> 2 = 11110101\n",
      "Shifter: ASR 11010110 >>> 2 = 11110101\n",
      "Shifter: ASR 11010110 >>> 3 = 11111010\n",
      "Shifter: ASR 11010110 >>> 3 = 11111010\n",
      "ASR verification passed\n",
      "Shifter: ASR 11010110 >>> 3 = 11111010\n",
      "Shifter: ASR 11010110 >>> 3 = 11111010\n",
      "Shifter: ASR 11010110 >>> 4 = 11111101\n",
      "Shifter: ASR 11010110 >>> 4 = 11111101\n",
      "ASR verification passed\n",
      "Shifter: ASR 11010110 >>> 4 = 11111101\n",
      "Shifter: ASR 11010110 >>> 4 = 11111101\n",
      "\n",
      "Test 4: Arithmetic Shift Right (ASR) - Positive number\n",
      "Shifter: ASR 01010110 >>> 0 = 01010110\n",
      "Shifter: ASR 01010110 >>> 0 = 01010110\n",
      "ASR verification passed\n",
      "Shifter: ASR 01010110 >>> 0 = 01010110\n",
      "Shifter: ASR 01010110 >>> 0 = 01010110\n",
      "Shifter: ASR 01010110 >>> 1 = 00101011\n",
      "Shifter: ASR 01010110 >>> 1 = 00101011\n",
      "ASR verification passed\n",
      "Shifter: ASR 01010110 >>> 1 = 00101011\n",
      "Shifter: ASR 01010110 >>> 1 = 00101011\n",
      "Shifter: ASR 01010110 >>> 2 = 00010101\n",
      "Shifter: ASR 01010110 >>> 2 = 00010101\n",
      "ASR verification passed\n",
      "Shifter: ASR 01010110 >>> 2 = 00010101\n",
      "Shifter: ASR 01010110 >>> 2 = 00010101\n",
      "Shifter: ASR 01010110 >>> 3 = 00001010\n",
      "Shifter: ASR 01010110 >>> 3 = 00001010\n",
      "ASR verification passed\n",
      "Shifter: ASR 01010110 >>> 3 = 00001010\n",
      "Shifter: ASR 01010110 >>> 3 = 00001010\n",
      "\n",
      "Test 5: Rotate Right (ROR)\n",
      "Shifter: ROR 10110001 rotate 0 = 10110001\n",
      "Shifter: ROR 10110001 rotate 0 = 10110001\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 0 = 10110001\n",
      "Shifter: ROR 10110001 rotate 0 = 10110001\n",
      "Shifter: ROR 10110001 rotate 1 = 11011000\n",
      "Shifter: ROR 10110001 rotate 1 = 11011000\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 1 = 11011000\n",
      "Shifter: ROR 10110001 rotate 1 = 11011000\n",
      "Shifter: ROR 10110001 rotate 2 = 01101100\n",
      "Shifter: ROR 10110001 rotate 2 = 01101100\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 2 = 01101100\n",
      "Shifter: ROR 10110001 rotate 2 = 01101100\n",
      "Shifter: ROR 10110001 rotate 3 = 00110110\n",
      "Shifter: ROR 10110001 rotate 3 = 00110110\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 3 = 00110110\n",
      "Shifter: ROR 10110001 rotate 3 = 00110110\n",
      "Shifter: ROR 10110001 rotate 4 = 00011011\n",
      "Shifter: ROR 10110001 rotate 4 = 00011011\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 4 = 00011011\n",
      "Shifter: ROR 10110001 rotate 4 = 00011011\n",
      "Shifter: ROR 10110001 rotate 5 = 10001101\n",
      "Shifter: ROR 10110001 rotate 5 = 10001101\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 5 = 10001101\n",
      "Shifter: ROR 10110001 rotate 5 = 10001101\n",
      "Shifter: ROR 10110001 rotate 6 = 11000110\n",
      "Shifter: ROR 10110001 rotate 6 = 11000110\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 6 = 11000110\n",
      "Shifter: ROR 10110001 rotate 6 = 11000110\n",
      "Shifter: ROR 10110001 rotate 7 = 01100011\n",
      "Shifter: ROR 10110001 rotate 7 = 01100011\n",
      "ROR verification passed\n",
      "Shifter: ROR 10110001 rotate 7 = 01100011\n",
      "Shifter: ROR 10110001 rotate 7 = 01100011\n",
      "\n",
      "Test 6: Edge cases\n",
      "Shifter: LSL 00000000 << 3 = 00000000\n",
      "Shifter: LSL 00000000 << 3 = 00000000\n",
      "LSL verification passed\n",
      "Shifter: LSL 00000000 << 3 = 00000000\n",
      "Shifter: LSL 00000000 << 3 = 00000000\n",
      "Shifter: LSR 11111111 >> 2 = 00111111\n",
      "Shifter: LSR 11111111 >> 2 = 00111111\n",
      "LSR verification passed\n",
      "Shifter: LSR 11111111 >> 2 = 00111111\n",
      "Shifter: LSR 11111111 >> 2 = 00111111\n",
      "Shifter: LSL 10101010 << 7 = 00000000\n",
      "Shifter: LSL 10101010 << 7 = 00000000\n",
      "LSL verification passed\n",
      "Shifter: LSL 10101010 << 7 = 00000000\n",
      "Shifter: LSL 10101010 << 7 = 00000000\n",
      "\n",
      "=== Shifter Test Complete ===\n",
      "LSL: Logical shift left - zeros fill from right\n",
      "LSR: Logical shift right - zeros fill from left\n",
      "ASR: Arithmetic shift right - sign bit extends\n",
      "ROR: Rotate right - bits wrap around\n",
      "\n",
      "- combinational_shifter_testbench.sv:118: Verilog $finish\n",
      "Shifter: LSL 10101010 << 7 = 00000000\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_4__combinational_shifter/obj_dir directory...\n",
      "Chapter_6_examples/example_4__combinational_shifter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_4__combinational_shifter/\"\n",
    "files = [\"combinational_shifter.sv\", \"combinational_shifter_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e7e2901",
   "metadata": {},
   "source": [
    "#### Seven-Segment Display Driver\n",
    "BCD to seven-segment decoder for numeric display applications"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "b6488677",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bcd_seven_segment.sv\n",
       "// BCD to Seven-Segment Display Decoder\n",
       "// Converts 4-bit BCD input (0-9) to 7-segment display pattern\n",
       "\n",
       "module bcd_seven_segment (\n",
       "    input  logic [3:0] bcd_in,      // 4-bit BCD input (0-9)\n",
       "    output logic [6:0] segments     // 7-segment output [a,b,c,d,e,f,g]\n",
       ");\n",
       "\n",
       "    // Seven-segment display layout:\n",
       "    //  aaa\n",
       "    // f   b\n",
       "    // f   b\n",
       "    //  ggg\n",
       "    // e   c\n",
       "    // e   c\n",
       "    //  ddd\n",
       "    \n",
       "    // segments[6] = a, segments[5] = b, segments[4] = c, segments[3] = d\n",
       "    // segments[2] = e, segments[1] = f, segments[0] = g\n",
       "    // Active HIGH (1 = segment ON, 0 = segment OFF)\n",
       "\n",
       "    always_comb begin\n",
       "        case (bcd_in)\n",
       "            4'h0: segments = 7'b1111110; // Display \"0\" - all except g\n",
       "            4'h1: segments = 7'b0110000; // Display \"1\" - b,c only\n",
       "            4'h2: segments = 7'b1101101; // Display \"2\" - a,b,d,e,g\n",
       "            4'h3: segments = 7'b1111001; // Display \"3\" - a,b,c,d,g\n",
       "            4'h4: segments = 7'b0110011; // Display \"4\" - b,c,f,g\n",
       "            4'h5: segments = 7'b1011011; // Display \"5\" - a,c,d,f,g\n",
       "            4'h6: segments = 7'b1011111; // Display \"6\" - a,c,d,e,f,g\n",
       "            4'h7: segments = 7'b1110000; // Display \"7\" - a,b,c\n",
       "            4'h8: segments = 7'b1111111; // Display \"8\" - all segments\n",
       "            4'h9: segments = 7'b1111011; // Display \"9\" - a,b,c,d,f,g\n",
       "            default: segments = 7'b0000000; // Blank display for invalid BCD\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "    // Display decoder operation for simulation\n",
       "    always_comb begin\n",
       "        case (bcd_in)\n",
       "            4'h0: $display(\n",
       "                \"BCD Decoder: %h -> '0' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h1: $display(\n",
       "                \"BCD Decoder: %h -> '1' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h2: $display(\n",
       "                \"BCD Decoder: %h -> '2' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h3: $display(\n",
       "                \"BCD Decoder: %h -> '3' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h4: $display(\n",
       "                \"BCD Decoder: %h -> '4' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h5: $display(\n",
       "                \"BCD Decoder: %h -> '5' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h6: $display(\n",
       "                \"BCD Decoder: %h -> '6' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h7: $display(\n",
       "                \"BCD Decoder: %h -> '7' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h8: $display(\n",
       "                \"BCD Decoder: %h -> '8' (segments: %7b)\", bcd_in, segments);\n",
       "            4'h9: $display(\n",
       "                \"BCD Decoder: %h -> '9' (segments: %7b)\", bcd_in, segments);\n",
       "            default: $display(\n",
       "                \"BCD Decoder: %h -> BLANK (invalid BCD)\", bcd_in);\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bcd_seven_segment_testbench.sv\n",
       "module bcd_testbench;\n",
       "\n",
       "    // Test signals\n",
       "    logic [3:0] test_bcd;\n",
       "    logic [6:0] display_segments;\n",
       "\n",
       "    // Expected patterns for verification\n",
       "    logic [6:0] expected_patterns [0:9] = '{\n",
       "        7'b1111110, // 0\n",
       "        7'b0110000, // 1\n",
       "        7'b1101101, // 2\n",
       "        7'b1111001, // 3\n",
       "        7'b0110011, // 4\n",
       "        7'b1011011, // 5\n",
       "        7'b1011111, // 6\n",
       "        7'b1110000, // 7\n",
       "        7'b1111111, // 8\n",
       "        7'b1111011  // 9\n",
       "    };\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    bcd_seven_segment DUT (\n",
       "        .bcd_in(test_bcd),\n",
       "        .segments(display_segments)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"bcd_testbench.vcd\");\n",
       "        $dumpvars(0, bcd_testbench);\n",
       "        \n",
       "        $display(\"=== BCD to Seven-Segment Decoder Test ===\");\n",
       "        $display(\"Segment order: [a,b,c,d,e,f,g] (MSB to LSB)\");\n",
       "        $display(\"Display layout:\");\n",
       "        $display(\"  aaa  \");\n",
       "        $display(\" f   b \");\n",
       "        $display(\" f   b \");\n",
       "        $display(\"  ggg  \");\n",
       "        $display(\" e   c \");\n",
       "        $display(\" e   c \");\n",
       "        $display(\"  ddd  \");\n",
       "        $display();\n",
       "        \n",
       "        // Test all valid BCD inputs (0-9)\n",
       "        $display(\"Testing valid BCD inputs (0-9):\");\n",
       "        for (int i = 0; i <= 9; i++) begin\n",
       "            test_bcd = i[3:0];\n",
       "            #10;\n",
       "            \n",
       "            // Verify the output\n",
       "            if (display_segments == expected_patterns[i]) begin\n",
       "                $display(\" BCD %0d: PASS - Segments: %7b\", i, display_segments);\n",
       "            end else begin\n",
       "                $display(\" BCD %0d: FAIL - Expected: %7b, Got: %7b\", \n",
       "                        i, expected_patterns[i], display_segments);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Test invalid BCD inputs (10-15)\n",
       "        $display(\"Testing invalid BCD inputs (A-F):\");\n",
       "        for (int i = 10; i <= 15; i++) begin\n",
       "            test_bcd = i[3:0];\n",
       "            #10;\n",
       "            \n",
       "            if (display_segments == 7'b0000000) begin\n",
       "                $display(\" BCD %X: PASS - Blank display (segments: %7b)\", i, display_segments);\n",
       "            end else begin\n",
       "                $display(\" BCD %X: FAIL - Expected blank, Got: %7b\", i, display_segments);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        \n",
       "        // Visual representation test\n",
       "        $display(\"Visual representation of each digit:\");\n",
       "        for (int i = 0; i <= 9; i++) begin\n",
       "            test_bcd = i[3:0];\n",
       "            #10;\n",
       "            $display(\"Digit %0d:\", i);\n",
       "            display_seven_segment(display_segments);\n",
       "            $display();\n",
       "        end\n",
       "        \n",
       "        $display(\"=== BCD Decoder Test Complete ===\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Function to display seven-segment pattern visually\n",
       "    task display_seven_segment(logic [6:0] seg);\n",
       "        string a, b, c, d, e, f, g;\n",
       "        \n",
       "        // Convert segment bits to display characters\n",
       "        a = seg[6] ? \"###\" : \"   \";\n",
       "        b = seg[5] ? \"#\" : \" \";\n",
       "        c = seg[4] ? \"#\" : \" \";\n",
       "        d = seg[3] ? \"###\" : \"   \";\n",
       "        e = seg[2] ? \"#\" : \" \";\n",
       "        f = seg[1] ? \"#\" : \" \";\n",
       "        g = seg[0] ? \"###\" : \"   \";\n",
       "        \n",
       "        // Display the seven-segment pattern\n",
       "        $display(\" %s \", a);\n",
       "        $display(\"%s   %s\", f, b);\n",
       "        $display(\"%s   %s\", f, b);\n",
       "        $display(\" %s \", g);\n",
       "        $display(\"%s   %s\", e, c);\n",
       "        $display(\"%s   %s\", e, c);\n",
       "        $display(\" %s \", d);\n",
       "    endtask\n",
       "\n",
       "    // Monitor for any changes\n",
       "    always @(display_segments) begin\n",
       "        #1; // Small delay for clean display\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== BCD to Seven-Segment Decoder Test ===\n",
      "Segment order: [a,b,c,d,e,f,g] (MSB to LSB)\n",
      "Display layout:\n",
      "  aaa\n",
      " f   b\n",
      " f   b\n",
      "  ggg\n",
      " e   c\n",
      " e   c\n",
      "  ddd\n",
      "\n",
      "Testing valid BCD inputs (0-9):\n",
      "BCD Decoder: 0 -> '0' (segments: 1111110)\n",
      " BCD 0: PASS - Segments: 1111110\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      " BCD 1: PASS - Segments: 0110000\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      " BCD 2: PASS - Segments: 1101101\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      " BCD 3: PASS - Segments: 1111001\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      " BCD 4: PASS - Segments: 0110011\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      " BCD 5: PASS - Segments: 1011011\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      " BCD 6: PASS - Segments: 1011111\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      " BCD 7: PASS - Segments: 1110000\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      " BCD 8: PASS - Segments: 1111111\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      " BCD 9: PASS - Segments: 1111011\n",
      "\n",
      "Testing invalid BCD inputs (A-F):\n",
      "BCD Decoder: a -> BLANK (invalid BCD)\n",
      "BCD Decoder: a -> BLANK (invalid BCD)\n",
      "BCD Decoder: a -> BLANK (invalid BCD)\n",
      "BCD Decoder: a -> BLANK (invalid BCD)\n",
      " BCD 0000000a: PASS - Blank display (segments: 0000000)\n",
      "BCD Decoder: b -> BLANK (invalid BCD)\n",
      "BCD Decoder: b -> BLANK (invalid BCD)\n",
      " BCD 0000000b: PASS - Blank display (segments: 0000000)\n",
      "BCD Decoder: c -> BLANK (invalid BCD)\n",
      "BCD Decoder: c -> BLANK (invalid BCD)\n",
      " BCD 0000000c: PASS - Blank display (segments: 0000000)\n",
      "BCD Decoder: d -> BLANK (invalid BCD)\n",
      "BCD Decoder: d -> BLANK (invalid BCD)\n",
      " BCD 0000000d: PASS - Blank display (segments: 0000000)\n",
      "BCD Decoder: e -> BLANK (invalid BCD)\n",
      "BCD Decoder: e -> BLANK (invalid BCD)\n",
      " BCD 0000000e: PASS - Blank display (segments: 0000000)\n",
      "BCD Decoder: f -> BLANK (invalid BCD)\n",
      "BCD Decoder: f -> BLANK (invalid BCD)\n",
      " BCD 0000000f: PASS - Blank display (segments: 0000000)\n",
      "\n",
      "Visual representation of each digit:\n",
      "BCD Decoder: 0 -> '0' (segments: 1111110)\n",
      "BCD Decoder: 0 -> '0' (segments: 1111110)\n",
      "BCD Decoder: 0 -> '0' (segments: 1111110)\n",
      "BCD Decoder: 0 -> '0' (segments: 1111110)\n",
      "Digit 0:\n",
      " ###\n",
      "#   #\n",
      "#   #\n",
      "\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "BCD Decoder: 1 -> '1' (segments: 0110000)\n",
      "Digit 1:\n",
      "\n",
      "    #\n",
      "    #\n",
      "\n",
      "    #\n",
      "    #\n",
      "\n",
      "\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "BCD Decoder: 2 -> '2' (segments: 1101101)\n",
      "Digit 2:\n",
      " ###\n",
      "    #\n",
      "    #\n",
      " ###\n",
      "#\n",
      "#\n",
      " ###\n",
      "\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "BCD Decoder: 3 -> '3' (segments: 1111001)\n",
      "Digit 3:\n",
      " ###\n",
      "    #\n",
      "    #\n",
      " ###\n",
      "    #\n",
      "    #\n",
      " ###\n",
      "\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "BCD Decoder: 4 -> '4' (segments: 0110011)\n",
      "Digit 4:\n",
      "\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "    #\n",
      "    #\n",
      "\n",
      "\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "BCD Decoder: 5 -> '5' (segments: 1011011)\n",
      "Digit 5:\n",
      " ###\n",
      "#\n",
      "#\n",
      " ###\n",
      "    #\n",
      "    #\n",
      " ###\n",
      "\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "BCD Decoder: 6 -> '6' (segments: 1011111)\n",
      "Digit 6:\n",
      " ###\n",
      "#\n",
      "#\n",
      " ###\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "BCD Decoder: 7 -> '7' (segments: 1110000)\n",
      "Digit 7:\n",
      " ###\n",
      "    #\n",
      "    #\n",
      "\n",
      "    #\n",
      "    #\n",
      "\n",
      "\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "BCD Decoder: 8 -> '8' (segments: 1111111)\n",
      "Digit 8:\n",
      " ###\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "Digit 9:\n",
      " ###\n",
      "#   #\n",
      "#   #\n",
      " ###\n",
      "    #\n",
      "    #\n",
      " ###\n",
      "\n",
      "=== BCD Decoder Test Complete ===\n",
      "- bcd_seven_segment_testbench.sv:88: Verilog $finish\n",
      "BCD Decoder: 9 -> '9' (segments: 1111011)\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_5__bcd_seven_segment/obj_dir directory...\n",
      "Chapter_6_examples/example_5__bcd_seven_segment/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_5__bcd_seven_segment/\"\n",
    "files = [\"bcd_seven_segment.sv\", \"bcd_seven_segment_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "207ef7e0",
   "metadata": {},
   "source": [
    "#### Comparator Circuit\n",
    "Multi-bit magnitude comparator with equal, greater-than, less-than outputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "2ff7a214",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// magnitude_comparator.sv\n",
       "// Multi-bit Magnitude Comparator\n",
       "// Compares two N-bit unsigned numbers and generates comparison outputs\n",
       "\n",
       "module magnitude_comparator #(\n",
       "    parameter WIDTH = 8  // Bit width of inputs (default 8-bit)\n",
       ") (\n",
       "    input  logic [WIDTH-1:0] a_in,    // First number input\n",
       "    input  logic [WIDTH-1:0] b_in,    // Second number input\n",
       "    output logic             equal,   // Output: a == b\n",
       "    output logic             greater, // Output: a > b\n",
       "    output logic             less     // Output: a < b\n",
       ");\n",
       "\n",
       "    // Combinational comparison logic\n",
       "    always_comb begin\n",
       "        equal   = (a_in == b_in);\n",
       "        greater = (a_in > b_in);\n",
       "        less    = (a_in < b_in);\n",
       "    end\n",
       "\n",
       "    // Display comparison results for simulation\n",
       "    always_comb begin\n",
       "        if (equal)\n",
       "            $display(\"Comparator: %0d == %0d (Equal)\", a_in, b_in);\n",
       "        else if (greater)\n",
       "            $display(\"Comparator: %0d > %0d (Greater)\", a_in, b_in);\n",
       "        else if (less)\n",
       "            $display(\"Comparator: %0d < %0d (Less)\", a_in, b_in);\n",
       "    end\n",
       "\n",
       "    // Verification: exactly one output should be high\n",
       "    always_comb begin\n",
       "        assert (equal + greater + less == 1) \n",
       "        else $error(\"Comparator error: Multiple or no outputs active!\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// magnitude_comparator_testbench.sv\n",
       "module comparator_testbench;\n",
       "\n",
       "    // Test parameters\n",
       "    parameter WIDTH = 8;\n",
       "    \n",
       "    // Test signals\n",
       "    logic [WIDTH-1:0] test_a;\n",
       "    logic [WIDTH-1:0] test_b;\n",
       "    logic eq_out, gt_out, lt_out;\n",
       "    \n",
       "    // Test counters\n",
       "    int test_count = 0;\n",
       "    int pass_count = 0;\n",
       "    int fail_count = 0;\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    magnitude_comparator #(.WIDTH(WIDTH)) DUT (\n",
       "        .a_in(test_a),\n",
       "        .b_in(test_b),\n",
       "        .equal(eq_out),\n",
       "        .greater(gt_out),\n",
       "        .less(lt_out)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"comparator_testbench.vcd\");\n",
       "        $dumpvars(0, comparator_testbench);\n",
       "        \n",
       "        $display(\"=== %0d-bit Magnitude Comparator Test ===\", WIDTH);\n",
       "        $display(\"Testing A vs B with Equal, Greater, Less outputs\");\n",
       "        $display();\n",
       "        \n",
       "        // Test 1: Equal values\n",
       "        $display(\"Test 1: Equal Values\");\n",
       "        test_equal_values();\n",
       "        $display();\n",
       "        \n",
       "        // Test 2: A greater than B\n",
       "        $display(\"Test 2: A > B Cases\");\n",
       "        test_greater_than();\n",
       "        $display();\n",
       "        \n",
       "        // Test 3: A less than B\n",
       "        $display(\"Test 3: A < B Cases\");\n",
       "        test_less_than();\n",
       "        $display();\n",
       "        \n",
       "        // Test 4: Edge cases\n",
       "        $display(\"Test 4: Edge Cases\");\n",
       "        test_edge_cases();\n",
       "        $display();\n",
       "        \n",
       "        // Test 5: Random comprehensive test\n",
       "        $display(\"Test 5: Random Comprehensive Test\");\n",
       "        test_random_values();\n",
       "        $display();\n",
       "        \n",
       "        // Final summary\n",
       "        $display(\"=== Test Summary ===\");\n",
       "        $display(\"Total tests: %0d\", test_count);\n",
       "        $display(\"Passed: %0d\", pass_count);\n",
       "        $display(\"Failed: %0d\", fail_count);\n",
       "        if (fail_count == 0) begin\n",
       "            $display(\"ALL TESTS PASSED!\");\n",
       "        end else begin\n",
       "            $display(\"%0d TESTS FAILED\", fail_count);\n",
       "        end\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Task to test equal values\n",
       "    task automatic test_equal_values();\n",
       "        logic [WIDTH-1:0] test_values [5];\n",
       "        \n",
       "        // Initialize test values\n",
       "        test_values[0] = 0;\n",
       "        test_values[1] = 1;\n",
       "        test_values[2] = 15;\n",
       "        test_values[3] = 128;\n",
       "        test_values[4] = 255;\n",
       "        \n",
       "        foreach (test_values[i]) begin\n",
       "            test_a = test_values[i];\n",
       "            test_b = test_values[i];\n",
       "            #10;\n",
       "            verify_result(1, 0, 0, \"Equal\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Task to test A > B cases\n",
       "    task automatic test_greater_than();\n",
       "        // Test arrays for A > B cases\n",
       "        logic [WIDTH-1:0] test_a_vals [5] = '{10, 255, 128, 100, 200};\n",
       "        logic [WIDTH-1:0] test_b_vals [5] = '{5, 254, 127, 50, 199};\n",
       "        \n",
       "        for (int i = 0; i < 5; i++) begin\n",
       "            test_a = test_a_vals[i];\n",
       "            test_b = test_b_vals[i];\n",
       "            #10;\n",
       "            verify_result(0, 1, 0, \"Greater\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Task to test A < B cases\n",
       "    task automatic test_less_than();\n",
       "        // Test arrays for A < B cases\n",
       "        logic [WIDTH-1:0] test_a_vals [5] = '{5, 0, 127, 50, 199};\n",
       "        logic [WIDTH-1:0] test_b_vals [5] = '{10, 1, 128, 100, 200};\n",
       "        \n",
       "        for (int i = 0; i < 5; i++) begin\n",
       "            test_a = test_a_vals[i];\n",
       "            test_b = test_b_vals[i];\n",
       "            #10;\n",
       "            verify_result(0, 0, 1, \"Less\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Task to test edge cases\n",
       "    task automatic test_edge_cases();\n",
       "        // Minimum values\n",
       "        test_a = 0; test_b = 0;\n",
       "        #10; verify_result(1, 0, 0, \"Min Equal\");\n",
       "        \n",
       "        // Maximum values\n",
       "        test_a = {WIDTH{1'b1}}; test_b = {WIDTH{1'b1}};\n",
       "        #10; verify_result(1, 0, 0, \"Max Equal\");\n",
       "        \n",
       "        // Min vs Max\n",
       "        test_a = 0; test_b = {WIDTH{1'b1}};\n",
       "        #10; verify_result(0, 0, 1, \"Min < Max\");\n",
       "        \n",
       "        // Max vs Min\n",
       "        test_a = {WIDTH{1'b1}}; test_b = 0;\n",
       "        #10; verify_result(0, 1, 0, \"Max > Min\");\n",
       "        \n",
       "        // Adjacent values\n",
       "        test_a = 100; test_b = 101;\n",
       "        #10; verify_result(0, 0, 1, \"Adjacent Less\");\n",
       "        \n",
       "        test_a = 101; test_b = 100;\n",
       "        #10; verify_result(0, 1, 0, \"Adjacent Greater\");\n",
       "    endtask\n",
       "\n",
       "    // Task for random testing\n",
       "    task automatic test_random_values();\n",
       "        logic [31:0] rand_val;\n",
       "        \n",
       "        for (int i = 0; i < 20; i++) begin\n",
       "            // Generate random values with proper bit width\n",
       "            rand_val = $random();\n",
       "            test_a = rand_val[WIDTH-1:0];\n",
       "            rand_val = $random();\n",
       "            test_b = rand_val[WIDTH-1:0];\n",
       "            #10;\n",
       "            \n",
       "            // Determine expected result\n",
       "            if (test_a == test_b)\n",
       "                verify_result(1, 0, 0, \"Random Equal\");\n",
       "            else if (test_a > test_b)\n",
       "                verify_result(0, 1, 0, \"Random Greater\");\n",
       "            else\n",
       "                verify_result(0, 0, 1, \"Random Less\");\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Verification task\n",
       "    task automatic verify_result(logic exp_eq, logic exp_gt, logic exp_lt, string test_name);\n",
       "        test_count++;\n",
       "        \n",
       "        if (eq_out == exp_eq && gt_out == exp_gt && lt_out == exp_lt) begin\n",
       "            pass_count++;\n",
       "            $display(\n",
       "                \"%s: A=%0d, B=%0d -> EQ=%b GT=%b LT=%b\", \n",
       "                test_name, test_a, test_b, eq_out, gt_out, lt_out);\n",
       "        end else begin\n",
       "            fail_count++;\n",
       "            $display(\n",
       "                \"%s: A=%0d, B=%0d -> Expected: EQ=%b GT=%b LT=%b, Got: EQ=%b GT=%b LT=%b\", \n",
       "                test_name, test_a, test_b, exp_eq, exp_gt, exp_lt, eq_out, gt_out, lt_out);\n",
       "        end\n",
       "    endtask\n",
       "\n",
       "    // Monitor for timing analysis\n",
       "    always @(test_a or test_b) begin\n",
       "        #1; // Small delay to let outputs settle\n",
       "        // Check that exactly one output is active\n",
       "        if ((eq_out + gt_out + lt_out) != 1) begin\n",
       "            $display(\n",
       "                \"WARNING: Invalid output state at A=%0d, B=%0d\",\n",
       "                test_a, test_b);\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Performance analysis\n",
       "    initial begin\n",
       "        #1000; // Wait for all tests to complete\n",
       "        $display();\n",
       "        $display(\"=== Performance Analysis ===\");\n",
       "        $display(\"Comparator width: %0d bits\", WIDTH);\n",
       "        $display(\"Maximum input value: %0d\", (2**WIDTH)-1);\n",
       "        $display(\"Total possible comparisons: %0d\", (2**WIDTH) * (2**WIDTH));\n",
       "        $display(\"Tests performed: %0d (%.2f%% coverage)\", \n",
       "                test_count,\n",
       "                (real'(test_count) / real'((2**WIDTH) * (2**WIDTH))) * 100.0);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== 8-bit Magnitude Comparator Test ===\n",
      "Testing A vs B with Equal, Greater, Less outputs\n",
      "\n",
      "Test 1: Equal Values\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Equal: A=0, B=0 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 1 == 1 (Equal)\n",
      "Comparator: 1 == 1 (Equal)\n",
      "Comparator: 1 == 1 (Equal)\n",
      "Comparator: 1 == 1 (Equal)\n",
      "Equal: A=1, B=1 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 15 == 15 (Equal)\n",
      "Comparator: 15 == 15 (Equal)\n",
      "Comparator: 15 == 15 (Equal)\n",
      "Comparator: 15 == 15 (Equal)\n",
      "Equal: A=15, B=15 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 128 == 128 (Equal)\n",
      "Comparator: 128 == 128 (Equal)\n",
      "Comparator: 128 == 128 (Equal)\n",
      "Comparator: 128 == 128 (Equal)\n",
      "Equal: A=128, B=128 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Equal: A=255, B=255 -> EQ=1 GT=0 LT=0\n",
      "\n",
      "Test 2: A > B Cases\n",
      "Comparator: 10 > 5 (Greater)\n",
      "Comparator: 10 > 5 (Greater)\n",
      "Comparator: 10 > 5 (Greater)\n",
      "Comparator: 10 > 5 (Greater)\n",
      "Greater: A=10, B=5 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 255 > 254 (Greater)\n",
      "Comparator: 255 > 254 (Greater)\n",
      "Comparator: 255 > 254 (Greater)\n",
      "Comparator: 255 > 254 (Greater)\n",
      "Greater: A=255, B=254 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 128 > 127 (Greater)\n",
      "Comparator: 128 > 127 (Greater)\n",
      "Comparator: 128 > 127 (Greater)\n",
      "Comparator: 128 > 127 (Greater)\n",
      "Greater: A=128, B=127 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 100 > 50 (Greater)\n",
      "Comparator: 100 > 50 (Greater)\n",
      "Comparator: 100 > 50 (Greater)\n",
      "Comparator: 100 > 50 (Greater)\n",
      "Greater: A=100, B=50 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 200 > 199 (Greater)\n",
      "Comparator: 200 > 199 (Greater)\n",
      "Comparator: 200 > 199 (Greater)\n",
      "Comparator: 200 > 199 (Greater)\n",
      "Greater: A=200, B=199 -> EQ=0 GT=1 LT=0\n",
      "\n",
      "Test 3: A < B Cases\n",
      "Comparator: 5 < 10 (Less)\n",
      "Comparator: 5 < 10 (Less)\n",
      "Comparator: 5 < 10 (Less)\n",
      "Comparator: 5 < 10 (Less)\n",
      "Less: A=5, B=10 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 0 < 1 (Less)\n",
      "Comparator: 0 < 1 (Less)\n",
      "Comparator: 0 < 1 (Less)\n",
      "Comparator: 0 < 1 (Less)\n",
      "Less: A=0, B=1 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 127 < 128 (Less)\n",
      "Comparator: 127 < 128 (Less)\n",
      "Comparator: 127 < 128 (Less)\n",
      "Comparator: 127 < 128 (Less)\n",
      "Less: A=127, B=128 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 50 < 100 (Less)\n",
      "Comparator: 50 < 100 (Less)\n",
      "Comparator: 50 < 100 (Less)\n",
      "Comparator: 50 < 100 (Less)\n",
      "Less: A=50, B=100 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 199 < 200 (Less)\n",
      "Comparator: 199 < 200 (Less)\n",
      "Comparator: 199 < 200 (Less)\n",
      "Comparator: 199 < 200 (Less)\n",
      "Less: A=199, B=200 -> EQ=0 GT=0 LT=1\n",
      "\n",
      "Test 4: Edge Cases\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Comparator: 0 == 0 (Equal)\n",
      "Min Equal: A=0, B=0 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Comparator: 255 == 255 (Equal)\n",
      "Max Equal: A=255, B=255 -> EQ=1 GT=0 LT=0\n",
      "Comparator: 0 < 255 (Less)\n",
      "Comparator: 0 < 255 (Less)\n",
      "Comparator: 0 < 255 (Less)\n",
      "Comparator: 0 < 255 (Less)\n",
      "Min < Max: A=0, B=255 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 255 > 0 (Greater)\n",
      "Comparator: 255 > 0 (Greater)\n",
      "Comparator: 255 > 0 (Greater)\n",
      "Comparator: 255 > 0 (Greater)\n",
      "Max > Min: A=255, B=0 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 100 < 101 (Less)\n",
      "Comparator: 100 < 101 (Less)\n",
      "Comparator: 100 < 101 (Less)\n",
      "Comparator: 100 < 101 (Less)\n",
      "Adjacent Less: A=100, B=101 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 101 > 100 (Greater)\n",
      "Comparator: 101 > 100 (Greater)\n",
      "Comparator: 101 > 100 (Greater)\n",
      "Comparator: 101 > 100 (Greater)\n",
      "Adjacent Greater: A=101, B=100 -> EQ=0 GT=1 LT=0\n",
      "\n",
      "Test 5: Random Comprehensive Test\n",
      "Comparator: 196 > 156 (Greater)\n",
      "Comparator: 196 > 156 (Greater)\n",
      "Comparator: 196 > 156 (Greater)\n",
      "Comparator: 196 > 156 (Greater)\n",
      "Random Greater: A=196, B=156 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 2 < 228 (Less)\n",
      "Comparator: 2 < 228 (Less)\n",
      "Comparator: 2 < 228 (Less)\n",
      "Comparator: 2 < 228 (Less)\n",
      "Random Less: A=2, B=228 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 120 < 188 (Less)\n",
      "Comparator: 120 < 188 (Less)\n",
      "Comparator: 120 < 188 (Less)\n",
      "Comparator: 120 < 188 (Less)\n",
      "Random Less: A=120, B=188 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 182 < 228 (Less)\n",
      "Comparator: 182 < 228 (Less)\n",
      "Comparator: 182 < 228 (Less)\n",
      "Comparator: 182 < 228 (Less)\n",
      "Random Less: A=182, B=228 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 183 > 83 (Greater)\n",
      "Comparator: 183 > 83 (Greater)\n",
      "Comparator: 183 > 83 (Greater)\n",
      "Comparator: 183 > 83 (Greater)\n",
      "Random Greater: A=183, B=83 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 33 < 225 (Less)\n",
      "Comparator: 33 < 225 (Less)\n",
      "Comparator: 33 < 225 (Less)\n",
      "Comparator: 33 < 225 (Less)\n",
      "Random Less: A=33, B=225 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 197 > 130 (Greater)\n",
      "Comparator: 197 > 130 (Greater)\n",
      "Comparator: 197 > 130 (Greater)\n",
      "Comparator: 197 > 130 (Greater)\n",
      "Random Greater: A=197, B=130 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 98 > 53 (Greater)\n",
      "Comparator: 98 > 53 (Greater)\n",
      "Comparator: 98 > 53 (Greater)\n",
      "Comparator: 98 > 53 (Greater)\n",
      "Random Greater: A=98, B=53 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 18 < 86 (Less)\n",
      "Comparator: 18 < 86 (Less)\n",
      "Comparator: 18 < 86 (Less)\n",
      "Comparator: 18 < 86 (Less)\n",
      "Random Less: A=18, B=86 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 253 > 244 (Greater)\n",
      "Comparator: 253 > 244 (Greater)\n",
      "Comparator: 253 > 244 (Greater)\n",
      "Comparator: 253 > 244 (Greater)\n",
      "Random Greater: A=253, B=244 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 59 < 88 (Less)\n",
      "Comparator: 59 < 88 (Less)\n",
      "Comparator: 59 < 88 (Less)\n",
      "Comparator: 59 < 88 (Less)\n",
      "Random Less: A=59, B=88 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 178 > 92 (Greater)\n",
      "Comparator: 178 > 92 (Greater)\n",
      "Comparator: 178 > 92 (Greater)\n",
      "Comparator: 178 > 92 (Greater)\n",
      "Random Greater: A=178, B=92 -> EQ=0 GT=1 LT=0\n",
      "Comparator: 30 < 158 (Less)\n",
      "Comparator: 30 < 158 (Less)\n",
      "Comparator: 30 < 158 (Less)\n",
      "Comparator: 30 < 158 (Less)\n",
      "Random Less: A=30, B=158 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 158 < 238 (Less)\n",
      "Comparator: 158 < 238 (Less)\n",
      "Comparator: 158 < 238 (Less)\n",
      "Comparator: 158 < 238 (Less)\n",
      "Random Less: A=158, B=238 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 16 < 118 (Less)\n",
      "Comparator: 16 < 118 (Less)\n",
      "Comparator: 16 < 118 (Less)\n",
      "Comparator: 16 < 118 (Less)\n",
      "Random Less: A=16, B=118 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 99 < 192 (Less)\n",
      "Comparator: 99 < 192 (Less)\n",
      "Comparator: 99 < 192 (Less)\n",
      "Comparator: 99 < 192 (Less)\n",
      "Random Less: A=99, B=192 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 29 < 34 (Less)\n",
      "Comparator: 29 < 34 (Less)\n",
      "Comparator: 29 < 34 (Less)\n",
      "Comparator: 29 < 34 (Less)\n",
      "Random Less: A=29, B=34 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 6 < 129 (Less)\n",
      "Comparator: 6 < 129 (Less)\n",
      "Comparator: 6 < 129 (Less)\n",
      "Comparator: 6 < 129 (Less)\n",
      "Random Less: A=6, B=129 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 99 < 120 (Less)\n",
      "Comparator: 99 < 120 (Less)\n",
      "Comparator: 99 < 120 (Less)\n",
      "Comparator: 99 < 120 (Less)\n",
      "Random Less: A=99, B=120 -> EQ=0 GT=0 LT=1\n",
      "Comparator: 111 < 206 (Less)\n",
      "Comparator: 111 < 206 (Less)\n",
      "Comparator: 111 < 206 (Less)\n",
      "Comparator: 111 < 206 (Less)\n",
      "Random Less: A=111, B=206 -> EQ=0 GT=0 LT=1\n",
      "\n",
      "=== Test Summary ===\n",
      "Total tests: 41\n",
      "Passed: 41\n",
      "Failed: 0\n",
      "ALL TESTS PASSED!\n",
      "- magnitude_comparator_testbench.sv:71: Verilog $finish\n",
      "Comparator: 111 < 206 (Less)\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_6__magnitude_comparator/obj_dir directory...\n",
      "Chapter_6_examples/example_6__magnitude_comparator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_6__magnitude_comparator/\"\n",
    "files = [\"magnitude_comparator.sv\", \"magnitude_comparator_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c9950919",
   "metadata": {},
   "source": [
    "## always_ff for Sequential Logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48f0b26c",
   "metadata": {},
   "source": [
    "#### Ring Counter\n",
    "Circular shift register where output feeds back to input"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "4fe6a791",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// ring_counter_design.sv\n",
       "module ring_counter_4bit (\n",
       "    input  logic clock,\n",
       "    input  logic reset_n,\n",
       "    input  logic enable,\n",
       "    output logic [3:0] ring_output\n",
       ");\n",
       "\n",
       "    // 4-bit ring counter register\n",
       "    logic [3:0] ring_register;\n",
       "    \n",
       "    always_ff @(posedge clock or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            // Initialize with one bit set (start pattern)\n",
       "            ring_register <= 4'b0001;\n",
       "        end\n",
       "        else if (enable) begin\n",
       "            // Circular shift: MSB feeds back to LSB\n",
       "            ring_register <= {ring_register[2:0], ring_register[3]};\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Output the ring register state\n",
       "    assign ring_output = ring_register;\n",
       "    \n",
       "    // Display current state for debugging\n",
       "    always @(posedge clock) begin\n",
       "        if (enable && reset_n) begin\n",
       "            $display(\"Ring Counter: %b\", ring_register);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// ring_counter_design_testbench.sv\n",
       "module ring_counter_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic clock;\n",
       "    logic reset_n;\n",
       "    logic enable;\n",
       "    logic [3:0] ring_output;\n",
       "    \n",
       "    // Instantiate the ring counter design\n",
       "    ring_counter_4bit RING_COUNTER_INSTANCE (\n",
       "        .clock(clock),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .ring_output(ring_output)\n",
       "    );\n",
       "    \n",
       "    // Clock generation (10ns period)\n",
       "    initial begin\n",
       "        clock = 0;\n",
       "        forever #5 clock = ~clock;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"ring_counter_testbench.vcd\");\n",
       "        $dumpvars(0, ring_counter_testbench);\n",
       "        \n",
       "        // Display header\n",
       "        $display();\n",
       "        $display(\"=== 4-Bit Ring Counter Test ===\");\n",
       "        $display(\"Time | Reset | Enable | Output\");\n",
       "        $display(\"---------------------------------\");\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        \n",
       "        // Apply reset\n",
       "        #10;\n",
       "        reset_n = 1;\n",
       "        $display(\" %3t |   %b   |    %b   | %b\", $time, reset_n, enable, ring_output);\n",
       "        \n",
       "        // Enable the ring counter and observe the circular shift\n",
       "        #5;\n",
       "        enable = 1;\n",
       "        \n",
       "        // Run for several clock cycles to see the ring pattern\n",
       "        repeat(12) begin\n",
       "            #10;\n",
       "            $display(\" %3t |   %b   |    %b   | %b\", $time, reset_n, enable, ring_output);\n",
       "        end\n",
       "        \n",
       "        // Test disable functionality\n",
       "        $display();\n",
       "        $display(\"Testing disable...\");\n",
       "        enable = 0;\n",
       "        #20;\n",
       "        $display(\" %3t |   %b   |    %b   | %b (disabled)\", $time, reset_n, enable, ring_output);\n",
       "        \n",
       "        // Re-enable\n",
       "        enable = 1;\n",
       "        #20;\n",
       "        $display(\" %3t |   %b   |    %b   | %b (re-enabled)\", $time, reset_n, enable, ring_output);\n",
       "        \n",
       "        // Test reset during operation\n",
       "        $display();\n",
       "        $display(\"Testing reset during operation...\");\n",
       "        #10;\n",
       "        reset_n = 0;\n",
       "        #10;\n",
       "        reset_n = 1;\n",
       "        $display(\" %3t |   %b   |    %b   | %b (after reset)\", $time, reset_n, enable, ring_output);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Ring Counter Test Complete ===\");\n",
       "        $display();\n",
       "        \n",
       "        #20;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== 4-Bit Ring Counter Test ===\n",
      "Time | Reset | Enable | Output\n",
      "---------------------------------\n",
      "  10 |   1   |    0   | 0001\n",
      "Ring Counter: 0001\n",
      "  25 |   1   |    1   | 0010\n",
      "Ring Counter: 0010\n",
      "  35 |   1   |    1   | 0100\n",
      "Ring Counter: 0100\n",
      "  45 |   1   |    1   | 1000\n",
      "Ring Counter: 1000\n",
      "  55 |   1   |    1   | 0001\n",
      "Ring Counter: 0001\n",
      "  65 |   1   |    1   | 0010\n",
      "Ring Counter: 0010\n",
      "  75 |   1   |    1   | 0100\n",
      "Ring Counter: 0100\n",
      "  85 |   1   |    1   | 1000\n",
      "Ring Counter: 1000\n",
      "  95 |   1   |    1   | 0001\n",
      "Ring Counter: 0001\n",
      " 105 |   1   |    1   | 0010\n",
      "Ring Counter: 0010\n",
      " 115 |   1   |    1   | 0100\n",
      "Ring Counter: 0100\n",
      " 125 |   1   |    1   | 1000\n",
      "Ring Counter: 1000\n",
      " 135 |   1   |    1   | 0001\n",
      "\n",
      "Testing disable...\n",
      " 155 |   1   |    0   | 0001 (disabled)\n",
      "Ring Counter: 0001\n",
      "Ring Counter: 0010\n",
      " 175 |   1   |    1   | 0100 (re-enabled)\n",
      "\n",
      "Testing reset during operation...\n",
      "Ring Counter: 0100\n",
      " 195 |   1   |    1   | 0001 (after reset)\n",
      "\n",
      "=== Ring Counter Test Complete ===\n",
      "\n",
      "Ring Counter: 0001\n",
      "Ring Counter: 0010\n",
      "- ring_counter_design_testbench.sv:81: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_8__ring_counter/obj_dir directory...\n",
      "Chapter_6_examples/example_8__ring_counter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_8__ring_counter/\"\n",
    "files = [\"ring_counter_design.sv\", \"ring_counter_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4676d30f",
   "metadata": {},
   "source": [
    "#### LFSR (Linear Feedback Shift Register)\n",
    "Pseudo-random number generator using XOR feedback taps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "ab53e83f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lfsr_generator_design.sv\n",
       "module lfsr_4bit_generator (\n",
       "    input  logic clock,\n",
       "    input  logic reset_n,\n",
       "    input  logic enable,\n",
       "    output logic [3:0] lfsr_output,\n",
       "    output logic random_bit\n",
       ");\n",
       "\n",
       "    // 4-bit LFSR register\n",
       "    logic [3:0] lfsr_register;\n",
       "    logic feedback_bit;\n",
       "    \n",
       "    // XOR feedback taps for 4-bit LFSR (polynomial: x^4 + x^3 + 1)\n",
       "    // Taps at positions 4 and 3 (bits 3 and 2 in 0-indexed)\n",
       "    assign feedback_bit = lfsr_register[3] ^ lfsr_register[2];\n",
       "    \n",
       "    always_ff @(posedge clock or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            // Initialize with non-zero seed (avoid all-zeros state)\n",
       "            lfsr_register <= 4'b0001;\n",
       "        end\n",
       "        else if (enable) begin\n",
       "            // Shift left and insert feedback bit at LSB\n",
       "            lfsr_register <= {lfsr_register[2:0], feedback_bit};\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Outputs\n",
       "    assign lfsr_output = lfsr_register;\n",
       "    assign random_bit = lfsr_register[3];  // MSB as random output\n",
       "    \n",
       "    // Display current state and feedback for debugging\n",
       "    always @(posedge clock) begin\n",
       "        if (enable && reset_n) begin\n",
       "            $display(\"LFSR: %b, Feedback: %b, Random bit: %b\", \n",
       "                     lfsr_register, feedback_bit, random_bit);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lfsr_generator_design_testbench.sv\n",
       "module lfsr_generator_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic clock;\n",
       "    logic reset_n;\n",
       "    logic enable;\n",
       "    logic [3:0] lfsr_output;\n",
       "    logic random_bit;\n",
       "    \n",
       "    // Variables for sequence tracking\n",
       "    logic [3:0] sequence_history [0:15];\n",
       "    integer cycle_count;\n",
       "    \n",
       "    // Instantiate the LFSR generator design\n",
       "    lfsr_4bit_generator LFSR_GENERATOR_INSTANCE (\n",
       "        .clock(clock),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .lfsr_output(lfsr_output),\n",
       "        .random_bit(random_bit)\n",
       "    );\n",
       "    \n",
       "    // Clock generation (10ns period)\n",
       "    initial begin\n",
       "        clock = 0;\n",
       "        forever #5 clock = ~clock;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"lfsr_generator_testbench.vcd\");\n",
       "        $dumpvars(0, lfsr_generator_testbench);\n",
       "        \n",
       "        // Display header\n",
       "        $display();\n",
       "        $display(\"=== 4-Bit LFSR Pseudo-Random Generator Test ===\");\n",
       "        $display(\"Polynomial: x^4 + x^3 + 1 (taps at positions 4,3)\");\n",
       "        $display();\n",
       "        $display(\"Cycle | LFSR State | Random Bit | Feedback\");\n",
       "        $display(\"------|------------|------------|----------\");\n",
       "        \n",
       "        // Initialize signals and counters\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        cycle_count = 0;\n",
       "        \n",
       "        // Apply reset\n",
       "        #10;\n",
       "        reset_n = 1;\n",
       "        \n",
       "        // Enable the LFSR and observe the pseudo-random sequence\n",
       "        #5;\n",
       "        enable = 1;\n",
       "        \n",
       "        // Run through complete sequence (2^4 - 1 = 15 states for 4-bit LFSR)\n",
       "        repeat(16) begin\n",
       "            #10;\n",
       "            sequence_history[cycle_count] = lfsr_output;\n",
       "            $display(\"  %2d  |    %b    |     %b      |    %b\", \n",
       "                     cycle_count, lfsr_output, random_bit, \n",
       "                     lfsr_output[3] ^ lfsr_output[2]);\n",
       "            cycle_count++;\n",
       "        end\n",
       "        \n",
       "        // Check if sequence repeats (should return to initial state)\n",
       "        $display();\n",
       "        if (lfsr_output == 4'b0001) begin\n",
       "            $display(\" LFSR sequence completed full cycle (returned to initial state)\");\n",
       "        end else begin\n",
       "            $display(\" LFSR did not complete full cycle\");\n",
       "        end\n",
       "        \n",
       "        // Test disable functionality\n",
       "        $display();\n",
       "        $display(\"Testing disable...\");\n",
       "        enable = 0;\n",
       "        #20;\n",
       "        $display(\"LFSR disabled - State frozen at: %b\", lfsr_output);\n",
       "        \n",
       "        // Re-enable\n",
       "        enable = 1;\n",
       "        #20;\n",
       "        $display(\"LFSR re-enabled - Continuing from: %b\", lfsr_output);\n",
       "        \n",
       "        // Test reset during operation\n",
       "        $display();\n",
       "        $display(\"Testing reset during operation...\");\n",
       "        #10;\n",
       "        reset_n = 0;\n",
       "        #10;\n",
       "        reset_n = 1;\n",
       "        $display(\"After reset - LFSR state: %b\", lfsr_output);\n",
       "        \n",
       "        // Show a few more random bits\n",
       "        $display();\n",
       "        $display(\"Generating random bit stream:\");\n",
       "        $write(\"Random bits: \");\n",
       "        repeat(8) begin\n",
       "            #10;\n",
       "            $write(\"%b \", random_bit);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== LFSR Test Complete ===\");\n",
       "        $display(\"Maximum sequence length for 4-bit LFSR: %d states\", 2**4 - 1);\n",
       "        $display();\n",
       "        \n",
       "        #20;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== 4-Bit LFSR Pseudo-Random Generator Test ===\n",
      "Polynomial: x^4 + x^3 + 1 (taps at positions 4,3)\n",
      "\n",
      "Cycle | LFSR State | Random Bit | Feedback\n",
      "------|------------|------------|----------\n",
      "LFSR: 0001, Feedback: 0, Random bit: 0\n",
      "   0  |    0010    |     0      |    0\n",
      "LFSR: 0010, Feedback: 0, Random bit: 0\n",
      "   1  |    0100    |     0      |    1\n",
      "LFSR: 0100, Feedback: 1, Random bit: 0\n",
      "   2  |    1001    |     1      |    1\n",
      "LFSR: 1001, Feedback: 1, Random bit: 1\n",
      "   3  |    0011    |     0      |    0\n",
      "LFSR: 0011, Feedback: 0, Random bit: 0\n",
      "   4  |    0110    |     0      |    1\n",
      "LFSR: 0110, Feedback: 1, Random bit: 0\n",
      "   5  |    1101    |     1      |    0\n",
      "LFSR: 1101, Feedback: 0, Random bit: 1\n",
      "   6  |    1010    |     1      |    1\n",
      "LFSR: 1010, Feedback: 1, Random bit: 1\n",
      "   7  |    0101    |     0      |    1\n",
      "LFSR: 0101, Feedback: 1, Random bit: 0\n",
      "   8  |    1011    |     1      |    1\n",
      "LFSR: 1011, Feedback: 1, Random bit: 1\n",
      "   9  |    0111    |     0      |    1\n",
      "LFSR: 0111, Feedback: 1, Random bit: 0\n",
      "  10  |    1111    |     1      |    0\n",
      "LFSR: 1111, Feedback: 0, Random bit: 1\n",
      "  11  |    1110    |     1      |    0\n",
      "LFSR: 1110, Feedback: 0, Random bit: 1\n",
      "  12  |    1100    |     1      |    0\n",
      "LFSR: 1100, Feedback: 0, Random bit: 1\n",
      "  13  |    1000    |     1      |    1\n",
      "LFSR: 1000, Feedback: 1, Random bit: 1\n",
      "  14  |    0001    |     0      |    0\n",
      "LFSR: 0001, Feedback: 0, Random bit: 0\n",
      "  15  |    0010    |     0      |    0\n",
      "\n",
      " LFSR did not complete full cycle\n",
      "\n",
      "Testing disable...\n",
      "LFSR disabled - State frozen at: 0010\n",
      "LFSR: 0010, Feedback: 0, Random bit: 0\n",
      "LFSR: 0100, Feedback: 1, Random bit: 0\n",
      "LFSR re-enabled - Continuing from: 1001\n",
      "\n",
      "Testing reset during operation...\n",
      "LFSR: 1001, Feedback: 1, Random bit: 1\n",
      "After reset - LFSR state: 0001\n",
      "\n",
      "Generating random bit stream:\n",
      "Random bits: LFSR: 0001, Feedback: 0, Random bit: 0\n",
      "0 LFSR: 0010, Feedback: 0, Random bit: 0\n",
      "0 LFSR: 0100, Feedback: 1, Random bit: 0\n",
      "1 LFSR: 1001, Feedback: 1, Random bit: 1\n",
      "0 LFSR: 0011, Feedback: 0, Random bit: 0\n",
      "0 LFSR: 0110, Feedback: 1, Random bit: 0\n",
      "1 LFSR: 1101, Feedback: 0, Random bit: 1\n",
      "1 LFSR: 1010, Feedback: 1, Random bit: 1\n",
      "0\n",
      "\n",
      "=== LFSR Test Complete ===\n",
      "Maximum sequence length for 4-bit LFSR:          15 states\n",
      "\n",
      "LFSR: 0101, Feedback: 1, Random bit: 0\n",
      "LFSR: 1011, Feedback: 1, Random bit: 1\n",
      "- lfsr_generator_design_testbench.sv:112: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_9__lfsr/obj_dir directory...\n",
      "Chapter_6_examples/example_9__lfsr/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_9__lfsr/\"\n",
    "files = [\"lfsr_generator_design.sv\", \"lfsr_generator_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "12ef7159",
   "metadata": {},
   "source": [
    "#### FIFO Buffer\n",
    "First-in-first-out memory buffer with read/write pointers and status flags"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "90429eb7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fifo_buffer_design.sv\n",
       "module fifo_buffer_8x4 (\n",
       "    input  logic       clock,\n",
       "    input  logic       reset_n,\n",
       "    input  logic       write_enable,\n",
       "    input  logic       read_enable,\n",
       "    input  logic [3:0] write_data,\n",
       "    output logic [3:0] read_data,\n",
       "    output logic       fifo_full,\n",
       "    output logic       fifo_empty,\n",
       "    output logic [2:0] data_count\n",
       ");\n",
       "\n",
       "    // FIFO parameters\n",
       "    parameter FIFO_DEPTH = 8;\n",
       "    parameter ADDR_WIDTH = 3;  // log2(8) = 3\n",
       "    \n",
       "    // FIFO memory array\n",
       "    logic [3:0] fifo_memory [0:FIFO_DEPTH-1];\n",
       "    \n",
       "    // Read and write pointers\n",
       "    logic [ADDR_WIDTH-1:0] write_pointer;\n",
       "    logic [ADDR_WIDTH-1:0] read_pointer;\n",
       "    logic [ADDR_WIDTH:0]   count;  // Extra bit to distinguish full/empty\n",
       "    \n",
       "    // FIFO control logic\n",
       "    always_ff @(posedge clock or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            // Reset all pointers and count\n",
       "            write_pointer <= 0;\n",
       "            read_pointer <= 0;\n",
       "            count <= 0;\n",
       "        end\n",
       "        else begin\n",
       "            // Write operation\n",
       "            if (write_enable && !fifo_full) begin\n",
       "                fifo_memory[write_pointer] <= write_data;\n",
       "                write_pointer <= write_pointer + 1;\n",
       "                $display(\"WRITE: Data=%h at addr=%d\", write_data, write_pointer);\n",
       "            end\n",
       "            \n",
       "            // Read operation\n",
       "            if (read_enable && !fifo_empty) begin\n",
       "                read_pointer <= read_pointer + 1;\n",
       "                $display(\"READ:  Data=%h from addr=%d\", fifo_memory[read_pointer], read_pointer);\n",
       "            end\n",
       "            \n",
       "            // Update count\n",
       "            case ({write_enable && !fifo_full, read_enable && !fifo_empty})\n",
       "                2'b10: count <= count + 1;  // Write only\n",
       "                2'b01: count <= count - 1;  // Read only\n",
       "                2'b11: count <= count;      // Both (no change)\n",
       "                2'b00: count <= count;      // Neither (no change)\n",
       "            endcase\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Output assignments\n",
       "    assign read_data = fifo_memory[read_pointer];\n",
       "    assign fifo_full = (count == FIFO_DEPTH);\n",
       "    assign fifo_empty = (count == 0);\n",
       "    assign data_count = count[2:0];  // Lower 3 bits for count display\n",
       "    \n",
       "    // Status display\n",
       "    always @(posedge clock) begin\n",
       "        if (reset_n) begin\n",
       "            $display(\"Status: Count=%d, WPtr=%d, RPtr=%d, Full=%b, Empty=%b\", \n",
       "                     count, write_pointer, read_pointer, fifo_full, fifo_empty);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// fifo_buffer_design_testbench.sv\n",
       "module fifo_buffer_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic       clock;\n",
       "    logic       reset_n;\n",
       "    logic       write_enable;\n",
       "    logic       read_enable;\n",
       "    logic [3:0] write_data;\n",
       "    logic [3:0] read_data;\n",
       "    logic       fifo_full;\n",
       "    logic       fifo_empty;\n",
       "    logic [2:0] data_count;\n",
       "    \n",
       "    // Test data array\n",
       "    logic [3:0] test_data [0:9] = '{4'hA, 4'hB, 4'hC, 4'hD, 4'hE, \n",
       "                                    4'hF, 4'h1, 4'h2, 4'h3, 4'h4};\n",
       "    integer write_index;\n",
       "    \n",
       "    // Instantiate the FIFO buffer design\n",
       "    fifo_buffer_8x4 FIFO_BUFFER_INSTANCE (\n",
       "        .clock(clock),\n",
       "        .reset_n(reset_n),\n",
       "        .write_enable(write_enable),\n",
       "        .read_enable(read_enable),\n",
       "        .write_data(write_data),\n",
       "        .read_data(read_data),\n",
       "        .fifo_full(fifo_full),\n",
       "        .fifo_empty(fifo_empty),\n",
       "        .data_count(data_count)\n",
       "    );\n",
       "    \n",
       "    // Clock generation (10ns period)\n",
       "    initial begin\n",
       "        clock = 0;\n",
       "        forever #5 clock = ~clock;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"fifo_buffer_testbench.vcd\");\n",
       "        $dumpvars(0, fifo_buffer_testbench);\n",
       "        \n",
       "        // Display header\n",
       "        $display();\n",
       "        $display(\"=== 8x4 FIFO Buffer Test ===\");\n",
       "        $display(\"FIFO Depth: 8 locations, Data Width: 4 bits\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        write_enable = 0;\n",
       "        read_enable = 0;\n",
       "        write_data = 0;\n",
       "        write_index = 0;\n",
       "        \n",
       "        // Apply reset\n",
       "        #15;\n",
       "        reset_n = 1;\n",
       "        $display(\"=== RESET COMPLETE ===\");\n",
       "        #10;\n",
       "        \n",
       "        // Test 1: Fill FIFO completely\n",
       "        $display();\n",
       "        $display(\"=== TEST 1: Filling FIFO ===\");\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            write_data = test_data[i];\n",
       "            write_enable = 1;\n",
       "            #10;\n",
       "            write_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Try to write when full\n",
       "        $display();\n",
       "        $display(\"=== Testing write when FULL ===\");\n",
       "        write_data = 4'h9;\n",
       "        write_enable = 1;\n",
       "        #10;\n",
       "        write_enable = 0;\n",
       "        #10;\n",
       "        \n",
       "        // Test 2: Read all data from FIFO\n",
       "        $display();\n",
       "        $display(\"=== TEST 2: Reading from FIFO ===\");\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            read_enable = 1;\n",
       "            #10;\n",
       "            read_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Try to read when empty\n",
       "        $display();\n",
       "        $display(\"=== Testing read when EMPTY ===\");\n",
       "        read_enable = 1;\n",
       "        #10;\n",
       "        read_enable = 0;\n",
       "        #10;\n",
       "        \n",
       "        // Test 3: Simultaneous read/write operations\n",
       "        $display();\n",
       "        $display(\"=== TEST 3: Simultaneous Read/Write ===\");\n",
       "        \n",
       "        // First, put some data in FIFO\n",
       "        for (int i = 0; i < 4; i++) begin\n",
       "            write_data = test_data[i];\n",
       "            write_enable = 1;\n",
       "            #10;\n",
       "            write_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Now do simultaneous read/write\n",
       "        $display(\"Performing simultaneous read/write operations:\");\n",
       "        for (int i = 0; i < 3; i++) begin\n",
       "            write_data = test_data[i+4];\n",
       "            write_enable = 1;\n",
       "            read_enable = 1;\n",
       "            #10;\n",
       "            write_enable = 0;\n",
       "            read_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Test 4: Verify FIFO ordering (First-In-First-Out)\n",
       "        $display();\n",
       "        $display(\"=== TEST 4: FIFO Ordering Verification ===\");\n",
       "        \n",
       "        // Clear FIFO first\n",
       "        while (!fifo_empty) begin\n",
       "            read_enable = 1;\n",
       "            #10;\n",
       "            read_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Write known sequence\n",
       "        $display(\"Writing sequence: A, B, C, D\");\n",
       "        for (int i = 0; i < 4; i++) begin\n",
       "            write_data = 4'hA + i[3:0];  // A, B, C, D\n",
       "            write_enable = 1;\n",
       "            #10;\n",
       "            write_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Read back and verify order\n",
       "        $display(\"Reading back sequence (should be A, B, C, D):\");\n",
       "        for (int i = 0; i < 4; i++) begin\n",
       "            logic [3:0] expected_data;\n",
       "            read_enable = 1;\n",
       "            #10;\n",
       "            expected_data = 4'hA + i[3:0];\n",
       "            $display(\"Expected: %h, Got: %h %s\", \n",
       "                     expected_data, read_data, \n",
       "                     (read_data == expected_data) ? \"\" : \"\");\n",
       "            read_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== FIFO Buffer Test Complete ===\");\n",
       "        $display();\n",
       "        \n",
       "        #20;\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor FIFO status changes\n",
       "    always @(posedge clock) begin\n",
       "        if (reset_n && (fifo_full || fifo_empty)) begin\n",
       "            if (fifo_full)\n",
       "                $display(\"*** FIFO is FULL ***\");\n",
       "            if (fifo_empty)\n",
       "                $display(\"*** FIFO is EMPTY ***\");\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== 8x4 FIFO Buffer Test ===\n",
      "FIFO Depth: 8 locations, Data Width: 4 bits\n",
      "\n",
      "=== RESET COMPLETE ===\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "\n",
      "=== TEST 1: Filling FIFO ===\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "WRITE: Data=a at addr=0\n",
      "Status: Count= 1, WPtr=1, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=1, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=b at addr=1\n",
      "Status: Count= 2, WPtr=2, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=2, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=c at addr=2\n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=d at addr=3\n",
      "Status: Count= 4, WPtr=4, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 4, WPtr=4, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=e at addr=4\n",
      "Status: Count= 5, WPtr=5, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 5, WPtr=5, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=f at addr=5\n",
      "Status: Count= 6, WPtr=6, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 6, WPtr=6, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=1 at addr=6\n",
      "Status: Count= 7, WPtr=7, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 7, WPtr=7, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=2 at addr=7\n",
      "*** FIFO is FULL ***\n",
      "Status: Count= 8, WPtr=0, RPtr=0, Full=1, Empty=0\n",
      "\n",
      "=== Testing write when FULL ===\n",
      "*** FIFO is FULL ***\n",
      "Status: Count= 8, WPtr=0, RPtr=0, Full=1, Empty=0\n",
      "*** FIFO is FULL ***\n",
      "Status: Count= 8, WPtr=0, RPtr=0, Full=1, Empty=0\n",
      "\n",
      "=== TEST 2: Reading from FIFO ===\n",
      "*** FIFO is FULL ***\n",
      "Status: Count= 8, WPtr=0, RPtr=0, Full=1, Empty=0\n",
      "READ:  Data=a from addr=0\n",
      "Status: Count= 7, WPtr=0, RPtr=1, Full=0, Empty=0\n",
      "Status: Count= 7, WPtr=0, RPtr=1, Full=0, Empty=0\n",
      "READ:  Data=b from addr=1\n",
      "Status: Count= 6, WPtr=0, RPtr=2, Full=0, Empty=0\n",
      "Status: Count= 6, WPtr=0, RPtr=2, Full=0, Empty=0\n",
      "READ:  Data=c from addr=2\n",
      "Status: Count= 5, WPtr=0, RPtr=3, Full=0, Empty=0\n",
      "Status: Count= 5, WPtr=0, RPtr=3, Full=0, Empty=0\n",
      "READ:  Data=d from addr=3\n",
      "Status: Count= 4, WPtr=0, RPtr=4, Full=0, Empty=0\n",
      "Status: Count= 4, WPtr=0, RPtr=4, Full=0, Empty=0\n",
      "READ:  Data=e from addr=4\n",
      "Status: Count= 3, WPtr=0, RPtr=5, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=0, RPtr=5, Full=0, Empty=0\n",
      "READ:  Data=f from addr=5\n",
      "Status: Count= 2, WPtr=0, RPtr=6, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=0, RPtr=6, Full=0, Empty=0\n",
      "READ:  Data=1 from addr=6\n",
      "Status: Count= 1, WPtr=0, RPtr=7, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=0, RPtr=7, Full=0, Empty=0\n",
      "READ:  Data=2 from addr=7\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "\n",
      "=== Testing read when EMPTY ===\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "\n",
      "=== TEST 3: Simultaneous Read/Write ===\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=0, RPtr=0, Full=0, Empty=1\n",
      "WRITE: Data=a at addr=0\n",
      "Status: Count= 1, WPtr=1, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=1, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=b at addr=1\n",
      "Status: Count= 2, WPtr=2, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=2, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=c at addr=2\n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=d at addr=3\n",
      "Status: Count= 4, WPtr=4, RPtr=0, Full=0, Empty=0\n",
      "Performing simultaneous read/write operations:\n",
      "Status: Count= 4, WPtr=4, RPtr=0, Full=0, Empty=0\n",
      "WRITE: Data=e at addr=4\n",
      "READ:  Data=a from addr=0\n",
      "Status: Count= 4, WPtr=5, RPtr=1, Full=0, Empty=0\n",
      "Status: Count= 4, WPtr=5, RPtr=1, Full=0, Empty=0\n",
      "WRITE: Data=f at addr=5\n",
      "READ:  Data=b from addr=1\n",
      "Status: Count= 4, WPtr=6, RPtr=2, Full=0, Empty=0\n",
      "Status: Count= 4, WPtr=6, RPtr=2, Full=0, Empty=0\n",
      "WRITE: Data=1 at addr=6\n",
      "READ:  Data=c from addr=2\n",
      "Status: Count= 4, WPtr=7, RPtr=3, Full=0, Empty=0\n",
      "\n",
      "=== TEST 4: FIFO Ordering Verification ===\n",
      "Status: Count= 4, WPtr=7, RPtr=3, Full=0, Empty=0\n",
      "READ:  Data=d from addr=3\n",
      "Status: Count= 3, WPtr=7, RPtr=4, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=7, RPtr=4, Full=0, Empty=0\n",
      "READ:  Data=e from addr=4\n",
      "Status: Count= 2, WPtr=7, RPtr=5, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=7, RPtr=5, Full=0, Empty=0\n",
      "READ:  Data=f from addr=5\n",
      "Status: Count= 1, WPtr=7, RPtr=6, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=7, RPtr=6, Full=0, Empty=0\n",
      "READ:  Data=1 from addr=6\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=7, RPtr=7, Full=0, Empty=1\n",
      "Writing sequence: A, B, C, D\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=7, RPtr=7, Full=0, Empty=1\n",
      "WRITE: Data=a at addr=7\n",
      "Status: Count= 1, WPtr=0, RPtr=7, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=0, RPtr=7, Full=0, Empty=0\n",
      "WRITE: Data=b at addr=0\n",
      "Status: Count= 2, WPtr=1, RPtr=7, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=1, RPtr=7, Full=0, Empty=0\n",
      "WRITE: Data=c at addr=1\n",
      "Status: Count= 3, WPtr=2, RPtr=7, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=2, RPtr=7, Full=0, Empty=0\n",
      "WRITE: Data=d at addr=2\n",
      "Status: Count= 4, WPtr=3, RPtr=7, Full=0, Empty=0\n",
      "Reading back sequence (should be A, B, C, D):\n",
      "Status: Count= 4, WPtr=3, RPtr=7, Full=0, Empty=0\n",
      "READ:  Data=a from addr=7\n",
      "Expected: a, Got: b \n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "Status: Count= 3, WPtr=3, RPtr=0, Full=0, Empty=0\n",
      "READ:  Data=b from addr=0\n",
      "Expected: b, Got: c \n",
      "Status: Count= 2, WPtr=3, RPtr=1, Full=0, Empty=0\n",
      "Status: Count= 2, WPtr=3, RPtr=1, Full=0, Empty=0\n",
      "READ:  Data=c from addr=1\n",
      "Expected: c, Got: d \n",
      "Status: Count= 1, WPtr=3, RPtr=2, Full=0, Empty=0\n",
      "Status: Count= 1, WPtr=3, RPtr=2, Full=0, Empty=0\n",
      "READ:  Data=d from addr=2\n",
      "Expected: d, Got: d \n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=3, RPtr=3, Full=0, Empty=1\n",
      "\n",
      "=== FIFO Buffer Test Complete ===\n",
      "\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=3, RPtr=3, Full=0, Empty=1\n",
      "*** FIFO is EMPTY ***\n",
      "Status: Count= 0, WPtr=3, RPtr=3, Full=0, Empty=1\n",
      "- fifo_buffer_design_testbench.sv:168: Verilog $finish\n",
      "*** FIFO is EMPTY ***\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_10__fifo_buffer/obj_dir directory...\n",
      "Chapter_6_examples/example_10__fifo_buffer/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_10__fifo_buffer/\"\n",
    "files = [\"fifo_buffer_design.sv\", \"fifo_buffer_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "428f2553",
   "metadata": {},
   "source": [
    "#### PWM Generator\n",
    "Pulse-width modulation generator with configurable duty cycle"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "60831ab9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// pwm_generator_design.sv\n",
       "module pwm_generator_8bit (\n",
       "    input  logic       clock,\n",
       "    input  logic       reset_n,\n",
       "    input  logic       enable,\n",
       "    input  logic [7:0] duty_cycle,    // 0-255 (0% to 100% duty cycle)\n",
       "    output logic       pwm_output,\n",
       "    output logic [7:0] counter_value\n",
       ");\n",
       "\n",
       "    // 8-bit counter for PWM period\n",
       "    logic [7:0] pwm_counter;\n",
       "    \n",
       "    // PWM counter logic\n",
       "    always_ff @(posedge clock or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            pwm_counter <= 8'b0;\n",
       "        end\n",
       "        else if (enable) begin\n",
       "            pwm_counter <= pwm_counter + 1;  // Auto-wraps at 255->0\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // PWM output generation\n",
       "    // Output is HIGH when counter < duty_cycle, LOW otherwise\n",
       "    assign pwm_output = enable ? (pwm_counter < duty_cycle) : 1'b0;\n",
       "    \n",
       "    // Counter output for monitoring\n",
       "    assign counter_value = pwm_counter;\n",
       "    \n",
       "    // Display PWM parameters when duty cycle changes\n",
       "    always @(duty_cycle) begin\n",
       "        if (reset_n) begin\n",
       "            real duty_percent;\n",
       "            duty_percent = (duty_cycle * 100.0) / 256.0;\n",
       "            $display(\"PWM Config: Duty Cycle = %d/256 (%.1f percent)\", duty_cycle, duty_percent);\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Optional: Display counter rollover\n",
       "    always @(posedge clock) begin\n",
       "        if (enable && reset_n && (pwm_counter == 8'hFF)) begin\n",
       "            $display(\"PWM Period Complete (Counter rolled over)\");\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// pwm_generator_design_testbench.sv\n",
       "module pwm_generator_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic       clock;\n",
       "    logic       reset_n;\n",
       "    logic       enable;\n",
       "    logic [7:0] duty_cycle;\n",
       "    logic       pwm_output;\n",
       "    logic [7:0] counter_value;\n",
       "    \n",
       "    // Variables for duty cycle measurement\n",
       "    integer high_count, total_count;\n",
       "    real measured_duty;\n",
       "    \n",
       "    // Instantiate the PWM generator design\n",
       "    pwm_generator_8bit PWM_GENERATOR_INSTANCE (\n",
       "        .clock(clock),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .duty_cycle(duty_cycle),\n",
       "        .pwm_output(pwm_output),\n",
       "        .counter_value(counter_value)\n",
       "    );\n",
       "    \n",
       "    // Clock generation (10ns period = 100MHz)\n",
       "    initial begin\n",
       "        clock = 0;\n",
       "        forever #5 clock = ~clock;\n",
       "    end\n",
       "    \n",
       "    // Task to measure duty cycle over one complete period\n",
       "    task measure_duty_cycle;\n",
       "        input [7:0] expected_duty;\n",
       "        begin\n",
       "            high_count = 0;\n",
       "            total_count = 0;\n",
       "            \n",
       "            // Wait for counter to start from 0\n",
       "            while (counter_value != 0) @(posedge clock);\n",
       "            \n",
       "            // Measure for one complete period (256 clock cycles)\n",
       "            repeat(256) begin\n",
       "                @(posedge clock);\n",
       "                if (pwm_output) high_count++;\n",
       "                total_count++;\n",
       "            end\n",
       "            \n",
       "            measured_duty = (high_count * 100.0) / total_count;\n",
       "            $display(\"Expected: %d/256 (%.1f percent), Measured: %d/256 (%.1f percent) %s\",\n",
       "                     expected_duty, (expected_duty * 100.0)/256.0,\n",
       "                     high_count, measured_duty,\n",
       "                     (high_count == int'(expected_duty)) ? \"\" : \"\");\n",
       "        end\n",
       "    endtask\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"pwm_generator_testbench.vcd\");\n",
       "        $dumpvars(0, pwm_generator_testbench);\n",
       "        \n",
       "        // Display header\n",
       "        $display();\n",
       "        $display(\"=== 8-Bit PWM Generator Test ===\");\n",
       "        $display(\"PWM Frequency = Clock/256\");\n",
       "        $display(\"Resolution = 8 bits (256 steps)\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        duty_cycle = 0;\n",
       "        \n",
       "        // Apply reset\n",
       "        #25;\n",
       "        reset_n = 1;\n",
       "        $display(\"=== RESET COMPLETE ===\");\n",
       "        #10;\n",
       "        \n",
       "        // Test 1: Different duty cycles\n",
       "        $display();\n",
       "        $display(\"=== TEST 1: Various Duty Cycles ===\");\n",
       "        \n",
       "        enable = 1;\n",
       "        \n",
       "        // Test 0% duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing 0 percent duty cycle:\");\n",
       "        duty_cycle = 8'd0;\n",
       "        measure_duty_cycle(8'd0);\n",
       "        \n",
       "        // Test 25% duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing 25 percent duty cycle:\");\n",
       "        duty_cycle = 8'd64;  // 64/256 = 25%\n",
       "        measure_duty_cycle(8'd64);\n",
       "        \n",
       "        // Test 50% duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing 50 percent duty cycle:\");\n",
       "        duty_cycle = 8'd128; // 128/256 = 50%\n",
       "        measure_duty_cycle(8'd128);\n",
       "        \n",
       "        // Test 75% duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing 75 percent duty cycle:\");\n",
       "        duty_cycle = 8'd192; // 192/256 = 75%\n",
       "        measure_duty_cycle(8'd192);\n",
       "        \n",
       "        // Test 100% duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing ~100 percent duty cycle:\");\n",
       "        duty_cycle = 8'd255; // 255/256  99.6%\n",
       "        measure_duty_cycle(8'd255);\n",
       "        \n",
       "        // Test 2: Dynamic duty cycle changes\n",
       "        $display();\n",
       "        $display(\"=== TEST 2: Dynamic Duty Cycle Changes ===\");\n",
       "        \n",
       "        // Show real-time changes\n",
       "        $display(\"Changing duty cycle every 0.5 periods...\");\n",
       "        \n",
       "        duty_cycle = 8'd32;   // 12.5 percent\n",
       "        #1280;  // 0.5 period (128 clocks)\n",
       "        \n",
       "        duty_cycle = 8'd96;   // 37.5 percent\n",
       "        #1280;\n",
       "        \n",
       "        duty_cycle = 8'd160;  // 62.5 percent\n",
       "        #1280;\n",
       "        \n",
       "        duty_cycle = 8'd224;  // 87.5 percent\n",
       "        #1280;\n",
       "        \n",
       "        // Test 3: Enable/Disable functionality\n",
       "        $display();\n",
       "        $display(\"=== TEST 3: Enable/Disable Test ===\");\n",
       "        \n",
       "        duty_cycle = 8'd128;  // 50 percent\n",
       "        $display(\"PWM Enabled (50 percent duty cycle):\");\n",
       "        #500;\n",
       "        \n",
       "        enable = 0;\n",
       "        $display(\"PWM Disabled (output should be 0):\");\n",
       "        #500;\n",
       "        \n",
       "        enable = 1;\n",
       "        $display(\"PWM Re-enabled:\");\n",
       "        #500;\n",
       "        \n",
       "        // Test 4: Edge cases\n",
       "        $display();\n",
       "        $display(\"=== TEST 4: Edge Cases ===\");\n",
       "        \n",
       "        // Minimum non-zero duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing minimum duty cycle (1/256):\");\n",
       "        duty_cycle = 8'd1;\n",
       "        measure_duty_cycle(8'd1);\n",
       "        \n",
       "        // Maximum duty cycle\n",
       "        $display();\n",
       "        $display(\"Testing maximum duty cycle (255/256):\");\n",
       "        duty_cycle = 8'd255;\n",
       "        measure_duty_cycle(8'd255);\n",
       "        \n",
       "        // Show a few complete PWM periods with 50% duty cycle\n",
       "        $display();\n",
       "        $display(\"=== Showing 2 complete PWM periods (50 percent duty) ===\");\n",
       "        duty_cycle = 8'd128;\n",
       "        \n",
       "        repeat(512) begin  // 2 complete periods\n",
       "            @(posedge clock);\n",
       "            if (counter_value == 0) begin\n",
       "                $display(\"--- New PWM Period Starting ---\");\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== PWM Generator Test Complete ===\");\n",
       "        $display();\n",
       "        \n",
       "        #100;\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor PWM output transitions\n",
       "    always @(pwm_output) begin\n",
       "        if (reset_n && enable) begin\n",
       "            $display(\"PWM: %s at counter=%d\", pwm_output ? \"HIGH\" : \"LOW\", counter_value);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== 8-Bit PWM Generator Test ===\n",
      "PWM Frequency = Clock/256\n",
      "Resolution = 8 bits (256 steps)\n",
      "\n",
      "=== RESET COMPLETE ===\n",
      "\n",
      "=== TEST 1: Various Duty Cycles ===\n",
      "\n",
      "Testing 0 percent duty cycle:\n",
      "PWM Period Complete (Counter rolled over)\n",
      "Expected:   0/256 (0.0 percent), Measured:           0/256 (0.0 percent) \n",
      "\n",
      "Testing 25 percent duty cycle:\n",
      "PWM: HIGH at counter=  0\n",
      "PWM Config: Duty Cycle =  64/256 (25.0 percent)\n",
      "PWM:  LOW at counter= 64\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected:  64/256 (25.0 percent), Measured:          64/256 (25.0 percent) \n",
      "\n",
      "Testing 50 percent duty cycle:\n",
      "PWM Config: Duty Cycle = 128/256 (50.0 percent)\n",
      "PWM:  LOW at counter=128\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected: 128/256 (50.0 percent), Measured:         128/256 (50.0 percent) \n",
      "\n",
      "Testing 75 percent duty cycle:\n",
      "PWM Config: Duty Cycle = 192/256 (75.0 percent)\n",
      "PWM:  LOW at counter=192\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected: 192/256 (75.0 percent), Measured:         192/256 (75.0 percent) \n",
      "\n",
      "Testing ~100 percent duty cycle:\n",
      "PWM Config: Duty Cycle = 255/256 (99.6 percent)\n",
      "PWM:  LOW at counter=255\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected: 255/256 (99.6 percent), Measured:         255/256 (99.6 percent) \n",
      "\n",
      "=== TEST 2: Dynamic Duty Cycle Changes ===\n",
      "Changing duty cycle every 0.5 periods...\n",
      "PWM Config: Duty Cycle =  32/256 (12.5 percent)\n",
      "PWM:  LOW at counter= 32\n",
      "PWM Config: Duty Cycle =  96/256 (37.5 percent)\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "PWM Config: Duty Cycle = 160/256 (62.5 percent)\n",
      "PWM Config: Duty Cycle = 224/256 (87.5 percent)\n",
      "PWM:  LOW at counter=224\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "\n",
      "=== TEST 3: Enable/Disable Test ===\n",
      "PWM Enabled (50 percent duty cycle):\n",
      "PWM Config: Duty Cycle = 128/256 (50.0 percent)\n",
      "PWM Disabled (output should be 0):\n",
      "PWM Re-enabled:\n",
      "PWM: HIGH at counter= 50\n",
      "\n",
      "=== TEST 4: Edge Cases ===\n",
      "\n",
      "Testing minimum duty cycle (1/256):\n",
      "PWM:  LOW at counter=100\n",
      "PWM Config: Duty Cycle =   1/256 (0.4 percent)\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "PWM:  LOW at counter=  1\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected:   1/256 (0.4 percent), Measured:           1/256 (0.4 percent) \n",
      "\n",
      "Testing maximum duty cycle (255/256):\n",
      "PWM Config: Duty Cycle = 255/256 (99.6 percent)\n",
      "PWM:  LOW at counter=255\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "Expected: 255/256 (99.6 percent), Measured:         255/256 (99.6 percent) \n",
      "\n",
      "=== Showing 2 complete PWM periods (50 percent duty) ===\n",
      "PWM Config: Duty Cycle = 128/256 (50.0 percent)\n",
      "PWM:  LOW at counter=128\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "--- New PWM Period Starting ---\n",
      "PWM:  LOW at counter=128\n",
      "PWM Period Complete (Counter rolled over)\n",
      "PWM: HIGH at counter=  0\n",
      "--- New PWM Period Starting ---\n",
      "\n",
      "=== PWM Generator Test Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_11__pwm_generator/obj_dir directory...\n",
      "Chapter_6_examples/example_11__pwm_generator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 38,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_11__pwm_generator/\"\n",
    "files = [\"pwm_generator_design.sv\", \"pwm_generator_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "628c183c",
   "metadata": {},
   "source": [
    "#### Traffic Light Controller\n",
    "State machine controlling traffic light sequences with timing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "5ac17b2f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller.sv\n",
       "module traffic_light_controller (\n",
       "    input  logic clk,\n",
       "    input  logic reset,\n",
       "    output logic red_light,\n",
       "    output logic yellow_light,\n",
       "    output logic green_light\n",
       ");\n",
       "\n",
       "    // State enumeration\n",
       "    typedef enum logic [1:0] {\n",
       "        RED    = 2'b00,\n",
       "        GREEN  = 2'b01,\n",
       "        YELLOW = 2'b10\n",
       "    } traffic_state_t;\n",
       "\n",
       "    traffic_state_t current_state, next_state;\n",
       "    \n",
       "    // Timer counter for state duration\n",
       "    logic [3:0] timer_count;\n",
       "    \n",
       "    // State timing parameters (in clock cycles)\n",
       "    parameter RED_TIME    = 4'd8;  // Red light duration\n",
       "    parameter GREEN_TIME  = 4'd6;  // Green light duration  \n",
       "    parameter YELLOW_TIME = 4'd2;  // Yellow light duration\n",
       "\n",
       "    // State register\n",
       "    always_ff @(posedge clk or posedge reset) begin\n",
       "        if (reset) begin\n",
       "            current_state <= RED;\n",
       "            timer_count <= 4'd0;\n",
       "        end else begin\n",
       "            current_state <= next_state;\n",
       "            if (next_state != current_state) begin\n",
       "                timer_count <= 4'd0;  // Reset timer on state change\n",
       "            end else begin\n",
       "                timer_count <= timer_count + 1;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Next state logic\n",
       "    always_comb begin\n",
       "        next_state = current_state;  // Default: stay in current state\n",
       "        \n",
       "        case (current_state)\n",
       "            RED: begin\n",
       "                if (timer_count >= RED_TIME - 1) begin\n",
       "                    next_state = GREEN;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            GREEN: begin\n",
       "                if (timer_count >= GREEN_TIME - 1) begin\n",
       "                    next_state = YELLOW;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            YELLOW: begin\n",
       "                if (timer_count >= YELLOW_TIME - 1) begin\n",
       "                    next_state = RED;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            default: next_state = RED;\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "    // Output logic\n",
       "    always_comb begin\n",
       "        red_light    = (current_state == RED);\n",
       "        green_light  = (current_state == GREEN);\n",
       "        yellow_light = (current_state == YELLOW);\n",
       "    end\n",
       "\n",
       "    // Display state changes for debugging\n",
       "    always_ff @(posedge clk) begin\n",
       "        if (next_state != current_state) begin\n",
       "            case (next_state)\n",
       "                RED:    $display(\"Time %0t: Traffic Light -> RED\", $time);\n",
       "                GREEN:  $display(\"Time %0t: Traffic Light -> GREEN\", $time);\n",
       "                YELLOW: $display(\"Time %0t: Traffic Light -> YELLOW\", $time);\n",
       "                default: $display(\"Time %0t: Traffic Light -> UNKNOWN STATE\", $time);\n",
       "            endcase\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller_testbench.sv\n",
       "module traffic_light_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic clk;\n",
       "    logic reset;\n",
       "    logic red_light;\n",
       "    logic yellow_light;\n",
       "    logic green_light;\n",
       "\n",
       "    // Instantiate design under test\n",
       "    traffic_light_controller TRAFFIC_CONTROLLER (\n",
       "        .clk(clk),\n",
       "        .reset(reset),\n",
       "        .red_light(red_light),\n",
       "        .yellow_light(yellow_light),\n",
       "        .green_light(green_light)\n",
       "    );\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10 time unit period\n",
       "    end\n",
       "\n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"traffic_light_testbench.vcd\");\n",
       "        $dumpvars(0, traffic_light_testbench);\n",
       "        \n",
       "        $display(\"=== Traffic Light Controller Test ===\");\n",
       "        $display(\"Time %0t: Starting simulation\", $time);\n",
       "        \n",
       "        // Initialize\n",
       "        reset = 1;\n",
       "        #20;\n",
       "        reset = 0;\n",
       "        \n",
       "        $display(\"Time %0t: Reset released - Traffic light should start in RED\", $time);\n",
       "        \n",
       "        // Monitor light states\n",
       "        forever begin\n",
       "            @(posedge clk);\n",
       "            $display(\"Time %0t: Lights - RED:%b GREEN:%b YELLOW:%b\", \n",
       "                    $time, red_light, green_light, yellow_light);\n",
       "            \n",
       "            // Check that only one light is on at a time\n",
       "            if ((red_light + green_light + yellow_light) != 1) begin\n",
       "                $display(\"ERROR: Multiple or no lights active!\");\n",
       "                $finish;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Test duration control\n",
       "    initial begin\n",
       "        #2000;  // Run for enough time to see multiple cycles\n",
       "        $display(\"Time %0t: Test completed successfully\", $time);\n",
       "        $display(\"=== Traffic Light Controller Test Passed ===\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Display light changes with timing\n",
       "    always @(posedge clk) begin\n",
       "        if ($changed(red_light) || $changed(green_light) || $changed(yellow_light)) begin\n",
       "            if (red_light)    $display(\">>> RED LIGHT ON    (Duration: 8 cycles)\");\n",
       "            if (green_light)  $display(\">>> GREEN LIGHT ON  (Duration: 6 cycles)\");\n",
       "            if (yellow_light) $display(\">>> YELLOW LIGHT ON (Duration: 2 cycles)\");\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Traffic Light Controller Test ===\n",
      "Time 0: Starting simulation\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 20: Reset released - Traffic light should start in RED\n",
      "Time 25: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 35: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 45: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 55: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 65: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 75: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 85: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 95: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 95: Traffic Light -> GREEN\n",
      "Time 105: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 115: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 125: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 135: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 145: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 155: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 155: Traffic Light -> YELLOW\n",
      "Time 165: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 175: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 175: Traffic Light -> RED\n",
      "Time 185: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 195: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 205: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 215: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 225: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 235: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 245: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 255: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 255: Traffic Light -> GREEN\n",
      "Time 265: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 275: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 285: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 295: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 305: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 315: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 315: Traffic Light -> YELLOW\n",
      "Time 325: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 335: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 335: Traffic Light -> RED\n",
      "Time 345: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 355: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 365: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 375: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 385: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 395: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 405: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 415: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 415: Traffic Light -> GREEN\n",
      "Time 425: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 435: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 445: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 455: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 465: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 475: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 475: Traffic Light -> YELLOW\n",
      "Time 485: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 495: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 495: Traffic Light -> RED\n",
      "Time 505: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 515: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 525: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 535: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 545: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 555: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 565: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 575: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 575: Traffic Light -> GREEN\n",
      "Time 585: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 595: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 605: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 615: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 625: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 635: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 635: Traffic Light -> YELLOW\n",
      "Time 645: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 655: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 655: Traffic Light -> RED\n",
      "Time 665: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 675: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 685: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 695: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 705: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 715: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 725: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 735: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 735: Traffic Light -> GREEN\n",
      "Time 745: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 755: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 765: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 775: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 785: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 795: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 795: Traffic Light -> YELLOW\n",
      "Time 805: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 815: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 815: Traffic Light -> RED\n",
      "Time 825: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 835: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 845: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 855: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 865: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 875: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 885: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 895: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 895: Traffic Light -> GREEN\n",
      "Time 905: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 915: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 925: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 935: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 945: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 955: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 955: Traffic Light -> YELLOW\n",
      "Time 965: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 975: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 975: Traffic Light -> RED\n",
      "Time 985: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 995: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1005: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1015: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1025: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1035: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1045: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1055: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1055: Traffic Light -> GREEN\n",
      "Time 1065: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1075: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1085: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1095: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1105: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1115: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1115: Traffic Light -> YELLOW\n",
      "Time 1125: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1135: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1135: Traffic Light -> RED\n",
      "Time 1145: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1155: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1165: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1175: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1185: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1195: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1205: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1215: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1215: Traffic Light -> GREEN\n",
      "Time 1225: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1235: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1245: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1255: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1265: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1275: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1275: Traffic Light -> YELLOW\n",
      "Time 1285: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1295: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1295: Traffic Light -> RED\n",
      "Time 1305: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1315: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1325: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1335: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1345: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1355: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1365: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1375: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1375: Traffic Light -> GREEN\n",
      "Time 1385: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1395: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1405: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1415: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1425: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1435: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1435: Traffic Light -> YELLOW\n",
      "Time 1445: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1455: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1455: Traffic Light -> RED\n",
      "Time 1465: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1475: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1485: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1495: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1505: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1515: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1525: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1535: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1535: Traffic Light -> GREEN\n",
      "Time 1545: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1555: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1565: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1575: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1585: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1595: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1595: Traffic Light -> YELLOW\n",
      "Time 1605: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1615: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1615: Traffic Light -> RED\n",
      "Time 1625: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1635: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1645: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1655: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1665: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1675: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1685: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1695: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1695: Traffic Light -> GREEN\n",
      "Time 1705: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1715: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1725: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1735: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1745: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1755: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1755: Traffic Light -> YELLOW\n",
      "Time 1765: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1775: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1775: Traffic Light -> RED\n",
      "Time 1785: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1795: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1805: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1815: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1825: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1835: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1845: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1855: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1855: Traffic Light -> GREEN\n",
      "Time 1865: Lights - RED:0 GREEN:1 YELLOW:0\n",
      ">>> GREEN LIGHT ON  (Duration: 6 cycles)\n",
      "Time 1875: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1885: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1895: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1905: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1915: Lights - RED:0 GREEN:1 YELLOW:0\n",
      "Time 1915: Traffic Light -> YELLOW\n",
      "Time 1925: Lights - RED:0 GREEN:0 YELLOW:1\n",
      ">>> YELLOW LIGHT ON (Duration: 2 cycles)\n",
      "Time 1935: Lights - RED:0 GREEN:0 YELLOW:1\n",
      "Time 1935: Traffic Light -> RED\n",
      "Time 1945: Lights - RED:1 GREEN:0 YELLOW:0\n",
      ">>> RED LIGHT ON    (Duration: 8 cycles)\n",
      "Time 1955: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1965: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1975: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1985: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 1995: Lights - RED:1 GREEN:0 YELLOW:0\n",
      "Time 2000: Test completed successfully\n",
      "=== Traffic Light Controller Test Passed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_12__traffic_light_controller/obj_dir directory...\n",
      "Chapter_6_examples/example_12__traffic_light_controller/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_12__traffic_light_controller/\"\n",
    "files = [\n",
    "    \"traffic_light_controller.sv\",\n",
    "    \"traffic_light_controller_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c685933c",
   "metadata": {},
   "source": [
    "#### UART Transmitter\n",
    "Serial data transmitter with start/stop bits and baud rate control"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "44f33484",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// uart_transmitter.sv - Clean Version with Minimal Debug Output\n",
       "module uart_transmitter (\n",
       "    input  logic       clk,\n",
       "    input  logic       reset,\n",
       "    input  logic       tx_start,      // Start transmission\n",
       "    input  logic [7:0] tx_data,       // Data to transmit\n",
       "    output logic       tx_serial,     // Serial output\n",
       "    output logic       tx_busy,       // Transmission in progress\n",
       "    output logic       tx_done        // Transmission complete\n",
       ");\n",
       "\n",
       "    // UART frame states\n",
       "    typedef enum logic [2:0] {\n",
       "        IDLE       = 3'b000,\n",
       "        START_BIT  = 3'b001,\n",
       "        DATA_BITS  = 3'b010,\n",
       "        STOP_BIT   = 3'b011\n",
       "    } uart_state_t;\n",
       "\n",
       "    uart_state_t current_state;\n",
       "    \n",
       "    // Internal registers\n",
       "    logic [7:0] shift_register;    // Data to be transmitted\n",
       "    logic [2:0] bit_counter;       // Count data bits (0-7)\n",
       "    logic [3:0] baud_counter;      // Baud rate timing\n",
       "    \n",
       "    // Baud rate control (simplified for simulation)\n",
       "    parameter BAUD_TICKS = 4'd8;   // Clock cycles per bit period\n",
       "    \n",
       "    // State register and counters\n",
       "    always_ff @(posedge clk or posedge reset) begin\n",
       "        if (reset) begin\n",
       "            current_state <= IDLE;\n",
       "            shift_register <= 8'h00;\n",
       "            bit_counter <= 3'd0;\n",
       "            baud_counter <= 4'd0;\n",
       "        end else begin\n",
       "            // State machine\n",
       "            case (current_state)\n",
       "                IDLE: begin\n",
       "                    baud_counter <= 4'd0;\n",
       "                    bit_counter <= 3'd0;\n",
       "                    if (tx_start) begin\n",
       "                        current_state <= START_BIT;\n",
       "                        shift_register <= tx_data;\n",
       "                        $display(\"Time %0t: Start transmission - Data: 0x%02h\", $time, tx_data);\n",
       "                    end\n",
       "                end\n",
       "                \n",
       "                START_BIT: begin\n",
       "                    if (baud_counter >= BAUD_TICKS - 1) begin\n",
       "                        baud_counter <= 4'd0;\n",
       "                        current_state <= DATA_BITS;\n",
       "                    end else begin\n",
       "                        baud_counter <= baud_counter + 1;\n",
       "                    end\n",
       "                end\n",
       "                \n",
       "                DATA_BITS: begin\n",
       "                    if (baud_counter >= BAUD_TICKS - 1) begin\n",
       "                        baud_counter <= 4'd0;\n",
       "                        shift_register <= {1'b0, shift_register[7:1]};\n",
       "                        bit_counter <= bit_counter + 1;\n",
       "                        if (bit_counter >= 3'd7) begin\n",
       "                            current_state <= STOP_BIT;\n",
       "                        end\n",
       "                    end else begin\n",
       "                        baud_counter <= baud_counter + 1;\n",
       "                    end\n",
       "                end\n",
       "                \n",
       "                STOP_BIT: begin\n",
       "                    if (baud_counter >= BAUD_TICKS - 1) begin\n",
       "                        baud_counter <= 4'd0;\n",
       "                        current_state <= IDLE;\n",
       "                        $display(\"Time %0t: UART transmission complete!\", $time);\n",
       "                    end else begin\n",
       "                        baud_counter <= baud_counter + 1;\n",
       "                    end\n",
       "                end\n",
       "                \n",
       "                default: current_state <= IDLE;\n",
       "            endcase\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Output logic\n",
       "    always_comb begin\n",
       "        case (current_state)\n",
       "            IDLE:      tx_serial = 1'b1;              // Line idle high\n",
       "            START_BIT: tx_serial = 1'b0;              // Start bit low\n",
       "            DATA_BITS: tx_serial = shift_register[0]; // LSB first\n",
       "            STOP_BIT:  tx_serial = 1'b1;              // Stop bit high\n",
       "            default:   tx_serial = 1'b1;\n",
       "        endcase\n",
       "        \n",
       "        tx_busy = (current_state != IDLE);\n",
       "        tx_done = (current_state == STOP_BIT) && (baud_counter >= BAUD_TICKS - 1);\n",
       "    end\n",
       "\n",
       "    // Minimal debug output - only show key events\n",
       "    // Remove or comment out this block for completely silent operation\n",
       "    /*\n",
       "    always_ff @(posedge clk) begin\n",
       "        if (tx_start && current_state == IDLE) begin\n",
       "            $display(\"Time %0t: Starting UART frame\", $time);\n",
       "        end\n",
       "        if (tx_done) begin\n",
       "            $display(\"Time %0t: UART frame complete\", $time);\n",
       "        end\n",
       "    end\n",
       "    */\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// uart_transmitter_testbench.sv - Fixed Version\n",
       "module uart_transmitter_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic       clk;\n",
       "    logic       reset;\n",
       "    logic       tx_start;\n",
       "    logic [7:0] tx_data;\n",
       "    logic       tx_serial;\n",
       "    logic       tx_busy;\n",
       "    logic       tx_done;\n",
       "\n",
       "    // Test data array\n",
       "    logic [7:0] test_messages [0:3] = '{8'h41, 8'h42, 8'h43, 8'h0A}; // \"ABC\\n\"\n",
       "\n",
       "    // Instantiate design under test\n",
       "    uart_transmitter UART_TX (\n",
       "        .clk(clk),\n",
       "        .reset(reset),\n",
       "        .tx_start(tx_start),\n",
       "        .tx_data(tx_data),\n",
       "        .tx_serial(tx_serial),\n",
       "        .tx_busy(tx_busy),\n",
       "        .tx_done(tx_done)\n",
       "    );\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10 time unit period\n",
       "    end\n",
       "\n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"uart_transmitter_testbench.vcd\");\n",
       "        $dumpvars(0, uart_transmitter_testbench);\n",
       "        \n",
       "        $display(\"=== UART Transmitter Test ===\");\n",
       "        $display(\"Time %0t: Starting simulation\", $time);\n",
       "        \n",
       "        // Initialize\n",
       "        reset = 1;\n",
       "        tx_start = 0;\n",
       "        tx_data = 8'h00;\n",
       "        #50;\n",
       "        reset = 0;\n",
       "        #20;\n",
       "        \n",
       "        $display(\"Time %0t: Reset complete, UART ready\", $time);\n",
       "        \n",
       "        // Send test messages\n",
       "        for (int i = 0; i < 4; i++) begin\n",
       "            // Wait for UART to be ready\n",
       "            while (tx_busy) @(posedge clk);\n",
       "            \n",
       "            // Start transmission\n",
       "            tx_data = test_messages[i];\n",
       "            $display(\"Time %0t: Sending byte: 0x%02h ('%c')\", $time, tx_data, \n",
       "                    (tx_data >= 32 && tx_data <= 126) ? tx_data : \".\");\n",
       "            \n",
       "            @(posedge clk);  // Wait for clock edge\n",
       "            tx_start = 1;\n",
       "            @(posedge clk);  // Hold for one clock cycle\n",
       "            tx_start = 0;\n",
       "            \n",
       "            // Wait for transmission to complete\n",
       "            while (!tx_done) @(posedge clk);\n",
       "            @(posedge clk);  // Extra cycle to see completion\n",
       "            \n",
       "            $display(\"Time %0t: Byte %0d transmitted\", $time, i+1);\n",
       "        end\n",
       "        \n",
       "        // Wait a bit more\n",
       "        #100;\n",
       "        $display(\"Time %0t: All transmissions completed successfully\", $time);\n",
       "        $display(\"=== UART Transmitter Test Passed ===\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Remove verbose serial monitoring\n",
       "    // (comment out or remove this block to reduce messages further)\n",
       "\n",
       "    // Capture and display complete transmitted bytes\n",
       "    logic [7:0] captured_byte;\n",
       "    logic [2:0] bit_index;  // Changed from [3:0] to [2:0] since we only need 0-7\n",
       "    logic prev_tx_busy;\n",
       "    \n",
       "    always @(posedge clk) begin\n",
       "        if (reset) begin\n",
       "            captured_byte <= 8'h00;\n",
       "            bit_index <= 3'd0;  // Changed from 4'd0 to 3'd0\n",
       "            prev_tx_busy <= 1'b0;\n",
       "        end else begin\n",
       "            prev_tx_busy <= tx_busy;\n",
       "            \n",
       "            // Detect start of transmission\n",
       "            if (tx_busy && !prev_tx_busy) begin\n",
       "                captured_byte <= 8'h00;\n",
       "                bit_index <= 3'd0;  // Changed from 4'd0 to 3'd0\n",
       "                $display(\"Time %0t: >>> Starting to capture frame\", $time);\n",
       "            end\n",
       "            \n",
       "            // Capture data bits\n",
       "            if (UART_TX.current_state == UART_TX.DATA_BITS && UART_TX.baud_counter == 0) begin\n",
       "                captured_byte[bit_index] <= tx_serial;\n",
       "                bit_index <= bit_index + 1;\n",
       "            end\n",
       "            \n",
       "            // Display complete byte\n",
       "            if (tx_done) begin\n",
       "                $display(\"Time %0t: >>> Complete byte received: 0x%02h ('%c')\", \n",
       "                       $time, captured_byte, \n",
       "                       (captured_byte >= 32 && captured_byte <= 126) ? captured_byte : \".\");\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // Watchdog timer\n",
       "    initial begin\n",
       "        #5000;\n",
       "        $display(\"Time %0t: Test completed normally\", $time);\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== UART Transmitter Test ===\n",
      "Time 0: Starting simulation\n",
      "Time 70: Reset complete, UART ready\n",
      "Time 70: Sending byte: 0x41 ('A')\n",
      "Time 75: Start transmission - Data: 0x41\n",
      "Time 85: >>> Starting to capture frame\n",
      "Time 875: >>> Complete byte received: 0x41 ('A')\n",
      "Time 875: UART transmission complete!\n",
      "Time 885: Byte 1 transmitted\n",
      "Time 885: Sending byte: 0x42 ('B')\n",
      "Time 895: Start transmission - Data: 0x42\n",
      "Time 905: >>> Starting to capture frame\n",
      "Time 1695: >>> Complete byte received: 0x42 ('B')\n",
      "Time 1695: UART transmission complete!\n",
      "Time 1705: Byte 2 transmitted\n",
      "Time 1705: Sending byte: 0x43 ('C')\n",
      "Time 1715: Start transmission - Data: 0x43\n",
      "Time 1725: >>> Starting to capture frame\n",
      "Time 2515: >>> Complete byte received: 0x43 ('C')\n",
      "Time 2515: UART transmission complete!\n",
      "Time 2525: Byte 3 transmitted\n",
      "Time 2525: Sending byte: 0x0a ('.')\n",
      "Time 2535: Start transmission - Data: 0x0a\n",
      "Time 2545: >>> Starting to capture frame\n",
      "Time 3335: >>> Complete byte received: 0x0a ('.')\n",
      "Time 3335: UART transmission complete!\n",
      "Time 3345: Byte 4 transmitted\n",
      "Time 3445: All transmissions completed successfully\n",
      "=== UART Transmitter Test Passed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_13__uart_transmitter/obj_dir directory...\n",
      "Chapter_6_examples/example_13__uart_transmitter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_13__uart_transmitter/\"\n",
    "files = [\"uart_transmitter.sv\", \"uart_transmitter_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0a11bcc",
   "metadata": {},
   "source": [
    "#### Memory Interface Controller\n",
    "Controller for read/write operations to external memory with handshaking"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "0b74f6d1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_interface_controller.sv\n",
       "module memory_interface_controller (\n",
       "    input  logic        clk,\n",
       "    input  logic        rst_n,\n",
       "    \n",
       "    // CPU Interface\n",
       "    input  logic        cpu_req,           // CPU request\n",
       "    input  logic        cpu_wr_en,         // CPU write enable (1=write, 0=read)\n",
       "    input  logic [7:0]  cpu_addr,          // CPU address\n",
       "    input  logic [15:0] cpu_wr_data,       // CPU write data\n",
       "    output logic [15:0] cpu_rd_data,       // CPU read data\n",
       "    output logic        cpu_ready,         // CPU ready signal\n",
       "    \n",
       "    // External Memory Interface\n",
       "    output logic        mem_req,           // Memory request\n",
       "    output logic        mem_wr_en,         // Memory write enable\n",
       "    output logic [7:0]  mem_addr,          // Memory address\n",
       "    output logic [15:0] mem_wr_data,       // Memory write data\n",
       "    input  logic [15:0] mem_rd_data,       // Memory read data\n",
       "    input  logic        mem_ready          // Memory ready signal\n",
       ");\n",
       "\n",
       "    // State machine states\n",
       "    typedef enum logic [1:0] {\n",
       "        IDLE        = 2'b00,\n",
       "        MEM_ACCESS  = 2'b01,\n",
       "        WAIT_READY  = 2'b10\n",
       "    } state_t;\n",
       "    \n",
       "    state_t current_state, next_state;\n",
       "    \n",
       "    // Internal registers\n",
       "    logic [7:0]  addr_reg;\n",
       "    logic [15:0] wr_data_reg;\n",
       "    logic        wr_en_reg;\n",
       "    \n",
       "    // State machine: sequential logic\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            current_state <= IDLE;\n",
       "            addr_reg      <= 8'b0;\n",
       "            wr_data_reg   <= 16'b0;\n",
       "            wr_en_reg     <= 1'b0;\n",
       "        end else begin\n",
       "            current_state <= next_state;\n",
       "            \n",
       "            // Capture CPU request when transitioning to MEM_ACCESS\n",
       "            if (current_state == IDLE && cpu_req) begin\n",
       "                addr_reg    <= cpu_addr;\n",
       "                wr_data_reg <= cpu_wr_data;\n",
       "                wr_en_reg   <= cpu_wr_en;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // State machine: combinational logic\n",
       "    always_comb begin\n",
       "        // Default values\n",
       "        next_state = current_state;\n",
       "        mem_req    = 1'b0;\n",
       "        cpu_ready  = 1'b0;\n",
       "        \n",
       "        case (current_state)\n",
       "            IDLE: begin\n",
       "                cpu_ready = 1'b1;  // Ready to accept new requests\n",
       "                if (cpu_req) begin\n",
       "                    next_state = MEM_ACCESS;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            MEM_ACCESS: begin\n",
       "                mem_req = 1'b1;    // Send request to memory\n",
       "                if (mem_ready) begin\n",
       "                    cpu_ready  = 1'b1;  // Transaction complete\n",
       "                    next_state = IDLE;\n",
       "                end else begin\n",
       "                    next_state = WAIT_READY;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            WAIT_READY: begin\n",
       "                mem_req = 1'b1;    // Keep request active\n",
       "                if (mem_ready) begin\n",
       "                    cpu_ready  = 1'b1;  // Transaction complete\n",
       "                    next_state = IDLE;\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            default: begin\n",
       "                next_state = IDLE;\n",
       "            end\n",
       "        endcase\n",
       "    end\n",
       "    \n",
       "    // Memory interface outputs\n",
       "    assign mem_addr    = addr_reg;\n",
       "    assign mem_wr_data = wr_data_reg;\n",
       "    assign mem_wr_en   = wr_en_reg;\n",
       "    \n",
       "    // CPU read data output\n",
       "    assign cpu_rd_data = mem_rd_data;\n",
       "    \n",
       "    initial $display(\"Memory Interface Controller initialized\");\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_interface_controller_testbench.sv\n",
       "module memory_controller_testbench;\n",
       "\n",
       "    // Clock and reset\n",
       "    logic clk;\n",
       "    logic rst_n;\n",
       "    \n",
       "    // CPU Interface signals\n",
       "    logic        cpu_req;\n",
       "    logic        cpu_wr_en;\n",
       "    logic [7:0]  cpu_addr;\n",
       "    logic [15:0] cpu_wr_data;\n",
       "    logic [15:0] cpu_rd_data;\n",
       "    logic        cpu_ready;\n",
       "    \n",
       "    // Memory Interface signals\n",
       "    logic        mem_req;\n",
       "    logic        mem_wr_en;\n",
       "    logic [7:0]  mem_addr;\n",
       "    logic [15:0] mem_wr_data;\n",
       "    logic [15:0] mem_rd_data;\n",
       "    logic        mem_ready;\n",
       "    \n",
       "    // Simple memory model\n",
       "    logic [15:0] memory_array [0:255];\n",
       "    \n",
       "    // Instantiate the memory interface controller\n",
       "    memory_interface_controller MEMORY_CONTROLLER_INST (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .cpu_req(cpu_req),\n",
       "        .cpu_wr_en(cpu_wr_en),\n",
       "        .cpu_addr(cpu_addr),\n",
       "        .cpu_wr_data(cpu_wr_data),\n",
       "        .cpu_rd_data(cpu_rd_data),\n",
       "        .cpu_ready(cpu_ready),\n",
       "        .mem_req(mem_req),\n",
       "        .mem_wr_en(mem_wr_en),\n",
       "        .mem_addr(mem_addr),\n",
       "        .mem_wr_data(mem_wr_data),\n",
       "        .mem_rd_data(mem_rd_data),\n",
       "        .mem_ready(mem_ready)\n",
       "    );\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10ns clock period\n",
       "    end\n",
       "    \n",
       "    // Simple memory model behavior\n",
       "    always_ff @(posedge clk) begin\n",
       "        if (mem_req) begin\n",
       "            if (mem_wr_en) begin\n",
       "                // Write operation\n",
       "                memory_array[mem_addr] <= mem_wr_data;\n",
       "                $display(\"Time %0t: Memory WRITE - Addr: 0x%02h, Data: 0x%04h\", \n",
       "                         $time, mem_addr, mem_wr_data);\n",
       "            end else begin\n",
       "                // Read operation\n",
       "                $display(\"Time %0t: Memory READ  - Addr: 0x%02h, Data: 0x%04h\", \n",
       "                         $time, mem_addr, memory_array[mem_addr]);\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Memory ready signal (simulate memory delay)\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            mem_ready <= 1'b0;\n",
       "        end else begin\n",
       "            mem_ready <= mem_req;  // Ready one cycle after request\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Memory read data\n",
       "    assign mem_rd_data = memory_array[mem_addr];\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Initialize\n",
       "        rst_n = 0;\n",
       "        cpu_req = 0;\n",
       "        cpu_wr_en = 0;\n",
       "        cpu_addr = 0;\n",
       "        cpu_wr_data = 0;\n",
       "        \n",
       "        // Initialize memory with some values\n",
       "        memory_array[8'h10] = 16'hABCD;\n",
       "        memory_array[8'h20] = 16'h1234;\n",
       "        memory_array[8'h30] = 16'h5678;\n",
       "        \n",
       "        // Dump waves\n",
       "        $dumpfile(\"memory_controller_testbench.vcd\");\n",
       "        $dumpvars(0, memory_controller_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Memory Interface Controller Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Release reset\n",
       "        #20 rst_n = 1;\n",
       "        #10;\n",
       "        \n",
       "        // Test 1: Write operation\n",
       "        $display(\"Test 1: Write 0xDEAD to address 0x10\");\n",
       "        wait(cpu_ready);\n",
       "        cpu_req = 1;\n",
       "        cpu_wr_en = 1;\n",
       "        cpu_addr = 8'h10;\n",
       "        cpu_wr_data = 16'hDEAD;\n",
       "        #10;\n",
       "        cpu_req = 0;\n",
       "        wait(cpu_ready);\n",
       "        #20;\n",
       "        \n",
       "        // Test 2: Read operation\n",
       "        $display(\"Test 2: Read from address 0x10\");\n",
       "        wait(cpu_ready);\n",
       "        cpu_req = 1;\n",
       "        cpu_wr_en = 0;\n",
       "        cpu_addr = 8'h10;\n",
       "        #10;\n",
       "        cpu_req = 0;\n",
       "        wait(cpu_ready);\n",
       "        $display(\"Read data: 0x%04h\", cpu_rd_data);\n",
       "        #20;\n",
       "        \n",
       "        // Test 3: Write to different address\n",
       "        $display(\"Test 3: Write 0xBEEF to address 0x20\");\n",
       "        wait(cpu_ready);\n",
       "        cpu_req = 1;\n",
       "        cpu_wr_en = 1;\n",
       "        cpu_addr = 8'h20;\n",
       "        cpu_wr_data = 16'hBEEF;\n",
       "        #10;\n",
       "        cpu_req = 0;\n",
       "        wait(cpu_ready);\n",
       "        #20;\n",
       "        \n",
       "        // Test 4: Read from different address\n",
       "        $display(\"Test 4: Read from address 0x20\");\n",
       "        wait(cpu_ready);\n",
       "        cpu_req = 1;\n",
       "        cpu_wr_en = 0;\n",
       "        cpu_addr = 8'h20;\n",
       "        #10;\n",
       "        cpu_req = 0;\n",
       "        wait(cpu_ready);\n",
       "        $display(\"Read data: 0x%04h\", cpu_rd_data);\n",
       "        #20;\n",
       "        \n",
       "        // Test 5: Multiple operations\n",
       "        $display(\"Test 5: Multiple operations\");\n",
       "        for (int i = 0; i < 3; i++) begin\n",
       "            // Write\n",
       "            wait(cpu_ready);\n",
       "            cpu_req = 1;\n",
       "            cpu_wr_en = 1;\n",
       "            cpu_addr = 8'h30 + 8'(i);\n",
       "            cpu_wr_data = 16'h1000 + 16'(i);\n",
       "            #10;\n",
       "            cpu_req = 0;\n",
       "            wait(cpu_ready);\n",
       "            \n",
       "            // Read back\n",
       "            wait(cpu_ready);\n",
       "            cpu_req = 1;\n",
       "            cpu_wr_en = 0;\n",
       "            cpu_addr = 8'h30 + 8'(i);\n",
       "            #10;\n",
       "            cpu_req = 0;\n",
       "            wait(cpu_ready);\n",
       "            $display(\"Address 0x%02h: Written 0x%04h, Read 0x%04h\", \n",
       "                     8'h30 + 8'(i), 16'h1000 + 16'(i), cpu_rd_data);\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== All tests completed ===\");\n",
       "        $display();\n",
       "        \n",
       "        #50 $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Memory Interface Controller initialized\n",
      "\n",
      "=== Memory Interface Controller Test ===\n",
      "\n",
      "Test 1: Write 0xDEAD to address 0x10\n",
      "Time 45: Memory WRITE - Addr: 0x10, Data: 0xdead\n",
      "Time 55: Memory WRITE - Addr: 0x10, Data: 0xdead\n",
      "Test 2: Read from address 0x10\n",
      "Time 75: Memory READ  - Addr: 0x10, Data: 0xdead\n",
      "Read data: 0xdead\n",
      "Time 85: Memory READ  - Addr: 0x10, Data: 0xdead\n",
      "Test 3: Write 0xBEEF to address 0x20\n",
      "Time 105: Memory WRITE - Addr: 0x20, Data: 0xbeef\n",
      "Time 115: Memory WRITE - Addr: 0x20, Data: 0xbeef\n",
      "Test 4: Read from address 0x20\n",
      "Time 135: Memory READ  - Addr: 0x20, Data: 0xbeef\n",
      "Read data: 0xbeef\n",
      "Time 145: Memory READ  - Addr: 0x20, Data: 0xbeef\n",
      "Test 5: Multiple operations\n",
      "Time 165: Memory WRITE - Addr: 0x30, Data: 0x1000\n",
      "Address 0x30: Written 0x1000, Read 0x1000\n",
      "Time 175: Memory WRITE - Addr: 0x30, Data: 0x1000\n",
      "Time 195: Memory WRITE - Addr: 0x31, Data: 0x1001\n",
      "Address 0x31: Written 0x1001, Read 0x1001\n",
      "Time 205: Memory WRITE - Addr: 0x31, Data: 0x1001\n",
      "Time 225: Memory WRITE - Addr: 0x32, Data: 0x1002\n",
      "Address 0x32: Written 0x1002, Read 0x1002\n",
      "Time 235: Memory WRITE - Addr: 0x32, Data: 0x1002\n",
      "\n",
      "=== All tests completed ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_14__memory_interface_controller/obj_dir directory...\n",
      "Chapter_6_examples/example_14__memory_interface_controller/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_14__memory_interface_controller/\"\n",
    "files = [\n",
    "    \"memory_interface_controller.sv\",\n",
    "    \"memory_interface_controller_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "868bae86",
   "metadata": {},
   "source": [
    "## always_latch for Latches"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc052a60",
   "metadata": {},
   "source": [
    "#### Address Latch\n",
    "Transparent latch for holding address during memory access cycles"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "763a876a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// address_latch.sv\n",
       "module address_latch (\n",
       "    input  logic        clk,\n",
       "    input  logic        rst_n,\n",
       "    \n",
       "    // Input address from CPU/Controller\n",
       "    input  logic [15:0] addr_in,           // Input address\n",
       "    input  logic        addr_valid,        // Address valid signal\n",
       "    \n",
       "    // Memory access control\n",
       "    input  logic        mem_cycle_start,   // Start of memory cycle\n",
       "    input  logic        mem_cycle_end,     // End of memory cycle\n",
       "    \n",
       "    // Latched address output\n",
       "    output logic [15:0] addr_out,          // Latched address output\n",
       "    output logic        addr_latched       // Address is currently latched\n",
       ");\n",
       "\n",
       "    // Internal latch enable signal\n",
       "    logic latch_enable;\n",
       "    logic cycle_active;\n",
       "    \n",
       "    // Memory cycle tracking\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            cycle_active <= 1'b0;\n",
       "        end else begin\n",
       "            if (mem_cycle_start) begin\n",
       "                cycle_active <= 1'b1;\n",
       "            end else if (mem_cycle_end) begin\n",
       "                cycle_active <= 1'b0;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Latch enable logic: transparent when not in memory cycle and address is valid\n",
       "    assign latch_enable = !cycle_active && addr_valid;\n",
       "    \n",
       "    // Transparent latch behavior\n",
       "    always_latch begin\n",
       "        if (latch_enable) begin\n",
       "            addr_out = addr_in;\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Address latched status\n",
       "    assign addr_latched = cycle_active;\n",
       "    \n",
       "    // Display messages for debugging\n",
       "    always @(posedge mem_cycle_start) begin\n",
       "        $display(\"Time %0t: Address latch - Memory cycle started, address 0x%04h latched\", \n",
       "                 $time, addr_out);\n",
       "    end\n",
       "    \n",
       "    always @(posedge mem_cycle_end) begin\n",
       "        $display(\"Time %0t: Address latch - Memory cycle ended, latch now transparent\", \n",
       "                 $time);\n",
       "    end\n",
       "    \n",
       "    initial $display(\"Address Latch initialized - Transparent latch for memory access\");\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// address_latch_testbench.sv\n",
       "module address_latch_testbench;\n",
       "\n",
       "    // Clock and reset\n",
       "    logic clk;\n",
       "    logic rst_n;\n",
       "    \n",
       "    // Input signals\n",
       "    logic [15:0] addr_in;\n",
       "    logic        addr_valid;\n",
       "    logic        mem_cycle_start;\n",
       "    logic        mem_cycle_end;\n",
       "    \n",
       "    // Output signals\n",
       "    logic [15:0] addr_out;\n",
       "    logic        addr_latched;\n",
       "    \n",
       "    // Instantiate the address latch\n",
       "    address_latch ADDRESS_LATCH_INST (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .addr_in(addr_in),\n",
       "        .addr_valid(addr_valid),\n",
       "        .mem_cycle_start(mem_cycle_start),\n",
       "        .mem_cycle_end(mem_cycle_end),\n",
       "        .addr_out(addr_out),\n",
       "        .addr_latched(addr_latched)\n",
       "    );\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10ns clock period\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Initialize signals\n",
       "        rst_n = 0;\n",
       "        addr_in = 16'h0000;\n",
       "        addr_valid = 0;\n",
       "        mem_cycle_start = 0;\n",
       "        mem_cycle_end = 0;\n",
       "        \n",
       "        // Dump waves\n",
       "        $dumpfile(\"address_latch_testbench.vcd\");\n",
       "        $dumpvars(0, address_latch_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Address Latch Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Release reset\n",
       "        #20 rst_n = 1;\n",
       "        #10;\n",
       "        \n",
       "        // Test 1: Basic transparent operation\n",
       "        $display(\"Test 1: Transparent latch operation\");\n",
       "        addr_in = 16'hA000;\n",
       "        addr_valid = 1;\n",
       "        #10;\n",
       "        $display(\"Input: 0x%04h, Output: 0x%04h, Latched: %b\", addr_in, addr_out, addr_latched);\n",
       "        \n",
       "        // Change address while transparent\n",
       "        addr_in = 16'hB000;\n",
       "        #10;\n",
       "        $display(\"Input: 0x%04h, Output: 0x%04h, Latched: %b\", addr_in, addr_out, addr_latched);\n",
       "        #10;\n",
       "        \n",
       "        // Test 2: Start memory cycle (latch should hold address)\n",
       "        $display(\"Test 2: Memory cycle - address should be latched\");\n",
       "        mem_cycle_start = 1;\n",
       "        #10;\n",
       "        mem_cycle_start = 0;\n",
       "        $display(\"Memory cycle started - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        \n",
       "        // Try changing input address during memory cycle\n",
       "        addr_in = 16'hC000;\n",
       "        #10;\n",
       "        $display(\"Changed input during cycle - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        \n",
       "        addr_in = 16'hD000;\n",
       "        #10;\n",
       "        $display(\"Changed input again - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        \n",
       "        // End memory cycle\n",
       "        mem_cycle_end = 1;\n",
       "        #10;\n",
       "        mem_cycle_end = 0;\n",
       "        $display(\"Memory cycle ended - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        #10;\n",
       "        \n",
       "        // Test 3: Address invalid during transparent mode\n",
       "        $display(\"Test 3: Address invalid - latch should not change\");\n",
       "        addr_valid = 0;\n",
       "        addr_in = 16'hE000;\n",
       "        #10;\n",
       "        $display(\"Address invalid - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        \n",
       "        // Make address valid again\n",
       "        addr_valid = 1;\n",
       "        #10;\n",
       "        $display(\"Address valid again - Input: 0x%04h, Output: 0x%04h, Latched: %b\", \n",
       "                 addr_in, addr_out, addr_latched);\n",
       "        #10;\n",
       "        \n",
       "        // Test 4: Multiple memory cycles\n",
       "        $display(\"Test 4: Multiple memory access cycles\");\n",
       "        for (int i = 0; i < 3; i++) begin\n",
       "            // Set new address\n",
       "            addr_in = 16'h1000 + 16'(i * 16'h100);\n",
       "            #10;\n",
       "            $display(\"Cycle %0d: Set address 0x%04h\", i+1, addr_in);\n",
       "            \n",
       "            // Start memory cycle\n",
       "            mem_cycle_start = 1;\n",
       "            #10;\n",
       "            mem_cycle_start = 0;\n",
       "            $display(\"  Memory cycle started - Output: 0x%04h, Latched: %b\", addr_out, addr_latched);\n",
       "            \n",
       "            // Simulate memory access time\n",
       "            #30;\n",
       "            \n",
       "            // End memory cycle\n",
       "            mem_cycle_end = 1;\n",
       "            #10;\n",
       "            mem_cycle_end = 0;\n",
       "            $display(\"  Memory cycle ended - Output: 0x%04h, Latched: %b\", addr_out, addr_latched);\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Test 5: Address changes during non-valid periods\n",
       "        $display(\"Test 5: Address changes when addr_valid is low\");\n",
       "        addr_valid = 0;\n",
       "        for (int i = 0; i < 3; i++) begin\n",
       "            addr_in = 16'hF000 + 16'(i * 16'h10);\n",
       "            #10;\n",
       "            $display(\"Invalid addr change %0d: Input: 0x%04h, Output: 0x%04h\", \n",
       "                     i+1, addr_in, addr_out);\n",
       "        end\n",
       "        \n",
       "        // Make valid and check final value\n",
       "        addr_valid = 1;\n",
       "        #10;\n",
       "        $display(\"Made valid: Input: 0x%04h, Output: 0x%04h\", addr_in, addr_out);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== All tests completed ===\");\n",
       "        $display();\n",
       "        \n",
       "        #50 $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for debugging\n",
       "    always @(addr_out) begin\n",
       "        if ($time > 0) begin\n",
       "            $display(\"Time %0t: Address output changed to 0x%04h\", $time, addr_out);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Address Latch initialized - Transparent latch for memory access\n",
      "\n",
      "=== Address Latch Test ===\n",
      "\n",
      "Test 1: Transparent latch operation\n",
      "Time 30: Address output changed to 0xa000\n",
      "Input: 0xa000, Output: 0xa000, Latched: 0\n",
      "Time 40: Address output changed to 0xb000\n",
      "Input: 0xb000, Output: 0xb000, Latched: 0\n",
      "Test 2: Memory cycle - address should be latched\n",
      "Time 60: Address latch - Memory cycle started, address 0xb000 latched\n",
      "Memory cycle started - Input: 0xb000, Output: 0xb000, Latched: 1\n",
      "Changed input during cycle - Input: 0xc000, Output: 0xb000, Latched: 1\n",
      "Changed input again - Input: 0xd000, Output: 0xb000, Latched: 1\n",
      "Time 90: Address latch - Memory cycle ended, latch now transparent\n",
      "Time 95: Address output changed to 0xd000\n",
      "Memory cycle ended - Input: 0xd000, Output: 0xd000, Latched: 0\n",
      "Test 3: Address invalid - latch should not change\n",
      "Address invalid - Input: 0xe000, Output: 0xd000, Latched: 0\n",
      "Time 120: Address output changed to 0xe000\n",
      "Address valid again - Input: 0xe000, Output: 0xe000, Latched: 0\n",
      "Test 4: Multiple memory access cycles\n",
      "Time 140: Address output changed to 0x1000\n",
      "Cycle 1: Set address 0x1000\n",
      "Time 150: Address latch - Memory cycle started, address 0x1000 latched\n",
      "  Memory cycle started - Output: 0x1000, Latched: 1\n",
      "Time 190: Address latch - Memory cycle ended, latch now transparent\n",
      "  Memory cycle ended - Output: 0x1000, Latched: 0\n",
      "Time 210: Address output changed to 0x1100\n",
      "Cycle 2: Set address 0x1100\n",
      "Time 220: Address latch - Memory cycle started, address 0x1100 latched\n",
      "  Memory cycle started - Output: 0x1100, Latched: 1\n",
      "Time 260: Address latch - Memory cycle ended, latch now transparent\n",
      "  Memory cycle ended - Output: 0x1100, Latched: 0\n",
      "Time 280: Address output changed to 0x1200\n",
      "Cycle 3: Set address 0x1200\n",
      "Time 290: Address latch - Memory cycle started, address 0x1200 latched\n",
      "  Memory cycle started - Output: 0x1200, Latched: 1\n",
      "Time 330: Address latch - Memory cycle ended, latch now transparent\n",
      "  Memory cycle ended - Output: 0x1200, Latched: 0\n",
      "Test 5: Address changes when addr_valid is low\n",
      "Invalid addr change 1: Input: 0xf000, Output: 0x1200\n",
      "Invalid addr change 2: Input: 0xf010, Output: 0x1200\n",
      "Invalid addr change 3: Input: 0xf020, Output: 0x1200\n",
      "Time 380: Address output changed to 0xf020\n",
      "Made valid: Input: 0xf020, Output: 0xf020\n",
      "\n",
      "=== All tests completed ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_15__address_latch/obj_dir directory...\n",
      "Chapter_6_examples/example_15__address_latch/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_15__address_latch/\"\n",
    "files = [\"address_latch.sv\", \"address_latch_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c5c430d5",
   "metadata": {},
   "source": [
    "#### Data Bus Latch\n",
    "Bidirectional data latch for bus isolation and timing control"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "b947bb4c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_bus_latch.sv - Fixed version without circular logic\n",
       "module data_bus_latch (\n",
       "    input  logic        clk,\n",
       "    input  logic        rst_n,\n",
       "    \n",
       "    // Control signals\n",
       "    input  logic        latch_enable,      // Enable latch operation\n",
       "    input  logic        cpu_to_bus_dir,    // Direction: 1=CPU->Bus, 0=Bus->CPU\n",
       "    input  logic        bus_output_enable, // Enable bus output drivers\n",
       "    \n",
       "    // CPU side interface\n",
       "    inout  logic [7:0]  cpu_data,          // Bidirectional CPU data bus\n",
       "    \n",
       "    // External bus interface  \n",
       "    inout  logic [7:0]  ext_bus_data,      // Bidirectional external data bus\n",
       "    \n",
       "    // Status outputs\n",
       "    output logic        latch_active,      // Latch is currently active\n",
       "    output logic        bus_isolated       // Bus is isolated (high-Z)\n",
       ");\n",
       "\n",
       "    // Internal latched data storage\n",
       "    logic [7:0] cpu_to_bus_latch;    // Latch for CPU->Bus direction\n",
       "    logic [7:0] bus_to_cpu_latch;    // Latch for Bus->CPU direction\n",
       "    \n",
       "    // Previous latch enable states for edge detection\n",
       "    logic prev_latch_enable;\n",
       "    logic prev_cpu_to_bus_dir;\n",
       "    \n",
       "    // Control signals for driving the buses\n",
       "    logic drive_cpu_bus;\n",
       "    logic drive_ext_bus;\n",
       "    \n",
       "    // Update previous states on clock edge\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            prev_latch_enable <= 1'b0;\n",
       "            prev_cpu_to_bus_dir <= 1'b0;\n",
       "        end else begin\n",
       "            prev_latch_enable <= latch_enable;\n",
       "            prev_cpu_to_bus_dir <= cpu_to_bus_dir;\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Latch data on the rising edge of latch_enable\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            cpu_to_bus_latch <= 8'h00;\n",
       "            bus_to_cpu_latch <= 8'h00;\n",
       "        end else begin\n",
       "            // Latch on rising edge of latch_enable\n",
       "            if (latch_enable && !prev_latch_enable) begin\n",
       "                if (cpu_to_bus_dir) begin\n",
       "                    // CPU->Bus: latch CPU data\n",
       "                    cpu_to_bus_latch <= cpu_data;\n",
       "                    $display(\n",
       "                        \"Time %0t: Data Bus Latch - CPU->Bus direction, latching CPU data: 0x%02h\", \n",
       "                        $time, cpu_data);\n",
       "                end else begin\n",
       "                    // Bus->CPU: latch external bus data\n",
       "                    bus_to_cpu_latch <= ext_bus_data;\n",
       "                    $display(\n",
       "                        \"Time %0t: Data Bus Latch - Bus->CPU direction, latching Bus data: 0x%02h\", \n",
       "                        $time, ext_bus_data);\n",
       "                end\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Drive control logic - only drive when latch is active and output is enabled\n",
       "    assign drive_ext_bus = latch_enable && cpu_to_bus_dir && bus_output_enable;\n",
       "    assign drive_cpu_bus = latch_enable && !cpu_to_bus_dir && bus_output_enable;\n",
       "    \n",
       "    // Bidirectional bus control\n",
       "    assign cpu_data = drive_cpu_bus ? bus_to_cpu_latch : 8'bz;\n",
       "    assign ext_bus_data = drive_ext_bus ? cpu_to_bus_latch : 8'bz;\n",
       "    \n",
       "    // Status signals\n",
       "    assign latch_active = latch_enable;\n",
       "    assign bus_isolated = !bus_output_enable;\n",
       "    \n",
       "    // Debug output for bus driving\n",
       "    always @(posedge bus_output_enable) begin\n",
       "        if (latch_enable) begin\n",
       "            if (cpu_to_bus_dir) begin\n",
       "                $display(\n",
       "                    \"Time %0t: Data Bus Latch - Driving ext_bus with latched data: 0x%02h\", \n",
       "                    $time, cpu_to_bus_latch);\n",
       "            end else begin\n",
       "                $display(\n",
       "                    \"Time %0t: Data Bus Latch - Driving cpu_data with latched data: 0x%02h\", \n",
       "                    $time, bus_to_cpu_latch);\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    always @(negedge bus_output_enable) begin\n",
       "        $display(\n",
       "            \"Time %0t: Data Bus Latch - Output disabled, buses isolated\",\n",
       "            $time);\n",
       "    end\n",
       "    \n",
       "    initial $display(\n",
       "        \"Data Bus Latch initialized - Bidirectional data isolation and timing control\");\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_bus_latch_testbench.sv\n",
       "module data_bus_latch_testbench;\n",
       "\n",
       "    // Clock and reset\n",
       "    logic clk;\n",
       "    logic rst_n;\n",
       "    \n",
       "    // Control signals\n",
       "    logic latch_enable;\n",
       "    logic cpu_to_bus_dir;\n",
       "    logic bus_output_enable;\n",
       "    \n",
       "    // Data buses\n",
       "    wire [7:0] cpu_data;\n",
       "    wire [7:0] ext_bus_data;\n",
       "    \n",
       "    // Status signals\n",
       "    logic latch_active;\n",
       "    logic bus_isolated;\n",
       "    \n",
       "    // Test drivers\n",
       "    logic [7:0] cpu_data_driver;\n",
       "    logic [7:0] ext_bus_data_driver;\n",
       "    logic       cpu_drive_enable;\n",
       "    logic       ext_bus_drive_enable;\n",
       "    \n",
       "    // Drive the bidirectional buses\n",
       "    assign cpu_data = cpu_drive_enable ? cpu_data_driver : 8'bz;\n",
       "    assign ext_bus_data = ext_bus_drive_enable ? ext_bus_data_driver : 8'bz;\n",
       "    \n",
       "    // Instantiate the data bus latch\n",
       "    data_bus_latch DATA_BUS_LATCH_INST (\n",
       "        .clk(clk),\n",
       "        .rst_n(rst_n),\n",
       "        .latch_enable(latch_enable),\n",
       "        .cpu_to_bus_dir(cpu_to_bus_dir),\n",
       "        .bus_output_enable(bus_output_enable),\n",
       "        .cpu_data(cpu_data),\n",
       "        .ext_bus_data(ext_bus_data),\n",
       "        .latch_active(latch_active),\n",
       "        .bus_isolated(bus_isolated)\n",
       "    );\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 10ns clock period\n",
       "    end\n",
       "    \n",
       "    // Helper task to display bus states\n",
       "    task display_bus_state(string test_name);\n",
       "        $display(\"%s - CPU: 0x%02h, ExtBus: 0x%02h, LatchActive: %b, Isolated: %b\", \n",
       "                 test_name, cpu_data, ext_bus_data, latch_active, bus_isolated);\n",
       "    endtask\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Initialize signals\n",
       "        rst_n = 0;\n",
       "        latch_enable = 0;\n",
       "        cpu_to_bus_dir = 0;\n",
       "        bus_output_enable = 0;\n",
       "        cpu_data_driver = 8'h00;\n",
       "        ext_bus_data_driver = 8'h00;\n",
       "        cpu_drive_enable = 0;\n",
       "        ext_bus_drive_enable = 0;\n",
       "        \n",
       "        // Dump waves\n",
       "        $dumpfile(\"data_bus_latch_testbench.vcd\");\n",
       "        $dumpvars(0, data_bus_latch_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Data Bus Latch Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Release reset\n",
       "        #20 rst_n = 1;\n",
       "        #10;\n",
       "        \n",
       "        // Test 1: CPU to Bus transfer\n",
       "        $display(\"Test 1: CPU to Bus data transfer\");\n",
       "        cpu_data_driver = 8'hAA;\n",
       "        cpu_drive_enable = 1;\n",
       "        cpu_to_bus_dir = 1;  // CPU->Bus direction\n",
       "        #10;\n",
       "        display_bus_state(\"  Initial state\");\n",
       "        \n",
       "        // Enable latch (should latch CPU data)\n",
       "        latch_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Latch enabled\");\n",
       "        \n",
       "        // Change CPU data (should not affect latched value)\n",
       "        cpu_data_driver = 8'hFF;\n",
       "        #10;\n",
       "        display_bus_state(\"  CPU data changed\");\n",
       "        \n",
       "        // Enable bus output (should drive external bus)\n",
       "        bus_output_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Bus output enabled\");\n",
       "        \n",
       "        // Disable CPU driver to see latch driving bus\n",
       "        cpu_drive_enable = 0;\n",
       "        #10;\n",
       "        display_bus_state(\"  CPU driver disabled\");\n",
       "        \n",
       "        // Cleanup\n",
       "        bus_output_enable = 0;\n",
       "        latch_enable = 0;\n",
       "        #20;\n",
       "        \n",
       "        // Test 2: Bus to CPU transfer\n",
       "        $display(\"Test 2: Bus to CPU data transfer\");\n",
       "        ext_bus_data_driver = 8'h55;\n",
       "        ext_bus_drive_enable = 1;\n",
       "        cpu_to_bus_dir = 0;  // Bus->CPU direction\n",
       "        #10;\n",
       "        display_bus_state(\"  Initial state\");\n",
       "        \n",
       "        // Enable latch (should latch bus data)\n",
       "        latch_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Latch enabled\");\n",
       "        \n",
       "        // Change bus data (should not affect latched value)\n",
       "        ext_bus_data_driver = 8'h33;\n",
       "        #10;\n",
       "        display_bus_state(\"  Bus data changed\");\n",
       "        \n",
       "        // Enable bus output (should drive CPU bus)\n",
       "        bus_output_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Bus output enabled\");\n",
       "        \n",
       "        // Disable external bus driver to see latch driving CPU\n",
       "        ext_bus_drive_enable = 0;\n",
       "        #10;\n",
       "        display_bus_state(\"  Ext bus driver disabled\");\n",
       "        \n",
       "        // Cleanup\n",
       "        bus_output_enable = 0;\n",
       "        latch_enable = 0;\n",
       "        #20;\n",
       "        \n",
       "        // Test 3: Bus isolation\n",
       "        $display(\"Test 3: Bus isolation test\");\n",
       "        cpu_data_driver = 8'hCC;\n",
       "        ext_bus_data_driver = 8'h99;\n",
       "        cpu_drive_enable = 1;\n",
       "        ext_bus_drive_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Both buses driven\");\n",
       "        \n",
       "        // Enable latch but keep output disabled (isolation)\n",
       "        latch_enable = 1;\n",
       "        cpu_to_bus_dir = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Latch enabled, output disabled\");\n",
       "        \n",
       "        // Disable external drivers\n",
       "        cpu_drive_enable = 0;\n",
       "        ext_bus_drive_enable = 0;\n",
       "        #10;\n",
       "        display_bus_state(\"  All drivers disabled (isolated)\");\n",
       "        \n",
       "        // Enable output\n",
       "        bus_output_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"  Output enabled\");\n",
       "        \n",
       "        // Cleanup\n",
       "        bus_output_enable = 0;\n",
       "        latch_enable = 0;\n",
       "        #20;\n",
       "        \n",
       "        // Test 4: Multiple transfers with different data\n",
       "        $display(\"Test 4: Multiple transfers\");\n",
       "        for (int i = 0; i < 4; i++) begin\n",
       "            logic [7:0] test_data = 8'h10 + 8'(i * 8'h11);\n",
       "            \n",
       "            $display(\"  Transfer %0d: Data 0x%02h\", i+1, test_data);\n",
       "            \n",
       "            // Setup data\n",
       "            if (i % 2 == 0) begin\n",
       "                // CPU to Bus\n",
       "                cpu_data_driver = test_data;\n",
       "                cpu_drive_enable = 1;\n",
       "                ext_bus_drive_enable = 0;\n",
       "                cpu_to_bus_dir = 1;\n",
       "            end else begin\n",
       "                // Bus to CPU\n",
       "                ext_bus_data_driver = test_data;\n",
       "                ext_bus_drive_enable = 1;\n",
       "                cpu_drive_enable = 0;\n",
       "                cpu_to_bus_dir = 0;\n",
       "            end\n",
       "            \n",
       "            #10;\n",
       "            \n",
       "            // Latch and transfer\n",
       "            latch_enable = 1;\n",
       "            #10;\n",
       "            bus_output_enable = 1;\n",
       "            #10;\n",
       "            display_bus_state(\"    Transfer complete\");\n",
       "            \n",
       "            // Cleanup\n",
       "            bus_output_enable = 0;\n",
       "            latch_enable = 0;\n",
       "            cpu_drive_enable = 0;\n",
       "            ext_bus_drive_enable = 0;\n",
       "            #10;\n",
       "        end\n",
       "        \n",
       "        // Test 5: Timing control demonstration\n",
       "        $display(\"Test 5: Timing control demonstration\");\n",
       "        cpu_data_driver = 8'hDE;\n",
       "        cpu_drive_enable = 1;\n",
       "        cpu_to_bus_dir = 1;\n",
       "        \n",
       "        $display(\"  Phase 1: Setup data\");\n",
       "        #10;\n",
       "        display_bus_state(\"    Data setup\");\n",
       "        \n",
       "        $display(\"  Phase 2: Latch data\");\n",
       "        latch_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"    Data latched\");\n",
       "        \n",
       "        $display(\"  Phase 3: Remove source data\");\n",
       "        cpu_drive_enable = 0;\n",
       "        #10;\n",
       "        display_bus_state(\"    Source removed\");\n",
       "        \n",
       "        $display(\"  Phase 4: Drive output\");\n",
       "        bus_output_enable = 1;\n",
       "        #10;\n",
       "        display_bus_state(\"    Output driving\");\n",
       "        \n",
       "        $display(\"  Phase 5: Complete transfer\");\n",
       "        bus_output_enable = 0;\n",
       "        latch_enable = 0;\n",
       "        #10;\n",
       "        display_bus_state(\"    Transfer complete\");\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== All tests completed ===\");\n",
       "        $display();\n",
       "        \n",
       "        #50 $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Data Bus Latch initialized - Bidirectional data isolation and timing control\n",
      "\n",
      "=== Data Bus Latch Test ===\n",
      "\n",
      "Test 1: CPU to Bus data transfer\n",
      "  Initial state - CPU: 0xaa, ExtBus: 0x00, LatchActive: 0, Isolated: 1\n",
      "Time 45: Data Bus Latch - CPU->Bus direction, latching CPU data: 0xaa\n",
      "  Latch enabled - CPU: 0xaa, ExtBus: 0x00, LatchActive: 1, Isolated: 1\n",
      "  CPU data changed - CPU: 0xff, ExtBus: 0x00, LatchActive: 1, Isolated: 1\n",
      "Time 60: Data Bus Latch - Driving ext_bus with latched data: 0xaa\n",
      "  Bus output enabled - CPU: 0xff, ExtBus: 0xaa, LatchActive: 1, Isolated: 0\n",
      "  CPU driver disabled - CPU: 0x00, ExtBus: 0xaa, LatchActive: 1, Isolated: 0\n",
      "Time 80: Data Bus Latch - Output disabled, buses isolated\n",
      "Test 2: Bus to CPU data transfer\n",
      "  Initial state - CPU: 0x00, ExtBus: 0x55, LatchActive: 0, Isolated: 1\n",
      "Time 115: Data Bus Latch - Bus->CPU direction, latching Bus data: 0x55\n",
      "  Latch enabled - CPU: 0x00, ExtBus: 0x55, LatchActive: 1, Isolated: 1\n",
      "  Bus data changed - CPU: 0x00, ExtBus: 0x33, LatchActive: 1, Isolated: 1\n",
      "Time 130: Data Bus Latch - Driving cpu_data with latched data: 0x55\n",
      "  Bus output enabled - CPU: 0x55, ExtBus: 0x33, LatchActive: 1, Isolated: 0\n",
      "  Ext bus driver disabled - CPU: 0x55, ExtBus: 0x00, LatchActive: 1, Isolated: 0\n",
      "Time 150: Data Bus Latch - Output disabled, buses isolated\n",
      "Test 3: Bus isolation test\n",
      "  Both buses driven - CPU: 0xcc, ExtBus: 0x99, LatchActive: 0, Isolated: 1\n",
      "Time 185: Data Bus Latch - CPU->Bus direction, latching CPU data: 0xcc\n",
      "  Latch enabled, output disabled - CPU: 0xcc, ExtBus: 0x99, LatchActive: 1,\n",
      "Isolated: 1\n",
      "  All drivers disabled (isolated) - CPU: 0x00, ExtBus: 0x00, LatchActive: 1,\n",
      "Isolated: 1\n",
      "Time 200: Data Bus Latch - Driving ext_bus with latched data: 0xcc\n",
      "  Output enabled - CPU: 0x00, ExtBus: 0xcc, LatchActive: 1, Isolated: 0\n",
      "Time 210: Data Bus Latch - Output disabled, buses isolated\n",
      "Test 4: Multiple transfers\n",
      "  Transfer 1: Data 0x10\n",
      "Time 245: Data Bus Latch - CPU->Bus direction, latching CPU data: 0x10\n",
      "Time 250: Data Bus Latch - Driving ext_bus with latched data: 0x10\n",
      "    Transfer complete - CPU: 0x10, ExtBus: 0x10, LatchActive: 1, Isolated: 0\n",
      "Time 260: Data Bus Latch - Output disabled, buses isolated\n",
      "  Transfer 2: Data 0x21\n",
      "Time 285: Data Bus Latch - Bus->CPU direction, latching Bus data: 0x21\n",
      "Time 290: Data Bus Latch - Driving cpu_data with latched data: 0x21\n",
      "    Transfer complete - CPU: 0x21, ExtBus: 0x21, LatchActive: 1, Isolated: 0\n",
      "Time 300: Data Bus Latch - Output disabled, buses isolated\n",
      "  Transfer 3: Data 0x32\n",
      "Time 325: Data Bus Latch - CPU->Bus direction, latching CPU data: 0x32\n",
      "Time 330: Data Bus Latch - Driving ext_bus with latched data: 0x32\n",
      "    Transfer complete - CPU: 0x32, ExtBus: 0x32, LatchActive: 1, Isolated: 0\n",
      "Time 340: Data Bus Latch - Output disabled, buses isolated\n",
      "  Transfer 4: Data 0x43\n",
      "Time 365: Data Bus Latch - Bus->CPU direction, latching Bus data: 0x43\n",
      "Time 370: Data Bus Latch - Driving cpu_data with latched data: 0x43\n",
      "    Transfer complete - CPU: 0x43, ExtBus: 0x43, LatchActive: 1, Isolated: 0\n",
      "Time 380: Data Bus Latch - Output disabled, buses isolated\n",
      "Test 5: Timing control demonstration\n",
      "  Phase 1: Setup data\n",
      "    Data setup - CPU: 0xde, ExtBus: 0x00, LatchActive: 0, Isolated: 1\n",
      "  Phase 2: Latch data\n",
      "Time 405: Data Bus Latch - CPU->Bus direction, latching CPU data: 0xde\n",
      "    Data latched - CPU: 0xde, ExtBus: 0x00, LatchActive: 1, Isolated: 1\n",
      "  Phase 3: Remove source data\n",
      "    Source removed - CPU: 0x00, ExtBus: 0x00, LatchActive: 1, Isolated: 1\n",
      "  Phase 4: Drive output\n",
      "Time 420: Data Bus Latch - Driving ext_bus with latched data: 0xde\n",
      "    Output driving - CPU: 0x00, ExtBus: 0xde, LatchActive: 1, Isolated: 0\n",
      "  Phase 5: Complete transfer\n",
      "Time 430: Data Bus Latch - Output disabled, buses isolated\n",
      "    Transfer complete - CPU: 0x00, ExtBus: 0x00, LatchActive: 0, Isolated: 1\n",
      "\n",
      "=== All tests completed ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_16__data_bus_latch/obj_dir directory...\n",
      "Chapter_6_examples/example_16__data_bus_latch/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 43,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_16__data_bus_latch/\"\n",
    "files = [\"data_bus_latch.sv\", \"data_bus_latch_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4e9ab1b9",
   "metadata": {},
   "source": [
    "#### Clock Gating Latch\n",
    "Level-sensitive latch used in clock gating circuits (with warnings about usage)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "5d4e00b0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_gating_latch.sv\n",
       "// WARNING: Clock gating latches are advanced power management techniques\n",
       "// that require careful analysis and should only be used by experienced designers\n",
       "// Improper use can cause timing violations, glitches, and functional failures\n",
       "\n",
       "module clock_gating_latch (\n",
       "    input  logic clk,           // Original clock signal\n",
       "    input  logic enable,        // Clock enable signal\n",
       "    input  logic test_mode,     // Test mode bypass (for DFT)\n",
       "    output logic gated_clk      // Gated clock output\n",
       ");\n",
       "\n",
       "    // Level-sensitive latch for clock gating\n",
       "    // The latch is transparent when clk is LOW\n",
       "    logic enable_latched;\n",
       "    \n",
       "    // Clock gating latch - enables clock when enable is high\n",
       "    // WARNING: This creates a level-sensitive latch which can cause:\n",
       "    // 1. Timing violations if enable changes during clock high period\n",
       "    // 2. Glitches on the gated clock\n",
       "    // 3. Difficulty in static timing analysis\n",
       "    \n",
       "    /* verilator lint_off LATCH */\n",
       "    // This is an intentional latch for clock gating purposes\n",
       "    always_latch begin\n",
       "        if (~clk)  // Latch is transparent when clock is low\n",
       "            enable_latched = enable | test_mode;  // Include test mode for DFT\n",
       "        // When clk is high, enable_latched holds its previous value (latch behavior)\n",
       "    end\n",
       "    /* verilator lint_on LATCH */\n",
       "    \n",
       "    // Generate gated clock\n",
       "    // WARNING: This AND gate can create glitches if enable_latched\n",
       "    // transitions during clk high period\n",
       "    assign gated_clk = clk & enable_latched;\n",
       "    \n",
       "    // Alternative safer implementation would use dedicated clock gating cells\n",
       "    // provided by the technology library, which include built-in glitch protection\n",
       "    \n",
       "    initial begin\n",
       "        $display(\"=== CLOCK GATING LATCH WARNINGS ===\");\n",
       "        $display(\"1. This is a simplified educational example\");\n",
       "        $display(\"2. Real designs should use library-provided clock gating cells\");\n",
       "        $display(\"3. Requires careful static timing analysis\");\n",
       "        $display(\"4. Enable signal must be stable during clock high period\");\n",
       "        $display(\"5. Can cause functional and timing issues if misused\");\n",
       "        $display(\"=====================================\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_gating_latch_testbench.sv\n",
       "module clock_gating_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic clk;\n",
       "    logic enable;\n",
       "    logic test_mode;\n",
       "    logic gated_clk;\n",
       "    \n",
       "    // Instantiate the clock gating latch\n",
       "    clock_gating_latch CLOCK_GATE_INSTANCE (\n",
       "        .clk(clk),\n",
       "        .enable(enable),\n",
       "        .test_mode(test_mode),\n",
       "        .gated_clk(gated_clk)\n",
       "    );\n",
       "    \n",
       "    // Clock generation - 10ns period (100MHz)\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves for analysis\n",
       "        $dumpfile(\"clock_gating_testbench.vcd\");\n",
       "        $dumpvars(0, clock_gating_testbench);\n",
       "        \n",
       "        // Initialize signals\n",
       "        enable = 0;\n",
       "        test_mode = 0;\n",
       "        \n",
       "        $display(\"\\n=== Clock Gating Latch Test ===\");\n",
       "        \n",
       "        // Test 1: Clock gating disabled (enable = 0)\n",
       "        $display(\"\\nTest 1: Clock gating - enable = 0\");\n",
       "        #20;\n",
       "        $display(\"Time %0t: clk=%b, enable=%b, gated_clk=%b\", $time, clk, enable, gated_clk);\n",
       "        \n",
       "        // Test 2: Enable clock gating (enable = 1)\n",
       "        $display(\"\\nTest 2: Clock gating - enable = 1\");\n",
       "        @(negedge clk);  // Change enable during clock low (safe)\n",
       "        enable = 1;\n",
       "        #30;\n",
       "        $display(\"Time %0t: clk=%b, enable=%b, gated_clk=%b\", $time, clk, enable, gated_clk);\n",
       "        \n",
       "        // Test 3: Disable clock gating again\n",
       "        $display(\"\\nTest 3: Clock gating - enable = 0 again\");\n",
       "        @(negedge clk);  // Change enable during clock low (safe)\n",
       "        enable = 0;\n",
       "        #20;\n",
       "        $display(\"Time %0t: clk=%b, enable=%b, gated_clk=%b\", $time, clk, enable, gated_clk);\n",
       "        \n",
       "        // Test 4: Test mode bypass\n",
       "        $display(\"\\nTest 4: Test mode bypass - test_mode = 1\");\n",
       "        @(negedge clk);\n",
       "        test_mode = 1;\n",
       "        #20;\n",
       "        $display(\"Time %0t: clk=%b, enable=%b, test_mode=%b, gated_clk=%b\", \n",
       "                 $time, clk, enable, test_mode, gated_clk);\n",
       "        \n",
       "        // Test 5: Demonstrate DANGEROUS behavior - changing enable during clock high\n",
       "        $display(\"\\nTest 5: enable during clock HIGH period\");\n",
       "        @(negedge clk);\n",
       "        test_mode = 0;\n",
       "        enable = 1;\n",
       "        #7;  // Wait until middle of clock high period\n",
       "        if (clk) begin\n",
       "            $display(\"WARNING: Changing enable during clock HIGH - can cause glitches!\");\n",
       "            enable = 0;  // This is dangerous and can cause glitches\n",
       "            #1;\n",
       "            $display(\"Time %0t: clk=%b, enable=%b, gated_clk=%b (POTENTIAL GLITCH)\", \n",
       "                     $time, clk, enable, gated_clk);\n",
       "        end\n",
       "        \n",
       "        #30;\n",
       "        \n",
       "        $display(\"\\n=== Test Complete ===\");\n",
       "        $display(\"Check VCD file for detailed timing analysis\");\n",
       "        $display(\"Notice how gated_clk follows the enable signal properly\");\n",
       "        $display(\"when enable changes during clock LOW period (safe)\");\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for educational purposes\n",
       "    always @(posedge gated_clk) begin\n",
       "        $display(\"Time %0t: Gated clock rising edge detected\", $time);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== CLOCK GATING LATCH WARNINGS ===\n",
      "1. This is a simplified educational example\n",
      "2. Real designs should use library-provided clock gating cells\n",
      "3. Requires careful static timing analysis\n",
      "4. Enable signal must be stable during clock high period\n",
      "5. Can cause functional and timing issues if misused\n",
      "=====================================\n",
      "\n",
      "=== Clock Gating Latch Test ===\n",
      "\n",
      "Test 1: Clock gating - enable = 0\n",
      "Time 20: clk=1, enable=0, gated_clk=0\n",
      "\n",
      "Test 2: Clock gating - enable = 1\n",
      "Time 35: Gated clock rising edge detected\n",
      "Time 45: Gated clock rising edge detected\n",
      "Time 55: Gated clock rising edge detected\n",
      "Time 60: clk=1, enable=1, gated_clk=1\n",
      "\n",
      "Test 3: Clock gating - enable = 0 again\n",
      "Time 65: Gated clock rising edge detected\n",
      "Time 90: clk=1, enable=0, gated_clk=0\n",
      "\n",
      "Test 4: Test mode bypass - test_mode = 1\n",
      "Time 105: Gated clock rising edge detected\n",
      "Time 115: Gated clock rising edge detected\n",
      "Time 120: clk=1, enable=0, test_mode=1, gated_clk=1\n",
      "\n",
      "Test 5: enable during clock HIGH period\n",
      "Time 125: Gated clock rising edge detected\n",
      "Time 135: Gated clock rising edge detected\n",
      "WARNING: Changing enable during clock HIGH - can cause glitches!\n",
      "Time 138: clk=1, enable=0, gated_clk=1 (POTENTIAL GLITCH)\n",
      "\n",
      "=== Test Complete ===\n",
      "Check VCD file for detailed timing analysis\n",
      "Notice how gated_clk follows the enable signal properly\n",
      "when enable changes during clock LOW period (safe)\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_17__clock_gating_latch/obj_dir directory...\n",
      "Chapter_6_examples/example_17__clock_gating_latch/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 44,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_17__clock_gating_latch/\"\n",
    "files = [\"clock_gating_latch.sv\", \"clock_gating_latch_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf771998",
   "metadata": {},
   "source": [
    "## Blocking vs. Non-Blocking Assignments"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "12e61239",
   "metadata": {},
   "source": [
    "#### Multi Stage Pipeline\n",
    "Multi-stage pipeline showing correct vs. incorrect assignment usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "2780f47f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_stage_pipeline.sv\n",
       "// Demonstrates correct vs incorrect assignment usage in multi-stage pipelines\n",
       "// This example shows a 4-stage arithmetic pipeline: INPUT -> ADD -> MULTIPLY -> OUTPUT\n",
       "\n",
       "module multi_stage_pipeline (\n",
       "    input  logic        clk,\n",
       "    input  logic        reset_n,\n",
       "    input  logic        enable,\n",
       "    input  logic [7:0]  data_in_a,\n",
       "    input  logic [7:0]  data_in_b,\n",
       "    input  logic [7:0]  data_in_c,\n",
       "    output logic [15:0] result_correct,\n",
       "    output logic [15:0] result_incorrect,\n",
       "    output logic        valid_out\n",
       ");\n",
       "\n",
       "    // ========================================\n",
       "    // CORRECT PIPELINE IMPLEMENTATION\n",
       "    // Using non-blocking assignments (<=)\n",
       "    // ========================================\n",
       "    \n",
       "    // Stage 1: Input registers\n",
       "    logic [7:0] stage1_a, stage1_b, stage1_c;\n",
       "    logic       stage1_valid;\n",
       "    \n",
       "    // Stage 2: Addition stage\n",
       "    logic [8:0] stage2_sum;        // a + b (9 bits to handle overflow)\n",
       "    logic [7:0] stage2_c;\n",
       "    logic       stage2_valid;\n",
       "    \n",
       "    // Stage 3: Multiplication stage  \n",
       "    logic [15:0] stage3_product;   // sum * c\n",
       "    logic        stage3_valid;\n",
       "    \n",
       "    // CORRECT: Non-blocking assignments for sequential logic\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            // Reset all pipeline stages\n",
       "            stage1_a <= 8'b0;\n",
       "            stage1_b <= 8'b0;\n",
       "            stage1_c <= 8'b0;\n",
       "            stage1_valid <= 1'b0;\n",
       "            \n",
       "            stage2_sum <= 9'b0;\n",
       "            stage2_c <= 8'b0;\n",
       "            stage2_valid <= 1'b0;\n",
       "            \n",
       "            stage3_product <= 16'b0;\n",
       "            stage3_valid <= 1'b0;\n",
       "            \n",
       "            result_correct <= 16'b0;\n",
       "            valid_out <= 1'b0;\n",
       "        end else if (enable) begin\n",
       "            // Stage 1: Input capture\n",
       "            stage1_a <= data_in_a;\n",
       "            stage1_b <= data_in_b;\n",
       "            stage1_c <= data_in_c;\n",
       "            stage1_valid <= 1'b1;\n",
       "            \n",
       "            // Stage 2: Addition (a + b)\n",
       "            stage2_sum <= stage1_a + stage1_b;\n",
       "            stage2_c <= stage1_c;\n",
       "            stage2_valid <= stage1_valid;\n",
       "            \n",
       "            // Stage 3: Multiplication (sum * c)\n",
       "            stage3_product <= stage2_sum * stage2_c;\n",
       "            stage3_valid <= stage2_valid;\n",
       "            \n",
       "            // Stage 4: Output\n",
       "            result_correct <= stage3_product;\n",
       "            valid_out <= stage3_valid;\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // ========================================\n",
       "    // INCORRECT PIPELINE IMPLEMENTATION\n",
       "    // Using blocking assignments (=) - DEMONSTRATES PROBLEMS\n",
       "    // ========================================\n",
       "    \n",
       "    // Incorrect pipeline registers\n",
       "    logic [7:0] bad_stage1_a, bad_stage1_b, bad_stage1_c;\n",
       "    logic [8:0] bad_stage2_sum;\n",
       "    logic [7:0] bad_stage2_c;\n",
       "    logic [15:0] bad_stage3_product;\n",
       "    \n",
       "    // INCORRECT: Blocking assignments cause race conditions and incorrect behavior\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            bad_stage1_a = 8'b0;\n",
       "            bad_stage1_b = 8'b0;\n",
       "            bad_stage1_c = 8'b0;\n",
       "            bad_stage2_sum = 9'b0;\n",
       "            bad_stage2_c = 8'b0;\n",
       "            bad_stage3_product = 16'b0;\n",
       "            result_incorrect = 16'b0;\n",
       "        end else if (enable) begin\n",
       "            // PROBLEM: All assignments execute immediately in order\n",
       "            // This creates a combinational path through all stages!\n",
       "            bad_stage1_a = data_in_a;           // Executes first\n",
       "            bad_stage1_b = data_in_b;           // Executes second  \n",
       "            bad_stage1_c = data_in_c;           // Executes third\n",
       "            \n",
       "            bad_stage2_sum = bad_stage1_a + bad_stage1_b;  // Uses NEW values immediately!\n",
       "            bad_stage2_c = bad_stage1_c;                   // Uses NEW value immediately!\n",
       "            \n",
       "            bad_stage3_product = bad_stage2_sum * bad_stage2_c;  // Uses NEW values immediately!\n",
       "            \n",
       "            result_incorrect = bad_stage3_product;         // Final result in same clock!\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Display warnings about the incorrect implementation\n",
       "    initial begin\n",
       "        $display(\"=== PIPELINE ASSIGNMENT USAGE DEMO ===\");\n",
       "        $display(\"CORRECT:   Uses non-blocking assignments (<=) for proper pipeline behavior\");\n",
       "        $display(\"INCORRECT: Uses blocking assignments (=) causing combinational behavior\");\n",
       "        $display(\"=> Compare result_correct vs result_incorrect in simulation\");\n",
       "        $display(\"=> Incorrect version computes result in single clock cycle!\");\n",
       "        $display(\"=> Correct version takes 4 clock cycles for first result\");\n",
       "        $display(\"=======================================\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_stage_pipeline_testbench.sv\n",
       "module pipeline_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic        clk;\n",
       "    logic        reset_n;\n",
       "    logic        enable;\n",
       "    logic [7:0]  data_in_a;\n",
       "    logic [7:0]  data_in_b;\n",
       "    logic [7:0]  data_in_c;\n",
       "    logic [15:0] result_correct;\n",
       "    logic [15:0] result_incorrect;\n",
       "    logic        valid_out;\n",
       "    \n",
       "    // Test data\n",
       "    logic [7:0] test_a [0:4] = '{5, 10, 3, 8, 12};\n",
       "    logic [7:0] test_b [0:4] = '{3, 2,  7, 4, 1};\n",
       "    logic [7:0] test_c [0:4] = '{2, 4,  3, 5, 6};\n",
       "    \n",
       "    // Expected results: (a + b) * c\n",
       "    logic [15:0] expected [0:4] = '{16, 48, 30, 60, 78}; // (5+3)*2, (10+2)*4, (3+7)*3, (8+4)*5, (12+1)*6\n",
       "    \n",
       "    int test_index = 0;\n",
       "    int cycle_count = 0;\n",
       "    \n",
       "    // Instantiate the multi-stage pipeline\n",
       "    multi_stage_pipeline PIPELINE_INSTANCE (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .data_in_a(data_in_a),\n",
       "        .data_in_b(data_in_b),\n",
       "        .data_in_c(data_in_c),\n",
       "        .result_correct(result_correct),\n",
       "        .result_incorrect(result_incorrect),\n",
       "        .valid_out(valid_out)\n",
       "    );\n",
       "    \n",
       "    // Clock generation - 10ns period\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves for analysis\n",
       "        $dumpfile(\"pipeline_testbench.vcd\");\n",
       "        $dumpvars(0, pipeline_testbench);\n",
       "        \n",
       "        // Initialize\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        data_in_a = 0;\n",
       "        data_in_b = 0;\n",
       "        data_in_c = 0;\n",
       "        \n",
       "        $display(\"\\n=== Multi-Stage Pipeline Test ===\");\n",
       "        $display(\"Pipeline: INPUT -> ADD -> MULTIPLY -> OUTPUT\");\n",
       "        $display(\"Operation: result = (a + b) * c\");\n",
       "        \n",
       "        // Reset\n",
       "        repeat(2) @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        enable = 1;\n",
       "        \n",
       "        $display(\"\\n--- Feeding Test Data ---\");\n",
       "        \n",
       "        // Feed test data into pipeline\n",
       "        for (int i = 0; i < 5; i++) begin\n",
       "            @(posedge clk);\n",
       "            data_in_a = test_a[i];\n",
       "            data_in_b = test_b[i];\n",
       "            data_in_c = test_c[i];\n",
       "            cycle_count++;\n",
       "            \n",
       "            $display(\"Cycle %0d: Input a=%0d, b=%0d, c=%0d (expected result = %0d)\", \n",
       "                     cycle_count, data_in_a, data_in_b, data_in_c, expected[i]);\n",
       "            $display(\"         Immediate results: correct=%0d, incorrect=%0d\", \n",
       "                     result_correct, result_incorrect);\n",
       "        end\n",
       "        \n",
       "        // Continue running to see pipeline results\n",
       "        $display(\"\\n--- Pipeline Results ---\");\n",
       "        for (int i = 0; i < 8; i++) begin\n",
       "            @(posedge clk);\n",
       "            cycle_count++;\n",
       "            \n",
       "            if (valid_out) begin\n",
       "                $display(\"Cycle %0d: VALID OUTPUT -> correct=%0d, incorrect=%0d\", \n",
       "                         cycle_count, result_correct, result_incorrect);\n",
       "                \n",
       "                // Check if correct result matches expected\n",
       "                if (test_index < 5 && result_correct == expected[test_index]) begin\n",
       "                    $display(\"          Correct pipeline result matches expected %0d\", expected[test_index]);\n",
       "                end else if (test_index < 5) begin\n",
       "                    $display(\"          Correct pipeline result %0d != expected %0d\", result_correct, expected[test_index]);\n",
       "                end\n",
       "                test_index++;\n",
       "            end else begin\n",
       "                $display(\"Cycle %0d: Pipeline filling... correct=%0d, incorrect=%0d\", \n",
       "                         cycle_count, result_correct, result_incorrect);\n",
       "            end\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Analysis Summary ---\");\n",
       "        $display(\"INCORRECT Implementation (blocking =):\");\n",
       "        $display(\"- All computation happens in same clock cycle\");\n",
       "        $display(\"- Creates combinational path through entire pipeline\");\n",
       "        $display(\"- No pipeline latency - result appears immediately\");\n",
       "        $display(\"- Defeats the purpose of pipelining\");\n",
       "        \n",
       "        $display(\"\\nCORRECT Implementation (non-blocking <=):\");\n",
       "        $display(\"- Each stage operates independently\");\n",
       "        $display(\"- Takes 4 clock cycles for first result (pipeline latency)\");\n",
       "        $display(\"- Subsequent results appear every clock cycle (throughput)\");\n",
       "        $display(\"- Proper pipeline behavior for high-performance designs\");\n",
       "        \n",
       "        $display(\"\\n=== Test Complete ===\");\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor pipeline stages for educational purposes\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n && enable) begin\n",
       "            $display(\"Stage Values: S1_a=%0d S1_b=%0d S1_c=%0d | S2_sum=%0d S2_c=%0d | S3_prod=%0d\", \n",
       "                     PIPELINE_INSTANCE.stage1_a, PIPELINE_INSTANCE.stage1_b, PIPELINE_INSTANCE.stage1_c,\n",
       "                     PIPELINE_INSTANCE.stage2_sum, PIPELINE_INSTANCE.stage2_c, \n",
       "                     PIPELINE_INSTANCE.stage3_product);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== PIPELINE ASSIGNMENT USAGE DEMO ===\n",
      "CORRECT:   Uses non-blocking assignments (<=) for proper pipeline behavior\n",
      "INCORRECT: Uses blocking assignments (=) causing combinational behavior\n",
      "=> Compare result_correct vs result_incorrect in simulation\n",
      "=> Incorrect version computes result in single clock cycle!\n",
      "=> Correct version takes 4 clock cycles for first result\n",
      "=======================================\n",
      "\n",
      "=== Multi-Stage Pipeline Test ===\n",
      "Pipeline: INPUT -> ADD -> MULTIPLY -> OUTPUT\n",
      "Operation: result = (a + b) * c\n",
      "\n",
      "--- Feeding Test Data ---\n",
      "Stage Values: S1_a=0 S1_b=0 S1_c=0 | S2_sum=0 S2_c=0 | S3_prod=0\n",
      "Cycle 1: Input a=5, b=3, c=2 (expected result = 16)\n",
      "         Immediate results: correct=0, incorrect=0\n",
      "Stage Values: S1_a=0 S1_b=0 S1_c=0 | S2_sum=0 S2_c=0 | S3_prod=0\n",
      "Cycle 2: Input a=10, b=2, c=4 (expected result = 48)\n",
      "         Immediate results: correct=0, incorrect=16\n",
      "Stage Values: S1_a=5 S1_b=3 S1_c=2 | S2_sum=0 S2_c=0 | S3_prod=0\n",
      "Cycle 3: Input a=3, b=7, c=3 (expected result = 30)\n",
      "         Immediate results: correct=0, incorrect=48\n",
      "Stage Values: S1_a=10 S1_b=2 S1_c=4 | S2_sum=8 S2_c=2 | S3_prod=0\n",
      "Cycle 4: Input a=8, b=4, c=5 (expected result = 60)\n",
      "         Immediate results: correct=0, incorrect=30\n",
      "Stage Values: S1_a=3 S1_b=7 S1_c=3 | S2_sum=12 S2_c=4 | S3_prod=16\n",
      "Cycle 5: Input a=12, b=1, c=6 (expected result = 78)\n",
      "         Immediate results: correct=16, incorrect=60\n",
      "\n",
      "--- Pipeline Results ---\n",
      "Stage Values: S1_a=8 S1_b=4 S1_c=5 | S2_sum=10 S2_c=3 | S3_prod=48\n",
      "Cycle 6: VALID OUTPUT -> correct=48, incorrect=78\n",
      "          Correct pipeline result 48 != expected 16\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=12 S2_c=5 | S3_prod=30\n",
      "Cycle 7: VALID OUTPUT -> correct=30, incorrect=78\n",
      "          Correct pipeline result 30 != expected 48\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=60\n",
      "Cycle 8: VALID OUTPUT -> correct=60, incorrect=78\n",
      "          Correct pipeline result 60 != expected 30\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=78\n",
      "Cycle 9: VALID OUTPUT -> correct=78, incorrect=78\n",
      "          Correct pipeline result 78 != expected 60\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=78\n",
      "Cycle 10: VALID OUTPUT -> correct=78, incorrect=78\n",
      "          Correct pipeline result matches expected 78\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=78\n",
      "Cycle 11: VALID OUTPUT -> correct=78, incorrect=78\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=78\n",
      "Cycle 12: VALID OUTPUT -> correct=78, incorrect=78\n",
      "Stage Values: S1_a=12 S1_b=1 S1_c=6 | S2_sum=13 S2_c=6 | S3_prod=78\n",
      "Cycle 13: VALID OUTPUT -> correct=78, incorrect=78\n",
      "\n",
      "--- Analysis Summary ---\n",
      "INCORRECT Implementation (blocking =):\n",
      "- All computation happens in same clock cycle\n",
      "- Creates combinational path through entire pipeline\n",
      "- No pipeline latency - result appears immediately\n",
      "- Defeats the purpose of pipelining\n",
      "\n",
      "CORRECT Implementation (non-blocking <=):\n",
      "- Each stage operates independently\n",
      "- Takes 4 clock cycles for first result (pipeline latency)\n",
      "- Subsequent results appear every clock cycle (throughput)\n",
      "- Proper pipeline behavior for high-performance designs\n",
      "\n",
      "=== Test Complete ===\n",
      "- multi_stage_pipeline_testbench.sv:120: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_18__multi_stage_pipeline/obj_dir directory...\n",
      "Chapter_6_examples/example_18__multi_stage_pipeline/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 45,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_18__multi_stage_pipeline/\"\n",
    "files = [\"multi_stage_pipeline.sv\", \"multi_stage_pipeline_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a138fb6",
   "metadata": {},
   "source": [
    "#### Shift Register Comparison\n",
    "Side-by-side comparison of blocking vs. non-blocking in shift registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "ad7f1066",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register_comparison.sv\n",
       "// Demonstrates critical differences between blocking and non-blocking assignments\n",
       "// in shift register implementations - side-by-side comparison\n",
       "\n",
       "module shift_register_comparison (\n",
       "    input  logic       clk,\n",
       "    input  logic       reset_n,\n",
       "    input  logic       shift_enable,\n",
       "    input  logic       serial_in,\n",
       "    output logic [7:0] parallel_out_correct,\n",
       "    output logic [7:0] parallel_out_incorrect,\n",
       "    output logic       serial_out_correct,\n",
       "    output logic       serial_out_incorrect\n",
       ");\n",
       "\n",
       "    // ========================================\n",
       "    // CORRECT SHIFT REGISTER IMPLEMENTATION\n",
       "    // Using non-blocking assignments (<=)\n",
       "    // ========================================\n",
       "    \n",
       "    logic [7:0] shift_reg_correct;\n",
       "    \n",
       "    // CORRECT: Non-blocking assignments create proper shift register\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_correct <= 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // All assignments happen simultaneously at clock edge\n",
       "            shift_reg_correct[7] <= serial_in;           // New bit in\n",
       "            shift_reg_correct[6] <= shift_reg_correct[7]; // Bit 7 -> 6\n",
       "            shift_reg_correct[5] <= shift_reg_correct[6]; // Bit 6 -> 5\n",
       "            shift_reg_correct[4] <= shift_reg_correct[5]; // Bit 5 -> 4\n",
       "            shift_reg_correct[3] <= shift_reg_correct[4]; // Bit 4 -> 3\n",
       "            shift_reg_correct[2] <= shift_reg_correct[3]; // Bit 3 -> 2\n",
       "            shift_reg_correct[1] <= shift_reg_correct[2]; // Bit 2 -> 1\n",
       "            shift_reg_correct[0] <= shift_reg_correct[1]; // Bit 1 -> 0\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Outputs for correct implementation\n",
       "    assign parallel_out_correct = shift_reg_correct;\n",
       "    assign serial_out_correct = shift_reg_correct[0];\n",
       "\n",
       "    // ========================================\n",
       "    // INCORRECT SHIFT REGISTER IMPLEMENTATION  \n",
       "    // Using blocking assignments (=)\n",
       "    // ========================================\n",
       "    \n",
       "    logic [7:0] shift_reg_incorrect;\n",
       "    \n",
       "    // INCORRECT: Blocking assignments create wrong behavior\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_incorrect = 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // PROBLEM: Assignments execute sequentially!\n",
       "            // This creates a \"shift-through\" effect in one clock cycle\n",
       "            shift_reg_incorrect[7] = serial_in;              // Executes first\n",
       "            shift_reg_incorrect[6] = shift_reg_incorrect[7]; // Uses NEW value of [7]!\n",
       "            shift_reg_incorrect[5] = shift_reg_incorrect[6]; // Uses NEW value of [6]!\n",
       "            shift_reg_incorrect[4] = shift_reg_incorrect[5]; // Uses NEW value of [5]!\n",
       "            shift_reg_incorrect[3] = shift_reg_incorrect[4]; // Uses NEW value of [4]!\n",
       "            shift_reg_incorrect[2] = shift_reg_incorrect[3]; // Uses NEW value of [3]!\n",
       "            shift_reg_incorrect[1] = shift_reg_incorrect[2]; // Uses NEW value of [2]!\n",
       "            shift_reg_incorrect[0] = shift_reg_incorrect[1]; // Uses NEW value of [1]!\n",
       "            // Result: serial_in propagates through ALL bits in ONE clock cycle!\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Outputs for incorrect implementation\n",
       "    assign parallel_out_incorrect = shift_reg_incorrect;\n",
       "    assign serial_out_incorrect = shift_reg_incorrect[0];\n",
       "    \n",
       "    // Alternative correct implementation using concatenation (for reference)\n",
       "    logic [7:0] shift_reg_concat;\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_concat <= 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // This is also correct - concatenation with non-blocking assignment\n",
       "            shift_reg_concat <= {serial_in, shift_reg_concat[7:1]};\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Display educational information\n",
       "    initial begin\n",
       "        $display(\"=== SHIFT REGISTER ASSIGNMENT COMPARISON ===\");\n",
       "        $display(\"CORRECT (<=):   Each bit shifts one position per clock\");\n",
       "        $display(\"INCORRECT (=):  Input propagates through ALL bits in one clock\");\n",
       "        $display(\"=> Watch how serial_in='1' behaves differently:\");\n",
       "        $display(\"   - Correct: Takes 8 clocks to reach serial_out\");\n",
       "        $display(\"   - Incorrect: Reaches serial_out in 1 clock!\");\n",
       "        $display(\"===========================================\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register_comparison_testbench.sv\n",
       "module shift_register_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic       clk;\n",
       "    logic       reset_n;\n",
       "    logic       shift_enable;\n",
       "    logic       serial_in;\n",
       "    logic [7:0] parallel_out_correct;\n",
       "    logic [7:0] parallel_out_incorrect;\n",
       "    logic       serial_out_correct;\n",
       "    logic       serial_out_incorrect;\n",
       "    \n",
       "    // Test pattern for serial input\n",
       "    logic test_pattern [0:15] = '{1,0,1,1,0,0,1,0,1,1,1,0,0,1,1,0};\n",
       "    int pattern_index = 0;\n",
       "    int cycle_count = 0;\n",
       "    \n",
       "    // Instantiate the shift register comparison\n",
       "    shift_register_comparison SHIFT_REG_INSTANCE (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .shift_enable(shift_enable),\n",
       "        .serial_in(serial_in),\n",
       "        .parallel_out_correct(parallel_out_correct),\n",
       "        .parallel_out_incorrect(parallel_out_incorrect),\n",
       "        .serial_out_correct(serial_out_correct),\n",
       "        .serial_out_incorrect(serial_out_incorrect)\n",
       "    );\n",
       "    \n",
       "    // Clock generation - 10ns period\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves for detailed analysis\n",
       "        $dumpfile(\"shift_register_testbench.vcd\");\n",
       "        $dumpvars(0, shift_register_testbench);\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        shift_enable = 0;\n",
       "        serial_in = 0;\n",
       "        \n",
       "        $display(\"\\n=== Shift Register Assignment Comparison ===\");\n",
       "        $display(\"8-bit shift register: MSB <- serial_in ... LSB -> serial_out\");\n",
       "        \n",
       "        // Reset sequence\n",
       "        repeat(2) @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        shift_enable = 1;\n",
       "        \n",
       "        $display(\"\\n--- Test 1: Single '1' bit propagation ---\");\n",
       "        \n",
       "        // Test 1: Send single '1' bit and observe propagation\n",
       "        @(posedge clk);\n",
       "        serial_in = 1;\n",
       "        cycle_count++;\n",
       "        $display(\"Cycle %0d: Input='1' -> Correct=%8b (%0d), Incorrect=%8b (%0d)\", \n",
       "                 cycle_count, parallel_out_correct, parallel_out_correct, \n",
       "                 parallel_out_incorrect, parallel_out_incorrect);\n",
       "        \n",
       "        // Follow with zeros to see the '1' propagate\n",
       "        for (int i = 0; i < 10; i++) begin\n",
       "            @(posedge clk);\n",
       "            serial_in = 0;\n",
       "            cycle_count++;\n",
       "            $display(\"Cycle %0d: Input='0' -> Correct=%8b (%0d), Incorrect=%8b (%0d)\", \n",
       "                     cycle_count, parallel_out_correct, parallel_out_correct, \n",
       "                     parallel_out_incorrect, parallel_out_incorrect);\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Test 2: Pattern shifting ---\");\n",
       "        \n",
       "        // Reset for pattern test\n",
       "        @(posedge clk);\n",
       "        reset_n = 0;\n",
       "        @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        cycle_count = 0;\n",
       "        \n",
       "        // Shift in test pattern\n",
       "        for (int i = 0; i < 16; i++) begin\n",
       "            @(posedge clk);\n",
       "            serial_in = test_pattern[i];\n",
       "            cycle_count++;\n",
       "            \n",
       "            $display(\"Cycle %0d: Input='%0d' -> Correct=%8b, Incorrect=%8b\", \n",
       "                     cycle_count, serial_in, parallel_out_correct, parallel_out_incorrect);\n",
       "            $display(\"         Serial Out: Correct='%0d', Incorrect='%0d'\", \n",
       "                     serial_out_correct, serial_out_incorrect);\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Test 3: Demonstrating the key difference ---\");\n",
       "        \n",
       "        // Reset and show the critical difference\n",
       "        @(posedge clk);\n",
       "        reset_n = 0;\n",
       "        @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        \n",
       "        // Show what happens when we input '1' after reset\n",
       "        $display(\"\\nAfter reset, both registers are 00000000\");\n",
       "        $display(\"Now inputting '1'...\");\n",
       "        \n",
       "        @(posedge clk);\n",
       "        serial_in = 1;\n",
       "        $display(\"After 1 clock with input='1':\");\n",
       "        $display(\"  CORRECT:   %8b (1 shifted to bit 7 only)\", parallel_out_correct);\n",
       "        $display(\"  INCORRECT: %8b (1 propagated through ALL bits!)\", parallel_out_incorrect);\n",
       "        \n",
       "        @(posedge clk);\n",
       "        serial_in = 0;\n",
       "        $display(\"After 2nd clock with input='0':\");\n",
       "        $display(\"  CORRECT:   %8b (1 shifted from bit 7 to bit 6)\", parallel_out_correct);\n",
       "        $display(\"  INCORRECT: %8b (all 0s because 1 'fell out' immediately)\", parallel_out_incorrect);\n",
       "        \n",
       "        $display(\"\\n--- Analysis Summary ---\");\n",
       "        $display(\"BLOCKING ASSIGNMENTS (=) PROBLEM:\");\n",
       "        $display(\"- Execute sequentially within same clock cycle\");\n",
       "        $display(\"- Each assignment uses the NEW value from previous assignment\");\n",
       "        $display(\"- Creates 'shift-through' effect - data propagates through ALL stages\");\n",
       "        $display(\"- Serial input appears at serial output in SAME clock cycle!\");\n",
       "        $display(\"- NOT a real shift register - just a wire with delay\");\n",
       "        \n",
       "        $display(\"\\nNON-BLOCKING ASSIGNMENTS (<=) CORRECT:\");\n",
       "        $display(\"- All assignments scheduled simultaneously\");\n",
       "        $display(\"- Each assignment uses OLD values from previous clock cycle\");\n",
       "        $display(\"- Creates proper shift register behavior\");\n",
       "        $display(\"- Takes 8 clock cycles for serial input to reach serial output\");\n",
       "        $display(\"- Each bit position stores data for exactly one clock cycle\");\n",
       "        \n",
       "        $display(\"\\n=== Test Complete ===\");\n",
       "        $display(\"Examine VCD file to see detailed timing behavior\");\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for educational purposes\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n && shift_enable) begin\n",
       "            // Show internal register state\n",
       "            $display(\"  Internal: Correct[7:0]=%b, Incorrect[7:0]=%b\", \n",
       "                     SHIFT_REG_INSTANCE.shift_reg_correct, \n",
       "                     SHIFT_REG_INSTANCE.shift_reg_incorrect);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== SHIFT REGISTER ASSIGNMENT COMPARISON ===\n",
      "CORRECT (<=):   Each bit shifts one position per clock\n",
      "INCORRECT (=):  Input propagates through ALL bits in one clock\n",
      "=> Watch how serial_in='1' behaves differently:\n",
      "   - Correct: Takes 8 clocks to reach serial_out\n",
      "   - Incorrect: Reaches serial_out in 1 clock!\n",
      "===========================================\n",
      "\n",
      "=== Shift Register Assignment Comparison ===\n",
      "8-bit shift register: MSB <- serial_in ... LSB -> serial_out\n",
      "\n",
      "--- Test 1: Single '1' bit propagation ---\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 1: Input='1' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 2: Input='0' -> Correct=10000000 (128), Incorrect=11111111 (255)\n",
      "  Internal: Correct[7:0]=10000000, Incorrect[7:0]=11111111\n",
      "Cycle 3: Input='0' -> Correct=01000000 (64), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=01000000, Incorrect[7:0]=00000000\n",
      "Cycle 4: Input='0' -> Correct=00100000 (32), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00100000, Incorrect[7:0]=00000000\n",
      "Cycle 5: Input='0' -> Correct=00010000 (16), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00010000, Incorrect[7:0]=00000000\n",
      "Cycle 6: Input='0' -> Correct=00001000 (8), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00001000, Incorrect[7:0]=00000000\n",
      "Cycle 7: Input='0' -> Correct=00000100 (4), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000100, Incorrect[7:0]=00000000\n",
      "Cycle 8: Input='0' -> Correct=00000010 (2), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000010, Incorrect[7:0]=00000000\n",
      "Cycle 9: Input='0' -> Correct=00000001 (1), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000001, Incorrect[7:0]=00000000\n",
      "Cycle 10: Input='0' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 11: Input='0' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "\n",
      "--- Test 2: Pattern shifting ---\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 1: Input='1' -> Correct=00000000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 2: Input='0' -> Correct=10000000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10000000, Incorrect[7:0]=11111111\n",
      "Cycle 3: Input='1' -> Correct=01000000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01000000, Incorrect[7:0]=00000000\n",
      "Cycle 4: Input='1' -> Correct=10100000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10100000, Incorrect[7:0]=11111111\n",
      "Cycle 5: Input='0' -> Correct=11010000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11010000, Incorrect[7:0]=11111111\n",
      "Cycle 6: Input='0' -> Correct=01101000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01101000, Incorrect[7:0]=00000000\n",
      "Cycle 7: Input='1' -> Correct=00110100, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00110100, Incorrect[7:0]=00000000\n",
      "Cycle 8: Input='0' -> Correct=10011010, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10011010, Incorrect[7:0]=11111111\n",
      "Cycle 9: Input='1' -> Correct=01001101, Incorrect=00000000\n",
      "         Serial Out: Correct='1', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01001101, Incorrect[7:0]=00000000\n",
      "Cycle 10: Input='1' -> Correct=10100110, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10100110, Incorrect[7:0]=11111111\n",
      "Cycle 11: Input='1' -> Correct=11010011, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11010011, Incorrect[7:0]=11111111\n",
      "Cycle 12: Input='0' -> Correct=11101001, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11101001, Incorrect[7:0]=11111111\n",
      "Cycle 13: Input='0' -> Correct=01110100, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01110100, Incorrect[7:0]=00000000\n",
      "Cycle 14: Input='1' -> Correct=00111010, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00111010, Incorrect[7:0]=00000000\n",
      "Cycle 15: Input='1' -> Correct=10011101, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10011101, Incorrect[7:0]=11111111\n",
      "Cycle 16: Input='0' -> Correct=11001110, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "\n",
      "--- Test 3: Demonstrating the key difference ---\n",
      "  Internal: Correct[7:0]=11001110, Incorrect[7:0]=11111111\n",
      "\n",
      "After reset, both registers are 00000000\n",
      "Now inputting '1'...\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "After 1 clock with input='1':\n",
      "  CORRECT:   00000000 (1 shifted to bit 7 only)\n",
      "  INCORRECT: 00000000 (1 propagated through ALL bits!)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "After 2nd clock with input='0':\n",
      "  CORRECT:   10000000 (1 shifted from bit 7 to bit 6)\n",
      "  INCORRECT: 11111111 (all 0s because 1 'fell out' immediately)\n",
      "\n",
      "--- Analysis Summary ---\n",
      "BLOCKING ASSIGNMENTS (=) PROBLEM:\n",
      "- Execute sequentially within same clock cycle\n",
      "- Each assignment uses the NEW value from previous assignment\n",
      "- Creates 'shift-through' effect - data propagates through ALL stages\n",
      "- Serial input appears at serial output in SAME clock cycle!\n",
      "- NOT a real shift register - just a wire with delay\n",
      "\n",
      "NON-BLOCKING ASSIGNMENTS (<=) CORRECT:\n",
      "- All assignments scheduled simultaneously\n",
      "- Each assignment uses OLD values from previous clock cycle\n",
      "- Creates proper shift register behavior\n",
      "- Takes 8 clock cycles for serial input to reach serial output\n",
      "- Each bit position stores data for exactly one clock cycle\n",
      "\n",
      "=== Test Complete ===\n",
      "Examine VCD file to see detailed timing behavior\n",
      "- shift_register_comparison_testbench.sv:138: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_19__shift_register_comparison/obj_dir directory...\n",
      "Chapter_6_examples/example_19__shift_register_comparison/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 46,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_19__shift_register_comparison/\"\n",
    "files = [\n",
    "    \"shift_register_comparison.sv\",\n",
    "    \"shift_register_comparison_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "204722a1",
   "metadata": {},
   "source": [
    "#### Multi Level Combinational\n",
    "Multi-level combinational logic showing assignment timing effects"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "ec38a3cf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_level_combinational.sv\n",
       "// Demonstrates assignment timing effects in multi-level combinational logic\n",
       "// Shows how blocking vs non-blocking assignments affect intermediate signal propagation\n",
       "\n",
       "module multi_level_combinational (\n",
       "    input  logic a,\n",
       "    input  logic b,\n",
       "    input  logic c,\n",
       "    input  logic d,\n",
       "    output logic result_blocking,\n",
       "    output logic result_nonblocking,\n",
       "    output logic result_continuous\n",
       ");\n",
       "\n",
       "    // Intermediate signals for multi-level logic\n",
       "    // Circuit implements: result = ((a & b) | (c & d)) ^ (a | c)\n",
       "    \n",
       "    // ========================================\n",
       "    // METHOD 1: BLOCKING ASSIGNMENTS (=)\n",
       "    // Sequential execution within always block\n",
       "    // ========================================\n",
       "    \n",
       "    logic level1_and1_block, level1_and2_block, level1_or_block;\n",
       "    logic level2_or_block;\n",
       "    logic level3_xor_block;\n",
       "    \n",
       "    always_comb begin\n",
       "        // Level 1: Basic gates (execute in order)\n",
       "        level1_and1_block = a & b;        // Executes first\n",
       "        level1_and2_block = c & d;        // Executes second  \n",
       "        level1_or_block = a | c;          // Executes third\n",
       "        \n",
       "        // Level 2: OR of the AND results (uses NEW values immediately)\n",
       "        level2_or_block = level1_and1_block | level1_and2_block;\n",
       "        \n",
       "        // Level 3: Final XOR (uses NEW value immediately)\n",
       "        level3_xor_block = level2_or_block ^ level1_or_block;\n",
       "        \n",
       "        // Final result\n",
       "        result_blocking = level3_xor_block;\n",
       "    end\n",
       "\n",
       "    // ========================================\n",
       "    // METHOD 2: NON-BLOCKING ASSIGNMENTS (<=)\n",
       "    // WARNING: This is incorrect for combinational logic!\n",
       "    // COMMENTED OUT to avoid warnings - demonstrates bad practice\n",
       "    // ========================================\n",
       "    \n",
       "    logic level1_and1_nonblock, level1_and2_nonblock, level1_or_nonblock;\n",
       "    logic level2_or_nonblock;\n",
       "    logic level3_xor_nonblock;\n",
       "    \n",
       "    // COMMENTED OUT - This code generates warnings because it's incorrect practice\n",
       "    /*\n",
       "    always_comb begin\n",
       "        // INCORRECT: Non-blocking in combinational logic causes issues\n",
       "        level1_and1_nonblock <= a & b;        // Scheduled for later\n",
       "        level1_and2_nonblock <= c & d;        // Scheduled for later\n",
       "        level1_or_nonblock <= a | c;          // Scheduled for later\n",
       "        \n",
       "        // PROBLEM: These use OLD values from previous evaluation!\n",
       "        level2_or_nonblock <= level1_and1_nonblock | level1_and2_nonblock;\n",
       "        level3_xor_nonblock <= level2_or_nonblock ^ level1_or_nonblock;\n",
       "        \n",
       "        result_nonblocking <= level3_xor_nonblock;\n",
       "    end\n",
       "    */\n",
       "    \n",
       "    // For demonstration purposes, tie nonblocking result to 0\n",
       "    // In real design, you would never use non-blocking for combinational logic\n",
       "    assign result_nonblocking = 1'b0;  // Shows this method is \"broken\"\n",
       "\n",
       "    // ========================================\n",
       "    // METHOD 3: CONTINUOUS ASSIGNMENTS (assign)\n",
       "    // Best practice for combinational logic\n",
       "    // ========================================\n",
       "    \n",
       "    logic level1_and1_cont, level1_and2_cont, level1_or_cont;\n",
       "    logic level2_or_cont;\n",
       "    \n",
       "    // Level 1: Basic operations\n",
       "    assign level1_and1_cont = a & b;\n",
       "    assign level1_and2_cont = c & d;\n",
       "    assign level1_or_cont = a | c;\n",
       "    \n",
       "    // Level 2: Combine level 1 results\n",
       "    assign level2_or_cont = level1_and1_cont | level1_and2_cont;\n",
       "    \n",
       "    // Level 3: Final result\n",
       "    assign result_continuous = level2_or_cont ^ level1_or_cont;\n",
       "    \n",
       "    // Alternative: Single continuous assignment (also correct)\n",
       "    // assign result_continuous = ((a & b) | (c & d)) ^ (a | c);\n",
       "\n",
       "    // ========================================\n",
       "    // TIMING ANALYSIS HELPERS\n",
       "    // ========================================\n",
       "    \n",
       "    // Monitor intermediate signals for educational purposes\n",
       "    always @(*) begin\n",
       "        $display(\"Input change detected: a=%b, b=%b, c=%b, d=%b\", a, b, c, d);\n",
       "        $display(\"  Level 1 - AND1: block=%b, nonblock=%b, cont=%b\", \n",
       "                 level1_and1_block, level1_and1_nonblock, level1_and1_cont);\n",
       "        $display(\"  Level 1 - AND2: block=%b, nonblock=%b, cont=%b\", \n",
       "                 level1_and2_block, level1_and2_nonblock, level1_and2_cont);\n",
       "        $display(\"  Level 1 - OR:   block=%b, nonblock=%b, cont=%b\", \n",
       "                 level1_or_block, level1_or_nonblock, level1_or_cont);\n",
       "        $display(\"  Level 2 - OR:   block=%b, nonblock=%b, cont=%b\", \n",
       "                 level2_or_block, level2_or_nonblock, level2_or_cont);\n",
       "        $display(\"  Final Result:   block=%b, nonblock=%b, cont=%b\", \n",
       "                 result_blocking, result_nonblocking, result_continuous);\n",
       "        $display(\"  Expected Result: %b\", ((a & b) | (c & d)) ^ (a | c));\n",
       "        $display(\"---\");\n",
       "    end\n",
       "    \n",
       "    // Display educational information\n",
       "    initial begin\n",
       "        $display(\"=== MULTI-LEVEL COMBINATIONAL LOGIC TIMING ===\");\n",
       "        $display(\"Circuit: result = ((a & b) | (c & d)) ^ (a | c)\");\n",
       "        $display(\"BLOCKING (=):     Correct - sequential execution updates intermediates\");\n",
       "        $display(\"NON-BLOCKING (<=): Commented out - incorrect for combinational logic\");\n",
       "        $display(\"CONTINUOUS (assign): Best - pure combinational behavior\");\n",
       "        $display(\"============================================\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multi_level_combinational_testbench.sv\n",
       "module multilevel_comb_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic a, b, c, d;\n",
       "    logic result_blocking;\n",
       "    logic result_nonblocking; \n",
       "    logic result_continuous;\n",
       "    \n",
       "    // Expected result calculation\n",
       "    logic expected_result;\n",
       "    assign expected_result = ((a & b) | (c & d)) ^ (a | c);\n",
       "    \n",
       "    // Test vectors - all 16 possible combinations\n",
       "    logic [3:0] test_vectors [0:15];\n",
       "    \n",
       "    // Instantiate the multi-level combinational logic\n",
       "    multi_level_combinational MULTILEVEL_INSTANCE (\n",
       "        .a(a),\n",
       "        .b(b), \n",
       "        .c(c),\n",
       "        .d(d),\n",
       "        .result_blocking(result_blocking),\n",
       "        .result_nonblocking(result_nonblocking),\n",
       "        .result_continuous(result_continuous)\n",
       "    );\n",
       "    \n",
       "    // Initialize test vectors\n",
       "    initial begin\n",
       "        for (int i = 0; i < 16; i++) begin\n",
       "            test_vectors[i] = i[3:0];\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves for analysis\n",
       "        $dumpfile(\"multilevel_comb_testbench.vcd\");\n",
       "        $dumpvars(0, multilevel_comb_testbench);\n",
       "        \n",
       "        $display(\"\\n=== Multi-Level Combinational Logic Test ===\");\n",
       "        $display(\"Circuit: result = ((a & b) | (c & d)) ^ (a | c)\");\n",
       "        $display(\"Testing all 16 input combinations...\\n\");\n",
       "        \n",
       "        $display(\"Inputs | Expected | Blocking | NonBlock | Continuous | Status\");\n",
       "        $display(\"-------|----------|----------|----------|------------|--------\");\n",
       "        \n",
       "        // Test all combinations\n",
       "        for (int i = 0; i < 16; i++) begin\n",
       "            // Apply test vector\n",
       "            {a, b, c, d} = test_vectors[i];\n",
       "            \n",
       "            // Small delay to let combinational logic settle\n",
       "            #1;\n",
       "            \n",
       "            // Check results and display\n",
       "            $display(\"%b%b%b%b   |    %b     |    %b     |    %b     |     %b      | %s %s %s\",\n",
       "                     a, b, c, d, expected_result, \n",
       "                     result_blocking, result_nonblocking, result_continuous,\n",
       "                     (result_blocking == expected_result) ? \"B_OK\" : \"B_ERR\",\n",
       "                     (result_nonblocking == expected_result) ? \"N_OK\" : \"N_ERR\",\n",
       "                     (result_continuous == expected_result) ? \"C_OK\" : \"C_ERR\");\n",
       "            \n",
       "            // Small delay between tests\n",
       "            #5;\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Detailed Analysis ---\");\n",
       "        \n",
       "        // Test specific cases to show timing effects\n",
       "        $display(\"\\nTesting timing behavior with specific transitions:\");\n",
       "        \n",
       "        // Start with all zeros\n",
       "        {a, b, c, d} = 4'b0000;\n",
       "        #1;\n",
       "        $display(\"Initial: abcd=0000 -> Block=%b, NonBlock=%b, Cont=%b (Expected=%b)\", \n",
       "                 result_blocking, result_nonblocking, result_continuous, expected_result);\n",
       "        \n",
       "        // Change to case that should produce different result\n",
       "        {a, b, c, d} = 4'b1100;  // (1&1)|(0&0) ^ (1|0) = 1|0 ^ 1 = 1^1 = 0\n",
       "        #1;\n",
       "        $display(\"After 1100: Block=%b, NonBlock=%b, Cont=%b (Expected=%b)\", \n",
       "                 result_blocking, result_nonblocking, result_continuous, expected_result);\n",
       "        \n",
       "        // Another transition\n",
       "        {a, b, c, d} = 4'b1010;  // (1&0)|(1&0) ^ (1|1) = 0|0 ^ 1 = 0^1 = 1\n",
       "        #1; \n",
       "        $display(\"After 1010: Block=%b, NonBlock=%b, Cont=%b (Expected=%b)\", \n",
       "                 result_blocking, result_nonblocking, result_continuous, expected_result);\n",
       "        \n",
       "        $display(\"\\n--- Summary of Assignment Methods ---\");\n",
       "        \n",
       "        $display(\"\\n1. BLOCKING ASSIGNMENTS (=) in always_comb:\");\n",
       "        $display(\"   CORRECT for combinational logic\"); \n",
       "        $display(\"   Sequential execution ensures intermediate values update first\");\n",
       "        $display(\"   Each level uses updated values from previous level\");\n",
       "        $display(\"   Behaves like real hardware propagation delays\");\n",
       "        \n",
       "        $display(\"\\n2. NON-BLOCKING ASSIGNMENTS (<=) in always_comb:\");\n",
       "        $display(\"   INCORRECT for combinational logic\");\n",
       "        $display(\"   Uses stale values from previous evaluation cycle\");\n",
       "        $display(\"   Can cause incorrect results and race conditions\");\n",
       "        $display(\"   Creates artificial delay that doesn't match hardware\");\n",
       "        \n",
       "        $display(\"\\n3. CONTINUOUS ASSIGNMENTS (assign):\");\n",
       "        $display(\"   BEST PRACTICE for combinational logic\");\n",
       "        $display(\"   Pure combinational behavior - no procedural timing\"); \n",
       "        $display(\"   Clear, readable, and matches hardware exactly\");\n",
       "        $display(\"   Automatic sensitivity to all inputs\");\n",
       "        \n",
       "        $display(\"\\n--- Key Insights ---\");\n",
       "        $display(\"Multi-level combinational logic requires proper signal propagation\");\n",
       "        $display(\"Blocking assignments (=) work because they execute sequentially\");\n",
       "        $display(\"Non-blocking (<=) fails because it uses old intermediate values\"); \n",
       "        $display(\"Continuous assignments (assign) are the gold standard\");\n",
       "        $display(\"Always use assign for pure combinational logic when possible\");\n",
       "        \n",
       "        $display(\"\\n=== Test Complete ===\");\n",
       "        $display(\"Check VCD for detailed signal transitions and timing\");\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== MULTI-LEVEL COMBINATIONAL LOGIC TIMING ===\n",
      "Circuit: result = ((a & b) | (c & d)) ^ (a | c)\n",
      "BLOCKING (=):     Correct - sequential execution updates intermediates\n",
      "NON-BLOCKING (<=): Commented out - incorrect for combinational logic\n",
      "CONTINUOUS (assign): Best - pure combinational behavior\n",
      "============================================\n",
      "\n",
      "=== Multi-Level Combinational Logic Test ===\n",
      "Circuit: result = ((a & b) | (c & d)) ^ (a | c)\n",
      "Testing all 16 input combinations...\n",
      "\n",
      "Inputs | Expected | Blocking | NonBlock | Continuous | Status\n",
      "-------|----------|----------|----------|------------|--------\n",
      "Input change detected: a=0, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0000   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0001   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "0010   |    1     |    1     |    0     |     1      |  B_OK N_ERR  C_OK\n",
      "Input change detected: a=0, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0011   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0100   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0101   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "0110   |    1     |    1     |    0     |     1      |  B_OK N_ERR  C_OK\n",
      "Input change detected: a=0, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "0111   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=0, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "1000   |    1     |    1     |    0     |     1      |  B_OK N_ERR  C_OK\n",
      "Input change detected: a=1, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "1001   |    1     |    1     |    0     |     1      |  B_OK N_ERR  C_OK\n",
      "Input change detected: a=1, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=0, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "1010   |    1     |    1     |    0     |     1      |  B_OK N_ERR  C_OK\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "1011   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=1, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=1\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "1100   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "1101   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=1, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "1110   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=1, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "1111   |    0     |    0     |    0     |     0      |  B_OK  N_OK  C_OK\n",
      "Input change detected: a=1, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=1, d=1\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=1, nonblock=0, cont=1\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "\n",
      "--- Detailed Analysis ---\n",
      "\n",
      "Testing timing behavior with specific transitions:\n",
      "Input change detected: a=0, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=0, b=0, c=0, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=0, nonblock=0, cont=0\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Initial: abcd=0000 -> Block=0, NonBlock=0, Cont=0 (Expected=0)\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "Input change detected: a=1, b=1, c=0, d=0\n",
      "  Level 1 - AND1: block=1, nonblock=0, cont=1\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=1, nonblock=0, cont=1\n",
      "  Final Result:   block=0, nonblock=0, cont=0\n",
      "  Expected Result: 0\n",
      "---\n",
      "After 1100: Block=0, NonBlock=0, Cont=0 (Expected=0)\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "After 1010: Block=1, NonBlock=0, Cont=1 (Expected=1)\n",
      "\n",
      "--- Summary of Assignment Methods ---\n",
      "\n",
      "1. BLOCKING ASSIGNMENTS (=) in always_comb:\n",
      "   CORRECT for combinational logic\n",
      "   Sequential execution ensures intermediate values update first\n",
      "   Each level uses updated values from previous level\n",
      "   Behaves like real hardware propagation delays\n",
      "\n",
      "2. NON-BLOCKING ASSIGNMENTS (<=) in always_comb:\n",
      "   INCORRECT for combinational logic\n",
      "   Uses stale values from previous evaluation cycle\n",
      "   Can cause incorrect results and race conditions\n",
      "   Creates artificial delay that doesn't match hardware\n",
      "\n",
      "3. CONTINUOUS ASSIGNMENTS (assign):\n",
      "   BEST PRACTICE for combinational logic\n",
      "   Pure combinational behavior - no procedural timing\n",
      "   Clear, readable, and matches hardware exactly\n",
      "   Automatic sensitivity to all inputs\n",
      "\n",
      "--- Key Insights ---\n",
      "Multi-level combinational logic requires proper signal propagation\n",
      "Blocking assignments (=) work because they execute sequentially\n",
      "Non-blocking (<=) fails because it uses old intermediate values\n",
      "Continuous assignments (assign) are the gold standard\n",
      "Always use assign for pure combinational logic when possible\n",
      "\n",
      "=== Test Complete ===\n",
      "Check VCD for detailed signal transitions and timing\n",
      "- multi_level_combinational_testbench.sv:120: Verilog $finish\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "---\n",
      "Input change detected: a=1, b=0, c=1, d=0\n",
      "  Level 1 - AND1: block=0, nonblock=0, cont=0\n",
      "  Level 1 - AND2: block=0, nonblock=0, cont=0\n",
      "  Level 1 - OR:   block=1, nonblock=0, cont=1\n",
      "  Level 2 - OR:   block=0, nonblock=0, cont=0\n",
      "  Final Result:   block=1, nonblock=0, cont=1\n",
      "  Expected Result: 1\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_20__multi_level_combinational/obj_dir directory...\n",
      "Chapter_6_examples/example_20__multi_level_combinational/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 47,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_20__multi_level_combinational/\"\n",
    "files = [\n",
    "    \"multi_level_combinational.sv\",\n",
    "    \"multi_level_combinational_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "ea4cb9d0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register_comparison.sv\n",
       "// Demonstrates critical differences between blocking and non-blocking assignments\n",
       "// in shift register implementations - side-by-side comparison\n",
       "\n",
       "module shift_register_comparison (\n",
       "    input  logic       clk,\n",
       "    input  logic       reset_n,\n",
       "    input  logic       shift_enable,\n",
       "    input  logic       serial_in,\n",
       "    output logic [7:0] parallel_out_correct,\n",
       "    output logic [7:0] parallel_out_incorrect,\n",
       "    output logic       serial_out_correct,\n",
       "    output logic       serial_out_incorrect\n",
       ");\n",
       "\n",
       "    // ========================================\n",
       "    // CORRECT SHIFT REGISTER IMPLEMENTATION\n",
       "    // Using non-blocking assignments (<=)\n",
       "    // ========================================\n",
       "    \n",
       "    logic [7:0] shift_reg_correct;\n",
       "    \n",
       "    // CORRECT: Non-blocking assignments create proper shift register\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_correct <= 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // All assignments happen simultaneously at clock edge\n",
       "            shift_reg_correct[7] <= serial_in;           // New bit in\n",
       "            shift_reg_correct[6] <= shift_reg_correct[7]; // Bit 7 -> 6\n",
       "            shift_reg_correct[5] <= shift_reg_correct[6]; // Bit 6 -> 5\n",
       "            shift_reg_correct[4] <= shift_reg_correct[5]; // Bit 5 -> 4\n",
       "            shift_reg_correct[3] <= shift_reg_correct[4]; // Bit 4 -> 3\n",
       "            shift_reg_correct[2] <= shift_reg_correct[3]; // Bit 3 -> 2\n",
       "            shift_reg_correct[1] <= shift_reg_correct[2]; // Bit 2 -> 1\n",
       "            shift_reg_correct[0] <= shift_reg_correct[1]; // Bit 1 -> 0\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Outputs for correct implementation\n",
       "    assign parallel_out_correct = shift_reg_correct;\n",
       "    assign serial_out_correct = shift_reg_correct[0];\n",
       "\n",
       "    // ========================================\n",
       "    // INCORRECT SHIFT REGISTER IMPLEMENTATION  \n",
       "    // Using blocking assignments (=)\n",
       "    // ========================================\n",
       "    \n",
       "    logic [7:0] shift_reg_incorrect;\n",
       "    \n",
       "    // INCORRECT: Blocking assignments create wrong behavior\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_incorrect = 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // PROBLEM: Assignments execute sequentially!\n",
       "            // This creates a \"shift-through\" effect in one clock cycle\n",
       "            shift_reg_incorrect[7] = serial_in;              // Executes first\n",
       "            shift_reg_incorrect[6] = shift_reg_incorrect[7]; // Uses NEW value of [7]!\n",
       "            shift_reg_incorrect[5] = shift_reg_incorrect[6]; // Uses NEW value of [6]!\n",
       "            shift_reg_incorrect[4] = shift_reg_incorrect[5]; // Uses NEW value of [5]!\n",
       "            shift_reg_incorrect[3] = shift_reg_incorrect[4]; // Uses NEW value of [4]!\n",
       "            shift_reg_incorrect[2] = shift_reg_incorrect[3]; // Uses NEW value of [3]!\n",
       "            shift_reg_incorrect[1] = shift_reg_incorrect[2]; // Uses NEW value of [2]!\n",
       "            shift_reg_incorrect[0] = shift_reg_incorrect[1]; // Uses NEW value of [1]!\n",
       "            // Result: serial_in propagates through ALL bits in ONE clock cycle!\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Outputs for incorrect implementation\n",
       "    assign parallel_out_incorrect = shift_reg_incorrect;\n",
       "    assign serial_out_incorrect = shift_reg_incorrect[0];\n",
       "    \n",
       "    // Alternative correct implementation using concatenation (for reference)\n",
       "    logic [7:0] shift_reg_concat;\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (~reset_n) begin\n",
       "            shift_reg_concat <= 8'b0;\n",
       "        end else if (shift_enable) begin\n",
       "            // This is also correct - concatenation with non-blocking assignment\n",
       "            shift_reg_concat <= {serial_in, shift_reg_concat[7:1]};\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Display educational information\n",
       "    initial begin\n",
       "        $display(\"=== SHIFT REGISTER ASSIGNMENT COMPARISON ===\");\n",
       "        $display(\"CORRECT (<=):   Each bit shifts one position per clock\");\n",
       "        $display(\"INCORRECT (=):  Input propagates through ALL bits in one clock\");\n",
       "        $display(\"=> Watch how serial_in='1' behaves differently:\");\n",
       "        $display(\"   - Correct: Takes 8 clocks to reach serial_out\");\n",
       "        $display(\"   - Incorrect: Reaches serial_out in 1 clock!\");\n",
       "        $display(\"===========================================\");\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// shift_register_comparison_testbench.sv\n",
       "module shift_register_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic       clk;\n",
       "    logic       reset_n;\n",
       "    logic       shift_enable;\n",
       "    logic       serial_in;\n",
       "    logic [7:0] parallel_out_correct;\n",
       "    logic [7:0] parallel_out_incorrect;\n",
       "    logic       serial_out_correct;\n",
       "    logic       serial_out_incorrect;\n",
       "    \n",
       "    // Test pattern for serial input\n",
       "    logic test_pattern [0:15] = '{1,0,1,1,0,0,1,0,1,1,1,0,0,1,1,0};\n",
       "    int pattern_index = 0;\n",
       "    int cycle_count = 0;\n",
       "    \n",
       "    // Instantiate the shift register comparison\n",
       "    shift_register_comparison SHIFT_REG_INSTANCE (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .shift_enable(shift_enable),\n",
       "        .serial_in(serial_in),\n",
       "        .parallel_out_correct(parallel_out_correct),\n",
       "        .parallel_out_incorrect(parallel_out_incorrect),\n",
       "        .serial_out_correct(serial_out_correct),\n",
       "        .serial_out_incorrect(serial_out_incorrect)\n",
       "    );\n",
       "    \n",
       "    // Clock generation - 10ns period\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // Test sequence\n",
       "    initial begin\n",
       "        // Dump waves for detailed analysis\n",
       "        $dumpfile(\"shift_register_testbench.vcd\");\n",
       "        $dumpvars(0, shift_register_testbench);\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        shift_enable = 0;\n",
       "        serial_in = 0;\n",
       "        \n",
       "        $display(\"\\n=== Shift Register Assignment Comparison ===\");\n",
       "        $display(\"8-bit shift register: MSB <- serial_in ... LSB -> serial_out\");\n",
       "        \n",
       "        // Reset sequence\n",
       "        repeat(2) @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        shift_enable = 1;\n",
       "        \n",
       "        $display(\"\\n--- Test 1: Single '1' bit propagation ---\");\n",
       "        \n",
       "        // Test 1: Send single '1' bit and observe propagation\n",
       "        @(posedge clk);\n",
       "        serial_in = 1;\n",
       "        cycle_count++;\n",
       "        $display(\"Cycle %0d: Input='1' -> Correct=%8b (%0d), Incorrect=%8b (%0d)\", \n",
       "                 cycle_count, parallel_out_correct, parallel_out_correct, \n",
       "                 parallel_out_incorrect, parallel_out_incorrect);\n",
       "        \n",
       "        // Follow with zeros to see the '1' propagate\n",
       "        for (int i = 0; i < 10; i++) begin\n",
       "            @(posedge clk);\n",
       "            serial_in = 0;\n",
       "            cycle_count++;\n",
       "            $display(\"Cycle %0d: Input='0' -> Correct=%8b (%0d), Incorrect=%8b (%0d)\", \n",
       "                     cycle_count, parallel_out_correct, parallel_out_correct, \n",
       "                     parallel_out_incorrect, parallel_out_incorrect);\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Test 2: Pattern shifting ---\");\n",
       "        \n",
       "        // Reset for pattern test\n",
       "        @(posedge clk);\n",
       "        reset_n = 0;\n",
       "        @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        cycle_count = 0;\n",
       "        \n",
       "        // Shift in test pattern\n",
       "        for (int i = 0; i < 16; i++) begin\n",
       "            @(posedge clk);\n",
       "            serial_in = test_pattern[i];\n",
       "            cycle_count++;\n",
       "            \n",
       "            $display(\"Cycle %0d: Input='%0d' -> Correct=%8b, Incorrect=%8b\", \n",
       "                     cycle_count, serial_in, parallel_out_correct, parallel_out_incorrect);\n",
       "            $display(\"         Serial Out: Correct='%0d', Incorrect='%0d'\", \n",
       "                     serial_out_correct, serial_out_incorrect);\n",
       "        end\n",
       "        \n",
       "        $display(\"\\n--- Test 3: Demonstrating the key difference ---\");\n",
       "        \n",
       "        // Reset and show the critical difference\n",
       "        @(posedge clk);\n",
       "        reset_n = 0;\n",
       "        @(posedge clk);\n",
       "        reset_n = 1;\n",
       "        \n",
       "        // Show what happens when we input '1' after reset\n",
       "        $display(\"\\nAfter reset, both registers are 00000000\");\n",
       "        $display(\"Now inputting '1'...\");\n",
       "        \n",
       "        @(posedge clk);\n",
       "        serial_in = 1;\n",
       "        $display(\"After 1 clock with input='1':\");\n",
       "        $display(\"  CORRECT:   %8b (1 shifted to bit 7 only)\", parallel_out_correct);\n",
       "        $display(\"  INCORRECT: %8b (1 propagated through ALL bits!)\", parallel_out_incorrect);\n",
       "        \n",
       "        @(posedge clk);\n",
       "        serial_in = 0;\n",
       "        $display(\"After 2nd clock with input='0':\");\n",
       "        $display(\"  CORRECT:   %8b (1 shifted from bit 7 to bit 6)\", parallel_out_correct);\n",
       "        $display(\"  INCORRECT: %8b (all 0s because 1 'fell out' immediately)\", parallel_out_incorrect);\n",
       "        \n",
       "        $display(\"\\n--- Analysis Summary ---\");\n",
       "        $display(\"BLOCKING ASSIGNMENTS (=) PROBLEM:\");\n",
       "        $display(\"- Execute sequentially within same clock cycle\");\n",
       "        $display(\"- Each assignment uses the NEW value from previous assignment\");\n",
       "        $display(\"- Creates 'shift-through' effect - data propagates through ALL stages\");\n",
       "        $display(\"- Serial input appears at serial output in SAME clock cycle!\");\n",
       "        $display(\"- NOT a real shift register - just a wire with delay\");\n",
       "        \n",
       "        $display(\"\\nNON-BLOCKING ASSIGNMENTS (<=) CORRECT:\");\n",
       "        $display(\"- All assignments scheduled simultaneously\");\n",
       "        $display(\"- Each assignment uses OLD values from previous clock cycle\");\n",
       "        $display(\"- Creates proper shift register behavior\");\n",
       "        $display(\"- Takes 8 clock cycles for serial input to reach serial output\");\n",
       "        $display(\"- Each bit position stores data for exactly one clock cycle\");\n",
       "        \n",
       "        $display(\"\\n=== Test Complete ===\");\n",
       "        $display(\"Examine VCD file to see detailed timing behavior\");\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for educational purposes\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n && shift_enable) begin\n",
       "            // Show internal register state\n",
       "            $display(\"  Internal: Correct[7:0]=%b, Incorrect[7:0]=%b\", \n",
       "                     SHIFT_REG_INSTANCE.shift_reg_correct, \n",
       "                     SHIFT_REG_INSTANCE.shift_reg_incorrect);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== SHIFT REGISTER ASSIGNMENT COMPARISON ===\n",
      "CORRECT (<=):   Each bit shifts one position per clock\n",
      "INCORRECT (=):  Input propagates through ALL bits in one clock\n",
      "=> Watch how serial_in='1' behaves differently:\n",
      "   - Correct: Takes 8 clocks to reach serial_out\n",
      "   - Incorrect: Reaches serial_out in 1 clock!\n",
      "===========================================\n",
      "\n",
      "=== Shift Register Assignment Comparison ===\n",
      "8-bit shift register: MSB <- serial_in ... LSB -> serial_out\n",
      "\n",
      "--- Test 1: Single '1' bit propagation ---\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 1: Input='1' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 2: Input='0' -> Correct=10000000 (128), Incorrect=11111111 (255)\n",
      "  Internal: Correct[7:0]=10000000, Incorrect[7:0]=11111111\n",
      "Cycle 3: Input='0' -> Correct=01000000 (64), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=01000000, Incorrect[7:0]=00000000\n",
      "Cycle 4: Input='0' -> Correct=00100000 (32), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00100000, Incorrect[7:0]=00000000\n",
      "Cycle 5: Input='0' -> Correct=00010000 (16), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00010000, Incorrect[7:0]=00000000\n",
      "Cycle 6: Input='0' -> Correct=00001000 (8), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00001000, Incorrect[7:0]=00000000\n",
      "Cycle 7: Input='0' -> Correct=00000100 (4), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000100, Incorrect[7:0]=00000000\n",
      "Cycle 8: Input='0' -> Correct=00000010 (2), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000010, Incorrect[7:0]=00000000\n",
      "Cycle 9: Input='0' -> Correct=00000001 (1), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000001, Incorrect[7:0]=00000000\n",
      "Cycle 10: Input='0' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 11: Input='0' -> Correct=00000000 (0), Incorrect=00000000 (0)\n",
      "\n",
      "--- Test 2: Pattern shifting ---\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 1: Input='1' -> Correct=00000000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "Cycle 2: Input='0' -> Correct=10000000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10000000, Incorrect[7:0]=11111111\n",
      "Cycle 3: Input='1' -> Correct=01000000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01000000, Incorrect[7:0]=00000000\n",
      "Cycle 4: Input='1' -> Correct=10100000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10100000, Incorrect[7:0]=11111111\n",
      "Cycle 5: Input='0' -> Correct=11010000, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11010000, Incorrect[7:0]=11111111\n",
      "Cycle 6: Input='0' -> Correct=01101000, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01101000, Incorrect[7:0]=00000000\n",
      "Cycle 7: Input='1' -> Correct=00110100, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00110100, Incorrect[7:0]=00000000\n",
      "Cycle 8: Input='0' -> Correct=10011010, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10011010, Incorrect[7:0]=11111111\n",
      "Cycle 9: Input='1' -> Correct=01001101, Incorrect=00000000\n",
      "         Serial Out: Correct='1', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01001101, Incorrect[7:0]=00000000\n",
      "Cycle 10: Input='1' -> Correct=10100110, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10100110, Incorrect[7:0]=11111111\n",
      "Cycle 11: Input='1' -> Correct=11010011, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11010011, Incorrect[7:0]=11111111\n",
      "Cycle 12: Input='0' -> Correct=11101001, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=11101001, Incorrect[7:0]=11111111\n",
      "Cycle 13: Input='0' -> Correct=01110100, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=01110100, Incorrect[7:0]=00000000\n",
      "Cycle 14: Input='1' -> Correct=00111010, Incorrect=00000000\n",
      "         Serial Out: Correct='0', Incorrect='0'\n",
      "  Internal: Correct[7:0]=00111010, Incorrect[7:0]=00000000\n",
      "Cycle 15: Input='1' -> Correct=10011101, Incorrect=11111111\n",
      "         Serial Out: Correct='1', Incorrect='1'\n",
      "  Internal: Correct[7:0]=10011101, Incorrect[7:0]=11111111\n",
      "Cycle 16: Input='0' -> Correct=11001110, Incorrect=11111111\n",
      "         Serial Out: Correct='0', Incorrect='1'\n",
      "\n",
      "--- Test 3: Demonstrating the key difference ---\n",
      "  Internal: Correct[7:0]=11001110, Incorrect[7:0]=11111111\n",
      "\n",
      "After reset, both registers are 00000000\n",
      "Now inputting '1'...\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "After 1 clock with input='1':\n",
      "  CORRECT:   00000000 (1 shifted to bit 7 only)\n",
      "  INCORRECT: 00000000 (1 propagated through ALL bits!)\n",
      "  Internal: Correct[7:0]=00000000, Incorrect[7:0]=00000000\n",
      "After 2nd clock with input='0':\n",
      "  CORRECT:   10000000 (1 shifted from bit 7 to bit 6)\n",
      "  INCORRECT: 11111111 (all 0s because 1 'fell out' immediately)\n",
      "\n",
      "--- Analysis Summary ---\n",
      "BLOCKING ASSIGNMENTS (=) PROBLEM:\n",
      "- Execute sequentially within same clock cycle\n",
      "- Each assignment uses the NEW value from previous assignment\n",
      "- Creates 'shift-through' effect - data propagates through ALL stages\n",
      "- Serial input appears at serial output in SAME clock cycle!\n",
      "- NOT a real shift register - just a wire with delay\n",
      "\n",
      "NON-BLOCKING ASSIGNMENTS (<=) CORRECT:\n",
      "- All assignments scheduled simultaneously\n",
      "- Each assignment uses OLD values from previous clock cycle\n",
      "- Creates proper shift register behavior\n",
      "- Takes 8 clock cycles for serial input to reach serial output\n",
      "- Each bit position stores data for exactly one clock cycle\n",
      "\n",
      "=== Test Complete ===\n",
      "Examine VCD file to see detailed timing behavior\n",
      "- shift_register_comparison_testbench.sv:138: Verilog $finish\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_19__shift_register_comparison/obj_dir directory...\n",
      "Chapter_6_examples/example_19__shift_register_comparison/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_19__shift_register_comparison/\"\n",
    "files = [\n",
    "    \"shift_register_comparison.sv\",\n",
    "    \"shift_register_comparison_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b5738659",
   "metadata": {},
   "source": [
    "## Race Conditions and Common Pitfalls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e04895cc",
   "metadata": {},
   "source": [
    "#### Cross-Coupled Latches\n",
    "Example showing race conditions in feedback systems"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "f2cf3a33",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// cross_coupled_latches.sv\n",
       "// Cross-coupled NOR latches demonstrating race conditions in feedback systems\n",
       "module cross_coupled_latches (\n",
       "  input  logic set_n,    // Active-low set input\n",
       "  input  logic reset_n,  // Active-low reset input\n",
       "  output logic q,        // Latch output Q\n",
       "  output logic q_n       // Latch output Q_bar (complement)\n",
       ");\n",
       "\n",
       "  // Cross-coupled NOR gates with propagation delays\n",
       "  // These delays can cause race conditions and metastability\n",
       "  \n",
       "  always_comb begin\n",
       "    // NOR gate 1: q_n = ~(set_n | q)\n",
       "    #2 q_n = ~(set_n | q);\n",
       "  end\n",
       "  \n",
       "  always_comb begin\n",
       "    // NOR gate 2: q = ~(reset_n | q_n)  \n",
       "    #2 q = ~(reset_n | q_n);\n",
       "  end\n",
       "\n",
       "  // Monitor for race conditions\n",
       "  always @(set_n, reset_n) begin\n",
       "    if (set_n == 0 && reset_n == 0) begin\n",
       "      $display(\"WARNING: Race condition! Both SET and RESET active at time %0t\", $time);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// cross_coupled_latches_testbench.sv\n",
       "module cross_coupled_latches_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic set_n, reset_n;\n",
       "  logic q, q_n;\n",
       "  \n",
       "  // Instantiate the cross-coupled latches\n",
       "  cross_coupled_latches LATCH_INSTANCE (\n",
       "    .set_n(set_n),\n",
       "    .reset_n(reset_n),\n",
       "    .q(q),\n",
       "    .q_n(q_n)\n",
       "  );\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"cross_coupled_latches_testbench.vcd\");\n",
       "    $dumpvars(0, cross_coupled_latches_testbench);\n",
       "    \n",
       "    $display(\"Cross-Coupled Latches Race Condition Demo\");\n",
       "    $display(\"==========================================\");\n",
       "    \n",
       "    // Initialize - both inputs inactive (high)\n",
       "    set_n = 1'b1;\n",
       "    reset_n = 1'b1;\n",
       "    #10;\n",
       "    $display(\"Initial state: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    // Test normal SET operation\n",
       "    $display(\"\\n--- Testing SET operation ---\");\n",
       "    set_n = 1'b0;  // Activate SET\n",
       "    #10;\n",
       "    $display(\"After SET: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    set_n = 1'b1;  // Deactivate SET\n",
       "    #10;\n",
       "    $display(\"SET released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    // Test normal RESET operation\n",
       "    $display(\"\\n--- Testing RESET operation ---\");\n",
       "    reset_n = 1'b0;  // Activate RESET\n",
       "    #10;\n",
       "    $display(\"After RESET: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    reset_n = 1'b1;  // Deactivate RESET\n",
       "    #10;\n",
       "    $display(\"RESET released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    // Demonstrate RACE CONDITION - both inputs active simultaneously\n",
       "    $display(\"\\n--- RACE CONDITION TEST ---\");\n",
       "    $display(\"Activating both SET and RESET simultaneously...\");\n",
       "    set_n = 1'b0;\n",
       "    reset_n = 1'b0;\n",
       "    #15;\n",
       "    $display(\"Both active: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    // Release both at slightly different times to show unpredictable behavior\n",
       "    $display(\"Releasing SET first...\");\n",
       "    set_n = 1'b1;\n",
       "    #3;\n",
       "    $display(\"SET released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    reset_n = 1'b1;\n",
       "    #10;\n",
       "    $display(\"Both released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    // Try the race condition again, but release RESET first this time\n",
       "    $display(\"\\n--- Second RACE CONDITION TEST ---\");\n",
       "    $display(\"Again activating both SET and RESET...\");\n",
       "    set_n = 1'b0;\n",
       "    reset_n = 1'b0;\n",
       "    #15;\n",
       "    $display(\"Both active: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    $display(\"Releasing RESET first this time...\");\n",
       "    reset_n = 1'b1;\n",
       "    #3;\n",
       "    $display(\"RESET released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    set_n = 1'b1;\n",
       "    #10;\n",
       "    $display(\"Both released: SET_N=%b, RESET_N=%b, Q=%b, Q_N=%b\", set_n, reset_n, q, q_n);\n",
       "    \n",
       "    $display(\"\\n==========================================\");\n",
       "    $display(\"Simulation complete - Check VCD for timing details\");\n",
       "    $display(\"Notice how race conditions create unpredictable states!\");\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Cross-Coupled Latches Race Condition Demo\n",
      "==========================================\n",
      "Initial state: SET_N=1, RESET_N=1, Q=0, Q_N=0\n",
      "\n",
      "--- Testing SET operation ---\n",
      "After SET: SET_N=0, RESET_N=1, Q=0, Q_N=1\n",
      "SET released: SET_N=1, RESET_N=1, Q=0, Q_N=0\n",
      "\n",
      "--- Testing RESET operation ---\n",
      "After RESET: SET_N=1, RESET_N=0, Q=1, Q_N=0\n",
      "RESET released: SET_N=1, RESET_N=1, Q=0, Q_N=0\n",
      "\n",
      "--- RACE CONDITION TEST ---\n",
      "Activating both SET and RESET simultaneously...\n",
      "WARNING: Race condition! Both SET and RESET active at time 50\n",
      "Both active: SET_N=0, RESET_N=0, Q=1, Q_N=0\n",
      "Releasing SET first...\n",
      "SET released: SET_N=1, RESET_N=0, Q=1, Q_N=0\n",
      "Both released: SET_N=1, RESET_N=1, Q=0, Q_N=0\n",
      "\n",
      "--- Second RACE CONDITION TEST ---\n",
      "Again activating both SET and RESET...\n",
      "WARNING: Race condition! Both SET and RESET active at time 78\n",
      "Both active: SET_N=0, RESET_N=0, Q=1, Q_N=0\n",
      "Releasing RESET first this time...\n",
      "RESET released: SET_N=0, RESET_N=1, Q=0, Q_N=1\n",
      "Both released: SET_N=1, RESET_N=1, Q=0, Q_N=0\n",
      "\n",
      "==========================================\n",
      "Simulation complete - Check VCD for timing details\n",
      "Notice how race conditions create unpredictable states!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_21__cross_coupled_latches/obj_dir directory...\n",
      "Chapter_6_examples/example_21__cross_coupled_latches/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_21__cross_coupled_latches/\"\n",
    "files = [\"cross_coupled_latches.sv\", \"cross_coupled_latches_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ab0b64a",
   "metadata": {},
   "source": [
    "#### Clock Domain Crossing\n",
    "Synchronizer circuits to safely cross clock domains"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "26a69f7a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_domain_crossing.sv\n",
       "// Demonstrates safe clock domain crossing using synchronizer circuits\n",
       "\n",
       "module clock_domain_crossing (\n",
       "  // Clock Domain A (source)\n",
       "  input  logic clk_a,\n",
       "  input  logic rst_a_n,\n",
       "  input  logic data_a,\n",
       "  \n",
       "  // Clock Domain B (destination)\n",
       "  input  logic clk_b,\n",
       "  input  logic rst_b_n,\n",
       "  output logic data_b_sync,\n",
       "  \n",
       "  // Unsafe direct crossing (for comparison)\n",
       "  output logic data_b_unsafe\n",
       ");\n",
       "\n",
       "  // Unsafe direct crossing - DO NOT USE IN REAL DESIGNS!\n",
       "  // This creates metastability issues\n",
       "  assign data_b_unsafe = data_a;\n",
       "\n",
       "  // Safe 2-FF synchronizer chain for clock domain crossing\n",
       "  logic sync_ff1, sync_ff2;\n",
       "  \n",
       "  always_ff @(posedge clk_b or negedge rst_b_n) begin\n",
       "    if (!rst_b_n) begin\n",
       "      sync_ff1 <= 1'b0;\n",
       "      sync_ff2 <= 1'b0;\n",
       "    end else begin\n",
       "      // Two-stage synchronizer to minimize metastability\n",
       "      sync_ff1 <= data_a;        // First FF may go metastable\n",
       "      sync_ff2 <= sync_ff1;      // Second FF resolves metastability\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  assign data_b_sync = sync_ff2;\n",
       "\n",
       "  // Metastability detection (simplified)\n",
       "  logic metastable_detected;\n",
       "  \n",
       "  always_ff @(posedge clk_b) begin\n",
       "    // Simple metastability indicator\n",
       "    // In real hardware, this would be more sophisticated\n",
       "    if (sync_ff1 !== 1'b0 && sync_ff1 !== 1'b1) begin\n",
       "      metastable_detected <= 1'b1;\n",
       "      $display(\"WARNING: Metastability detected at time %0t\", $time);\n",
       "    end else begin\n",
       "      metastable_detected <= 1'b0;\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "\n",
       "\n",
       "// Additional module: Enhanced CDC with handshake protocol\n",
       "module cdc_handshake (\n",
       "  // Clock Domain A\n",
       "  input  logic clk_a,\n",
       "  input  logic rst_a_n,\n",
       "  input  logic send_req,\n",
       "  input  logic [7:0] data_in,\n",
       "  output logic ready,\n",
       "  \n",
       "  // Clock Domain B  \n",
       "  input  logic clk_b,\n",
       "  input  logic rst_b_n,\n",
       "  output logic data_valid,\n",
       "  output logic [7:0] data_out\n",
       ");\n",
       "\n",
       "  // Handshake signals\n",
       "  logic req_sync, ack_sync;\n",
       "  logic req_toggle, ack_toggle;\n",
       "  \n",
       "  // Clock Domain A: Request side\n",
       "  always_ff @(posedge clk_a or negedge rst_a_n) begin\n",
       "    if (!rst_a_n) begin\n",
       "      req_toggle <= 1'b0;\n",
       "      data_out <= 8'h00;\n",
       "      ready <= 1'b1;\n",
       "    end else begin\n",
       "      if (send_req && ready) begin\n",
       "        req_toggle <= ~req_toggle;  // Toggle to signal new data\n",
       "        data_out <= data_in;        // Capture data\n",
       "        ready <= 1'b0;\n",
       "      end else if (req_sync == ack_sync) begin\n",
       "        ready <= 1'b1;  // Acknowledge received\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // Synchronize request toggle to clock domain B\n",
       "  logic req_ff1, req_ff2;\n",
       "  always_ff @(posedge clk_b or negedge rst_b_n) begin\n",
       "    if (!rst_b_n) begin\n",
       "      req_ff1 <= 1'b0;\n",
       "      req_ff2 <= 1'b0;\n",
       "    end else begin\n",
       "      req_ff1 <= req_toggle;\n",
       "      req_ff2 <= req_ff1;\n",
       "    end\n",
       "  end\n",
       "  assign req_sync = req_ff2;\n",
       "  \n",
       "  // Clock Domain B: Detect new data\n",
       "  logic req_sync_prev;\n",
       "  always_ff @(posedge clk_b or negedge rst_b_n) begin\n",
       "    if (!rst_b_n) begin\n",
       "      req_sync_prev <= 1'b0;\n",
       "      data_valid <= 1'b0;\n",
       "      ack_toggle <= 1'b0;\n",
       "    end else begin\n",
       "      req_sync_prev <= req_sync;\n",
       "      data_valid <= (req_sync != req_sync_prev);\n",
       "      if (req_sync != req_sync_prev) begin\n",
       "        ack_toggle <= req_sync;  // Echo back the request\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // Synchronize acknowledge back to clock domain A\n",
       "  logic ack_ff1, ack_ff2;\n",
       "  always_ff @(posedge clk_a or negedge rst_a_n) begin\n",
       "    if (!rst_a_n) begin\n",
       "      ack_ff1 <= 1'b0;\n",
       "      ack_ff2 <= 1'b0;\n",
       "    end else begin\n",
       "      ack_ff1 <= ack_toggle;\n",
       "      ack_ff2 <= ack_ff1;\n",
       "    end\n",
       "  end\n",
       "  assign ack_sync = ack_ff2;\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// clock_domain_crossing_testbench.sv\n",
       "module clock_domain_crossing_testbench;\n",
       "\n",
       "  // Clock and reset signals\n",
       "  logic clk_a, clk_b;\n",
       "  logic rst_a_n, rst_b_n;\n",
       "  \n",
       "  // Test signals for basic CDC\n",
       "  logic data_a;\n",
       "  logic data_b_sync, data_b_unsafe;\n",
       "  \n",
       "  // Test signals for handshake CDC\n",
       "  logic send_req, ready, data_valid;\n",
       "  logic [7:0] data_in, data_out;\n",
       "  \n",
       "  // Instantiate basic clock domain crossing\n",
       "  clock_domain_crossing BASIC_CDC (\n",
       "    .clk_a(clk_a),\n",
       "    .rst_a_n(rst_a_n),\n",
       "    .data_a(data_a),\n",
       "    .clk_b(clk_b),\n",
       "    .rst_b_n(rst_b_n),\n",
       "    .data_b_sync(data_b_sync),\n",
       "    .data_b_unsafe(data_b_unsafe)\n",
       "  );\n",
       "  \n",
       "  // Instantiate handshake CDC\n",
       "  cdc_handshake HANDSHAKE_CDC (\n",
       "    .clk_a(clk_a),\n",
       "    .rst_a_n(rst_a_n),\n",
       "    .send_req(send_req),\n",
       "    .data_in(data_in),\n",
       "    .ready(ready),\n",
       "    .clk_b(clk_b),\n",
       "    .rst_b_n(rst_b_n),\n",
       "    .data_valid(data_valid),\n",
       "    .data_out(data_out)\n",
       "  );\n",
       "\n",
       "  // Generate Clock A (100 MHz)\n",
       "  initial begin\n",
       "    clk_a = 0;\n",
       "    forever #5 clk_a = ~clk_a;  // 10ns period\n",
       "  end\n",
       "  \n",
       "  // Generate Clock B (67 MHz - different frequency)\n",
       "  initial begin\n",
       "    clk_b = 0;\n",
       "    forever #7.5 clk_b = ~clk_b;  // 15ns period\n",
       "  end\n",
       "  \n",
       "  // Reset generation\n",
       "  initial begin\n",
       "    rst_a_n = 0;\n",
       "    rst_b_n = 0;\n",
       "    #20;\n",
       "    rst_a_n = 1;\n",
       "    rst_b_n = 1;\n",
       "  end\n",
       "\n",
       "  // Test stimulus\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"clock_domain_crossing_testbench.vcd\");\n",
       "    $dumpvars(0, clock_domain_crossing_testbench);\n",
       "    \n",
       "    $display(\"Clock Domain Crossing Demonstration\");\n",
       "    $display(\"==================================\");\n",
       "    \n",
       "    // Initialize signals\n",
       "    data_a = 1'b0;\n",
       "    send_req = 1'b0;\n",
       "    data_in = 8'h00;\n",
       "    \n",
       "    // Wait for reset deassertion\n",
       "    wait(rst_a_n && rst_b_n);\n",
       "    #30;\n",
       "    \n",
       "    $display(\"\\n--- Basic 2-FF Synchronizer Test ---\");\n",
       "    \n",
       "    // Test basic synchronizer with various data patterns\n",
       "    @(posedge clk_a);\n",
       "    data_a = 1'b1;\n",
       "    $display(\"Time %0t: Data_A changed to %b\", $time, data_a);\n",
       "    \n",
       "    // Wait to see synchronization\n",
       "    repeat(10) @(posedge clk_b);\n",
       "    $display(\"Time %0t: Data_B_sync = %b, Data_B_unsafe = %b\", \n",
       "             $time, data_b_sync, data_b_unsafe);\n",
       "    \n",
       "    // Change data back to 0\n",
       "    @(posedge clk_a);\n",
       "    data_a = 1'b0;\n",
       "    $display(\"Time %0t: Data_A changed to %b\", $time, data_a);\n",
       "    \n",
       "    repeat(10) @(posedge clk_b);\n",
       "    $display(\"Time %0t: Data_B_sync = %b, Data_B_unsafe = %b\", \n",
       "             $time, data_b_sync, data_b_unsafe);\n",
       "    \n",
       "    $display(\"\\n--- Handshake Protocol Test ---\");\n",
       "    \n",
       "    // Test handshake CDC with multiple data transfers\n",
       "    for (int i = 1; i <= 5; i++) begin\n",
       "      // Wait for ready\n",
       "      wait(ready);\n",
       "      @(posedge clk_a);\n",
       "      \n",
       "      data_in = 8'(8'h10 * i);  // Test data: 0x10, 0x20, 0x30, etc.\n",
       "      send_req = 1'b1;\n",
       "      $display(\"Time %0t: Sending data 0x%02X\", $time, data_in);\n",
       "      \n",
       "      @(posedge clk_a);\n",
       "      send_req = 1'b0;\n",
       "      \n",
       "      // Wait for data to be received\n",
       "      wait(data_valid);\n",
       "      @(posedge clk_b);\n",
       "      $display(\"Time %0t: Received data 0x%02X\", $time, data_out);\n",
       "      \n",
       "      // Small delay between transfers\n",
       "      #50;\n",
       "    end\n",
       "    \n",
       "    $display(\"\\n--- Race Condition Demonstration ---\");\n",
       "    \n",
       "    // Show what happens with rapid changes\n",
       "    repeat(20) begin\n",
       "      @(posedge clk_a);\n",
       "      data_a = ~data_a;\n",
       "      #1;  // Very short pulse - might cause issues\n",
       "    end\n",
       "    \n",
       "    #100;\n",
       "    \n",
       "    $display(\"\\n==================================\");\n",
       "    $display(\"Key observations:\");\n",
       "    $display(\"1. 2-FF synchronizer adds 2 clock cycle latency\");\n",
       "    $display(\"2. Handshake protocol ensures reliable data transfer\");\n",
       "    $display(\"3. Unsafe crossing can cause metastability\");\n",
       "    $display(\"4. Different clock frequencies require careful design\");\n",
       "    $display(\"Simulation complete - Check VCD for timing details\");\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "  // Monitor for demonstration purposes\n",
       "  always @(posedge clk_b) begin\n",
       "    if (data_b_sync !== data_b_unsafe) begin\n",
       "      $display(\"Time %0t: NOTICE - Sync vs Unsafe difference: sync=%b, unsafe=%b\", \n",
       "               $time, data_b_sync, data_b_unsafe);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Clock Domain Crossing Demonstration\n",
      "==================================\n",
      "\n",
      "--- Basic 2-FF Synchronizer Test ---\n",
      "Time 55: Data_A changed to 1\n",
      "Time 56: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 72: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 200: Data_B_sync = 1, Data_B_unsafe = 1\n",
      "Time 205: Data_A changed to 0\n",
      "Time 216: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 232: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 360: Data_B_sync = 0, Data_B_unsafe = 0\n",
      "\n",
      "--- Handshake Protocol Test ---\n",
      "Time 365: Sending data 0x10\n",
      "Time 424: Received data 0x10\n",
      "Time 475: Sending data 0x20\n",
      "Time 536: Received data 0x20\n",
      "Time 595: Sending data 0x30\n",
      "Time 648: Received data 0x30\n",
      "Time 705: Sending data 0x40\n",
      "Time 760: Received data 0x40\n",
      "Time 815: Sending data 0x50\n",
      "Time 872: Received data 0x50\n",
      "\n",
      "--- Race Condition Demonstration ---\n",
      "Time 952: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 968: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 984: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 1000: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 1032: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 1048: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 1064: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 1080: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "Time 1112: NOTICE - Sync vs Unsafe difference: sync=0, unsafe=1\n",
      "Time 1144: NOTICE - Sync vs Unsafe difference: sync=1, unsafe=0\n",
      "\n",
      "==================================\n",
      "Key observations:\n",
      "1. 2-FF synchronizer adds 2 clock cycle latency\n",
      "2. Handshake protocol ensures reliable data transfer\n",
      "3. Unsafe crossing can cause metastability\n",
      "4. Different clock frequencies require careful design\n",
      "Simulation complete - Check VCD for timing details\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_22__clock_domain_crossing/obj_dir directory...\n",
      "Chapter_6_examples/example_22__clock_domain_crossing/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 50,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_22__clock_domain_crossing/\"\n",
    "files = [\"clock_domain_crossing.sv\", \"clock_domain_crossing_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f514c08",
   "metadata": {},
   "source": [
    "#### Multiple Driver Detection\n",
    "Examples of inadvertent multiple drivers and resolution"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "ed069b4d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multiple_driver_detection.sv\n",
       "// Demonstrates multiple driver scenarios and resolution methods\n",
       "// NOTE: This example simulates multiple driver problems without actually \n",
       "// creating them (to avoid compiler errors), but shows the concepts\n",
       "\n",
       "module multiple_driver_detection (\n",
       "  input  logic clk,\n",
       "  input  logic rst_n,\n",
       "  input  logic enable_a,\n",
       "  input  logic enable_b,\n",
       "  input  logic data_a,\n",
       "  input  logic data_b,\n",
       "  output logic output_contested,    // Simulates contested behavior\n",
       "  output logic output_resolved,     // Properly resolved (GOOD)\n",
       "  output logic output_tristate      // Using tri-state logic (GOOD)\n",
       ");\n",
       "\n",
       "  // BAD EXAMPLE: Simulated multiple driver behavior\n",
       "  // In real code, this would be separate always blocks causing conflicts\n",
       "  logic driver_a_active, driver_b_active;\n",
       "  \n",
       "  always_ff @(posedge clk or negedge rst_n) begin\n",
       "    if (!rst_n) begin\n",
       "      driver_a_active <= 1'b0;\n",
       "    end else if (enable_a) begin\n",
       "      driver_a_active <= data_a;\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  always_ff @(posedge clk or negedge rst_n) begin\n",
       "    if (!rst_n) begin\n",
       "      driver_b_active <= 1'b0;\n",
       "    end else if (enable_b) begin\n",
       "      driver_b_active <= data_b;\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // PROBLEMATIC: This simulates contested behavior without actual multiple drivers\n",
       "  // In real hardware, this would be multiple always blocks (which causes warnings)\n",
       "  always_comb begin\n",
       "    if (enable_a && driver_a_active && !(enable_b && driver_b_active)) begin\n",
       "      output_contested = data_a;  // Driver A wins when only A active\n",
       "    end else if (enable_b && driver_b_active && !(enable_a && driver_a_active)) begin\n",
       "      output_contested = data_b;  // Driver B wins when only B active\n",
       "    end else if (enable_a && driver_a_active && enable_b && driver_b_active) begin\n",
       "      output_contested = 1'bx;    // Simulate conflict with X\n",
       "    end else begin\n",
       "      output_contested = 1'b0;    // Default value\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // GOOD EXAMPLE: Properly resolved using priority logic\n",
       "  always_comb begin\n",
       "    if (enable_a && driver_a_active) begin\n",
       "      output_resolved = data_a;     // Driver A has priority\n",
       "    end else if (enable_b && driver_b_active) begin\n",
       "      output_resolved = data_b;     // Driver B is secondary\n",
       "    end else begin\n",
       "      output_resolved = 1'b0;       // Default value\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // GOOD EXAMPLE: Using tri-state logic\n",
       "  logic tri_a, tri_b;\n",
       "  \n",
       "  assign tri_a = (enable_a && driver_a_active) ? data_a : 1'bz;\n",
       "  assign tri_b = (enable_b && driver_b_active) ? data_b : 1'bz;\n",
       "  assign output_tristate = tri_a | tri_b;  // Wired-OR resolution\n",
       "\n",
       "endmodule\n",
       "\n",
       "\n",
       "// Additional module showing bus contention scenarios\n",
       "module bus_contention_demo (\n",
       "  input  logic clk,\n",
       "  input  logic rst_n,\n",
       "  input  logic [1:0] select,\n",
       "  input  logic [7:0] data_source_0,\n",
       "  input  logic [7:0] data_source_1,\n",
       "  input  logic [7:0] data_source_2,\n",
       "  output logic [7:0] bus_contested,\n",
       "  output logic [7:0] bus_resolved\n",
       ");\n",
       "\n",
       "  /* \n",
       "   * EDUCATIONAL NOTE: \n",
       "   * In real problematic code, bus_contested would be driven by multiple\n",
       "   * always blocks like this (which creates compiler warnings):\n",
       "   * \n",
       "   * always_comb begin\n",
       "   *   if (select == 2'b00) bus_contested = data_source_0;\n",
       "   *   else bus_contested = 8'hzz;\n",
       "   * end\n",
       "   * \n",
       "   * always_comb begin  // <-- This creates multiple drivers!\n",
       "   *   if (select == 2'b01) bus_contested = data_source_1;\n",
       "   *   else bus_contested = 8'hzz;\n",
       "   * end\n",
       "   * \n",
       "   * We simulate this behavior below without actual multiple drivers\n",
       "   */\n",
       "\n",
       "  // BAD: Simulated multiple drivers on bus (demonstrates contention)\n",
       "  always_comb begin\n",
       "    if (select == 2'b00) begin\n",
       "      bus_contested = data_source_0;\n",
       "    end else if (select == 2'b01) begin\n",
       "      bus_contested = data_source_1;\n",
       "    end else if (select == 2'b10) begin\n",
       "      bus_contested = data_source_2;\n",
       "    end else if (select == 2'b11) begin\n",
       "      // Simulate contention with invalid select\n",
       "      bus_contested = 8'hxx;  // Show X to represent bus fight\n",
       "    end else begin\n",
       "      bus_contested = 8'hzz;\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // GOOD: Single driver with proper multiplexing\n",
       "  always_comb begin\n",
       "    case (select)\n",
       "      2'b00:   bus_resolved = data_source_0;\n",
       "      2'b01:   bus_resolved = data_source_1;\n",
       "      2'b10:   bus_resolved = data_source_2;\n",
       "      default: bus_resolved = 8'h00;\n",
       "    endcase\n",
       "  end\n",
       "\n",
       "  // Monitor for bus contention\n",
       "  always @(bus_contested) begin\n",
       "    if (^bus_contested === 1'bx) begin\n",
       "      $display(\"WARNING: Bus contention detected at time %0t - value is X\", $time);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// multiple_driver_detection_testbench.sv\n",
       "module multiple_driver_detection_testbench;\n",
       "\n",
       "  // Clock and reset\n",
       "  logic clk, rst_n;\n",
       "  \n",
       "  // Test signals for main module\n",
       "  logic enable_a, enable_b;\n",
       "  logic data_a, data_b;\n",
       "  logic output_contested, output_resolved, output_tristate;\n",
       "  \n",
       "  // Test signals for bus contention demo\n",
       "  logic [1:0] select;\n",
       "  logic [7:0] data_source_0, data_source_1, data_source_2;\n",
       "  logic [7:0] bus_contested, bus_resolved;\n",
       "  \n",
       "  // Instantiate main multiple driver detection module\n",
       "  multiple_driver_detection MAIN_DUT (\n",
       "    .clk(clk),\n",
       "    .rst_n(rst_n),\n",
       "    .enable_a(enable_a),\n",
       "    .enable_b(enable_b),\n",
       "    .data_a(data_a),\n",
       "    .data_b(data_b),\n",
       "    .output_contested(output_contested),\n",
       "    .output_resolved(output_resolved),\n",
       "    .output_tristate(output_tristate)\n",
       "  );\n",
       "  \n",
       "  // Instantiate bus contention demo\n",
       "  bus_contention_demo BUS_DEMO (\n",
       "    .clk(clk),\n",
       "    .rst_n(rst_n),\n",
       "    .select(select),\n",
       "    .data_source_0(data_source_0),\n",
       "    .data_source_1(data_source_1),\n",
       "    .data_source_2(data_source_2),\n",
       "    .bus_contested(bus_contested),\n",
       "    .bus_resolved(bus_resolved)\n",
       "  );\n",
       "\n",
       "  // Generate clock (50 MHz)\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #10 clk = ~clk;  // 20ns period\n",
       "  end\n",
       "  \n",
       "  // Reset generation\n",
       "  initial begin\n",
       "    rst_n = 0;\n",
       "    #25;\n",
       "    rst_n = 1;\n",
       "  end\n",
       "\n",
       "  // Test stimulus\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"multiple_driver_detection_testbench.vcd\");\n",
       "    $dumpvars(0, multiple_driver_detection_testbench);\n",
       "    \n",
       "    $display(\"Multiple Driver Detection Demonstration\");\n",
       "    $display(\"======================================\");\n",
       "    \n",
       "    // Initialize signals\n",
       "    enable_a = 0;\n",
       "    enable_b = 0;\n",
       "    data_a = 0;\n",
       "    data_b = 0;\n",
       "    select = 2'b00;\n",
       "    data_source_0 = 8'hAA;\n",
       "    data_source_1 = 8'hBB;\n",
       "    data_source_2 = 8'hCC;\n",
       "    \n",
       "    // Wait for reset\n",
       "    wait(rst_n);\n",
       "    repeat(2) @(posedge clk);\n",
       "    \n",
       "    $display(\"\\n--- Single Driver Test (No Conflict) ---\");\n",
       "    \n",
       "    // Test with only one driver active\n",
       "    data_a = 1'b1;\n",
       "    enable_a = 1'b1;\n",
       "    repeat(3) @(posedge clk);\n",
       "    \n",
       "    $display(\"Time %0t: Only A enabled - Contested=%b, Resolved=%b, Tristate=%b\", \n",
       "             $time, output_contested, output_resolved, output_tristate);\n",
       "    \n",
       "    enable_a = 1'b0;\n",
       "    data_b = 1'b1;\n",
       "    enable_b = 1'b1;\n",
       "    repeat(3) @(posedge clk);\n",
       "    \n",
       "    $display(\"Time %0t: Only B enabled - Contested=%b, Resolved=%b, Tristate=%b\", \n",
       "             $time, output_contested, output_resolved, output_tristate);\n",
       "    \n",
       "    $display(\"\\n--- Multiple Driver Conflict Test ---\");\n",
       "    \n",
       "    // Create the problematic scenario: both drivers active\n",
       "    data_a = 1'b1;\n",
       "    data_b = 1'b0;\n",
       "    enable_a = 1'b1;\n",
       "    enable_b = 1'b1;\n",
       "    \n",
       "    repeat(3) @(posedge clk);\n",
       "    \n",
       "    $display(\"Time %0t: BOTH drivers active!\", $time);\n",
       "    $display(\"  Data A = %b, Data B = %b\", data_a, data_b);\n",
       "    $display(\"  Contested output = %b (undefined behavior!)\", output_contested);\n",
       "    $display(\"  Resolved output = %b (A has priority)\", output_resolved);\n",
       "    $display(\"  Tristate output = %b (wired-OR)\", output_tristate);\n",
       "    \n",
       "    // Try opposite data values\n",
       "    data_a = 1'b0;\n",
       "    data_b = 1'b1;\n",
       "    repeat(3) @(posedge clk);\n",
       "    \n",
       "    $display(\"Time %0t: Opposite data values\", $time);\n",
       "    $display(\"  Data A = %b, Data B = %b\", data_a, data_b);\n",
       "    $display(\"  Contested output = %b\", output_contested);\n",
       "    $display(\"  Resolved output = %b (A still has priority)\", output_resolved);\n",
       "    $display(\"  Tristate output = %b\", output_tristate);\n",
       "    \n",
       "    $display(\"\\n--- Bus Contention Test ---\");\n",
       "    \n",
       "    // Test proper bus operation\n",
       "    select = 2'b00;\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"Time %0t: Select=00, Bus_resolved=0x%02X (should be 0xAA)\", \n",
       "             $time, bus_resolved);\n",
       "    \n",
       "    select = 2'b01;\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"Time %0t: Select=01, Bus_resolved=0x%02X (should be 0xBB)\", \n",
       "             $time, bus_resolved);\n",
       "    \n",
       "    select = 2'b10;\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"Time %0t: Select=10, Bus_resolved=0x%02X (should be 0xCC)\", \n",
       "             $time, bus_resolved);\n",
       "    \n",
       "    // Test invalid select (potential contention in bad design)\n",
       "    select = 2'b11;\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"Time %0t: Select=11, Bus_resolved=0x%02X (default case)\", \n",
       "             $time, bus_resolved);\n",
       "    \n",
       "    $display(\"\\n--- X-State Propagation Test ---\");\n",
       "    \n",
       "    // Force X values to show propagation\n",
       "    force MAIN_DUT.driver_a_active = 1'bx;\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"Time %0t: Forced X in driver - outputs may show X\", $time);\n",
       "    release MAIN_DUT.driver_a_active;\n",
       "    \n",
       "    repeat(5) @(posedge clk);\n",
       "    \n",
       "    $display(\"\\n======================================\");\n",
       "    $display(\"Key Observations:\");\n",
       "    $display(\"1. Multiple drivers create undefined behavior\");\n",
       "    $display(\"2. Proper resolution uses priority or muxing\");\n",
       "    $display(\"3. Tri-state logic allows multiple drivers with Z\");\n",
       "    $display(\"4. Bus contention can cause X propagation\");\n",
       "    $display(\"5. Always use single-driver design patterns\");\n",
       "    $display(\"Simulation complete - Check VCD for detailed timing\");\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "  // Monitor for X states\n",
       "  always @(output_contested, bus_contested) begin\n",
       "    if (^output_contested === 1'bx) begin\n",
       "      $display(\"ALERT: X detected on contested output at time %0t\", $time);\n",
       "    end\n",
       "    if (^bus_contested === 1'bx) begin\n",
       "      $display(\"ALERT: X detected on contested bus at time %0t\", $time);\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // Monitor driver conflicts\n",
       "  always @(posedge clk) begin\n",
       "    if (enable_a && enable_b && MAIN_DUT.driver_a_active && MAIN_DUT.driver_b_active) begin\n",
       "      $display(\"CONFLICT: Both drivers active at time %0t\", $time);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Multiple Driver Detection Demonstration\n",
      "======================================\n",
      "\n",
      "--- Single Driver Test (No Conflict) ---\n",
      "Time 110: Only A enabled - Contested=1, Resolved=1, Tristate=1\n",
      "Time 170: Only B enabled - Contested=1, Resolved=1, Tristate=1\n",
      "\n",
      "--- Multiple Driver Conflict Test ---\n",
      "CONFLICT: Both drivers active at time 170\n",
      "Time 230: BOTH drivers active!\n",
      "  Data A = 1, Data B = 0\n",
      "  Contested output = 1 (undefined behavior!)\n",
      "  Resolved output = 1 (A has priority)\n",
      "  Tristate output = 1 (wired-OR)\n",
      "Time 290: Opposite data values\n",
      "  Data A = 0, Data B = 1\n",
      "  Contested output = 1\n",
      "  Resolved output = 1 (A still has priority)\n",
      "  Tristate output = 1\n",
      "\n",
      "--- Bus Contention Test ---\n",
      "Time 330: Select=00, Bus_resolved=0xaa (should be 0xAA)\n",
      "Time 370: Select=01, Bus_resolved=0xbb (should be 0xBB)\n",
      "Time 410: Select=10, Bus_resolved=0xcc (should be 0xCC)\n",
      "Time 450: Select=11, Bus_resolved=0x00 (default case)\n",
      "\n",
      "--- X-State Propagation Test ---\n",
      "Time 490: Forced X in driver - outputs may show X\n",
      "\n",
      "======================================\n",
      "Key Observations:\n",
      "1. Multiple drivers create undefined behavior\n",
      "2. Proper resolution uses priority or muxing\n",
      "3. Tri-state logic allows multiple drivers with Z\n",
      "4. Bus contention can cause X propagation\n",
      "5. Always use single-driver design patterns\n",
      "Simulation complete - Check VCD for detailed timing\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_6_examples/example_23__multiple_driver_detection/obj_dir directory...\n",
      "Chapter_6_examples/example_23__multiple_driver_detection/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_6_examples/example_23__multiple_driver_detection/\"\n",
    "files = [\n",
    "    \"multiple_driver_detection.sv\",\n",
    "    \"multiple_driver_detection_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1bb97c86",
   "metadata": {},
   "source": [
    "## Process Control and Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1161e510",
   "metadata": {},
   "source": [
    "#### Clock Divider Circuit\n",
    "Frequency divider with even and odd division ratios"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42ddb0a4",
   "metadata": {},
   "source": [
    "#### Metastability Synchronizer\n",
    "Two-flip-flop synchronizer for asynchronous signal capture"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "093b5100",
   "metadata": {},
   "source": [
    "#### Parameterized Delay Line\n",
    "Configurable delay element using generate blocks"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "069d9fcc",
   "metadata": {},
   "source": [
    "#### Handshake Protocol Controller\n",
    "Ready/valid handshaking for data transfer protocols"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "234d5e7b",
   "metadata": {},
   "source": [
    "#### Reset Synchronizer\n",
    "Circuit for clean reset release across clock domains"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
