Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Feb  5 22:40:09 2024
| Host         : raffael running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 6.755ns (36.307%)  route 11.850ns (63.693%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 18.335 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15637, routed)       1.642    -1.050    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X53Y21         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.594 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[size][0]/Q
                         net (fo=2, routed)           1.383     0.789    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[size_n_0_][0]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.152     0.941 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, routed)          1.203     2.144    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I1_O)        0.326     2.470 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_258/O
                         net (fo=1, routed)           0.000     2.470    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_258_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.002 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000     3.002    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.116 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000     3.116    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.450 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/O[1]
                         net (fo=1, routed)           0.596     4.046    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_156_0[1]
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.303     4.349 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_179/O
                         net (fo=1, routed)           0.000     4.349    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_179_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.882    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_156_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000     4.999    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_136_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.116    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_118_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.233 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.233    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_102_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.350 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.350    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_88_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.467 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.467    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_52_0[0]
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.584 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     5.584    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_64_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     5.701    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_52_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.818    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_40_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     5.935    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_28__0_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.052 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.052    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_16_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.169 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_6__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.286 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           1.605     7.890    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.014 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.440     8.454    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, routed)           0.478     9.056    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.180 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.619     9.799    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.923 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_24/O
                         net (fo=34, routed)          1.529    11.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_0[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.576 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_34/O
                         net (fo=1, routed)           0.822    12.398    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_34_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.522 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_16/O
                         net (fo=1, routed)           0.000    12.522    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_16_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.055 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.055    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.172 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.172    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.289 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.289    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.446 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.936    14.381    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.332    14.713 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.601    15.314    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X40Y22         LUT2 (Prop_lut2_I0_O)        0.119    15.433 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, routed)           0.449    15.882    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.332    16.214 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=34, routed)          0.672    16.886    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.150    17.036 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r[7]_i_1/O
                         net (fo=8, routed)           0.519    17.555    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_4
    SLICE_X41Y26         FDSE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15637, routed)       1.480    18.335    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X41Y26         FDSE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[2]/C
                         clock pessimism              0.467    18.802    
                         clock uncertainty           -0.079    18.723    
    SLICE_X41Y26         FDSE (Setup_fdse_C_CE)      -0.413    18.310    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.872ns  (logic 4.015ns (68.378%)  route 1.857ns (31.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.868     7.128    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y95        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.459     7.587 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.857     9.445    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.001 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.001    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             16.949ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.773ns (30.425%)  route 1.768ns (69.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15637, routed)       1.878    -0.814    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y12        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y12        FDPE (Prop_fdpe_C_Q)         0.478    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.780     0.443    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X111Y12        LUT3 (Prop_lut3_I2_O)        0.295     0.738 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.988     1.726    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y13        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15637, routed)       1.697    18.552    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y13        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.607    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X110Y13        FDCE (Recov_fdce_C_CLR)     -0.405    18.675    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                 16.949    




