// Seed: 3221521397
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wor id_2,
    input tri id_3,
    input wire id_4,
    output tri0 id_5,
    output supply0 id_6,
    output wire id_7,
    output wire id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input wand id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    output wor id_16,
    output wand id_17,
    input tri id_18,
    input wor id_19,
    output wor id_20,
    input supply0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    output supply1 id_24,
    output wire id_25
);
  wire id_27;
  wire id_28;
  and (id_7, id_14, id_19, id_12, id_22, id_23, id_15, id_3, id_10, id_21, id_27, id_11, id_28);
  module_0(
      id_8, id_22, id_4, id_1
  );
endmodule
