{"vcs1":{"timestamp_begin":1682291320.099319263, "rt":0.84, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1682291320.979149151, "rt":1.15, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682291322.152759604, "rt":1.75, "ut":0.05, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291319.808460262}
{"VCS_COMP_START_TIME": 1682291319.808460262}
{"VCS_COMP_END_TIME": 1682291324.482926536}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340752}}
{"stitch_vcselab": {"peak_mem": 238988}}
