{'DataOut': {'CDeps': [[[], [], ['Reset']],
                       [[], [], ['Reset'], ['SyncReset'], ['Write']],
                       [[], [], ['Reset'], ['SyncReset']]],
             'CLines': [[None, None, '704:C'],
                        [None, None, '704:C', '707:C', '710:C'],
                        [None, None, '704:C', '707:C']],
             'Clocked': True,
             'DDeps': [[], ['DataIn'], []],
             'DLines': ['705:D', '711:D', '708:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd515b50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd3c1fd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcde0f490>]}}
