// Seed: 1613390664
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input wire id_5,
    output wire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output wand id_10,
    input wand id_11,
    output wor module_0,
    output wire id_13,
    input wor id_14,
    output supply0 id_15,
    output supply0 id_16,
    input wand id_17
);
  wire id_19;
  parameter id_20 = 1'b0 & -1;
  time id_21 = id_0;
  assign module_1.id_1 = 0;
  wire id_22 = id_9;
  assign id_6 = "" != -1;
  assign id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wand id_6,
    output tri id_7,
    output tri0 id_8
);
  logic id_10;
  ;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_8,
      id_1,
      id_7,
      id_7,
      id_0,
      id_0,
      id_2,
      id_4,
      id_5,
      id_2,
      id_3,
      id_8,
      id_2,
      id_6
  );
  assign id_7 = 1'b0 ? -1 : id_10;
  assign id_8 = {~id_0{id_10}};
endmodule
