Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:13:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.868ns (27.991%)  route 2.233ns (72.009%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 6.795 - 4.000 ) 
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 1.040ns, distribution 1.341ns)
  Clock Net Delay (Destination): 2.048ns (routing 0.941ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4755, routed)        2.381     3.422    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X150Y404       FDCE                                         r  Delay1No11_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y404       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.498 r  Delay1No11_instance/Y_reg[28]/Q
                         net (fo=8, routed)           0.810     4.308    Delay1No10_instance/Y_reg[33]_0[28]
    SLICE_X141Y379       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.360 r  Delay1No10_instance/geqOp_carry__0_i_10__1/O
                         net (fo=1, routed)           0.016     4.376    Subtract_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X141Y379       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.493 r  Subtract_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.519    Subtract_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X141Y380       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.571 r  Subtract_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.275     4.846    Delay1No10_instance/CO[0]
    SLICE_X143Y378       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.911 r  Delay1No10_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.196     5.107    Delay1No10_instance/Subtract_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X142Y378       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.259 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.156     5.415    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X142Y379       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.468 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.306     5.774    Delay1No11_instance/shiftVal__5[0]
    SLICE_X139Y380       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.875 r  Delay1No11_instance/shiftedFracY_d1[26]_i_2__1/O
                         net (fo=5, routed)           0.229     6.104    Delay1No11_instance/Subtract_2_impl_instance/level2[19]
    SLICE_X136Y379       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.253 r  Delay1No11_instance/shiftedFracY_d1[30]_i_3__1/O
                         net (fo=2, routed)           0.147     6.400    Delay1No10_instance/Y_reg[26]_0[7]
    SLICE_X137Y381       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.451 r  Delay1No10_instance/shiftedFracY_d1[30]_i_1__1/O
                         net (fo=1, routed)           0.072     6.523    Subtract_2_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X137Y381       FDRE                                         r  Subtract_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4755, routed)        2.048     6.795    Subtract_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X137Y381       FDRE                                         r  Subtract_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.467     7.262    
                         clock uncertainty           -0.035     7.227    
    SLICE_X137Y381       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.252    Subtract_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  0.728    




