{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649292206369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649292206374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 20:43:26 2022 " "Processing started: Wed Apr 06 20:43:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649292206374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1649292206374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc VOXEL -c VOXEL " "Command: quartus_drc VOXEL -c VOXEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1649292206375 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll/pll.qip " "Tcl Script File pll/pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll/pll.qip " "set_global_assignment -name QIP_FILE pll/pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649292206447 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1649292206447 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SDRAM/synthesis/SDRAM.qip " "Tcl Script File SDRAM/synthesis/SDRAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SDRAM/synthesis/SDRAM.qip " "set_global_assignment -name QIP_FILE SDRAM/synthesis/SDRAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649292206447 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1649292206447 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VideoFifo.qip " "Tcl Script File VideoFifo.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VideoFifo.qip " "set_global_assignment -name QIP_FILE VideoFifo.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649292206447 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1649292206447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1649292206582 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_beg1 " "Entity dcfifo_beg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_b09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_b09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649292206650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_a09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_a09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649292206650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649292206650 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1649292206650 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1649292206654 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1649292206657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1649292206658 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1649292206658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1649292206665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1649292206665 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " need_new_slice " "Node  \"need_new_slice\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206790 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1649292206790 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 17 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 17 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000001011 " "Node  \"state.00000000000000000000000000001011\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000000011 " "Node  \"state.00000000000000000000000000000011\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " state~41 " "Node  \"state~41\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000001010 " "Node  \"state.00000000000000000000000000001010\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " Add2~2 " "Node  \"Add2~2\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " Add2~4 " "Node  \"Add2~4\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " Add2~14 " "Node  \"Add2~14\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"unsaved:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000010000 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000010000\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_1\[42\]~0 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_0\[42\]~0 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|rd_address " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|rd_address\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000000010 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000000010\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""} { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206791 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1649292206791 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"unsaved:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl " "Node  \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000010000 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000010000\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|rd_address " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|rd_address\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~14 " "Node  \"Add2~14\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_0\[42\]~0 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000000011 " "Node  \"state.00000000000000000000000000000011\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_1\[42\]~0 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|unsaved_new_sdram_controller_0_input_efifo_module:the_unsaved_new_sdram_controller_0_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~4 " "Node  \"Add2~4\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000001011 " "Node  \"state.00000000000000000000000000001011\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~2 " "Node  \"Add2~2\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " state.00000000000000000000000000001010 " "Node  \"state.00000000000000000000000000001010\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " state~41 " "Node  \"state~41\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000000010 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.000000010\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~8 " "Node  \"Add2~8\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~10 " "Node  \"Add2~10\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " WideOr2~0 " "Node  \"WideOr2~0\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 312 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " m_state\[1\] " "Node  \"m_state\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " data\[100\] " "Node  \"data\[100\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 299 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|refresh_request " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|refresh_request\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " data\[0\] " "Node  \"data\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 299 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~6 " "Node  \"Add2~6\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " writeAddress\[20\]~78 " "Node  \"writeAddress\[20\]~78\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " writeAddress\[20\]~48 " "Node  \"writeAddress\[20\]~48\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " Add2~0 " "Node  \"Add2~0\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_NODES_INFO" " unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.001000000 " "Node  \"unsaved:sdram\|unsaved_new_sdram_controller_0:new_sdram_controller_0\|m_state.001000000\"" {  } { { "unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649292206793 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1649292206793 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1649292206793 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "67 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 67 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1649292206794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649292206828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 20:43:26 2022 " "Processing ended: Wed Apr 06 20:43:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649292206828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649292206828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649292206828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1649292206828 ""}
