amsExcludeParams ""
amsVerilogHonorSmForLeaf nil
vlogSupply0Sigs ""
includeInstCdfParams nil
runNProcForSch nil
emh_PrintPwrGndConnectivity nil
unquoteNumbers t
headerText "none"
useEffectiveCDF nil
createSpectreCktForExtracted nil
emh_DigitalInstList nil
netClashFormat "%b_netclash"
globalSignals (("" "D" "gnd!" "CDBA" "wire" "" "YES" "F" "wire" ""))
emh_printPhysicalInst nil
emh_printEmptySubckt t
amsDefinitionViews "symbol schematic extracted"
termDirectionMismatch "ignore"
aliasInstFormat "ams_alias_inst_%i"
allowNameCollisions "yes"
emh_phyCell ""
allowIllegalIdentifiers "yes"
instClashFormat "%b_instclash"
emh_macroLibList ""
enablePkgImport nil
dspfFile nil
allowSparseBuses "yes"
dnaAssemblerWaitTime 3600
termMismatch "ignore"
amsTempDirForShadows ""
preferMEOverImplicit t
iterInstExpFormat "%b_%i"
allowDeviantBuses "yes"
checkForMissingShadows nil
ossEscNameMapping t
hnlVerilogTermSyncUp nil
updateShadow nil
amsTraverseConfigForTextViews t
forceCleanTempDirForShadow nil
amsmaxErrors "50"
splitNetlistFormat nil
allDspfFiles nil
modifyParamScope "no"
initFile ""
useSpectreInfo "spectre veriloga spice"
netlistMaxWarn ""
templateFile ""
desVarsToBeNetlistedAsInt ""
ifdefLanguageExtensions nil
netlistMaxWarn2331 3
verboseShadowLog nil
useRunDirNetlistsOnly t
print_control_vars t
netlistNoWarn ""
amsPortConnectionByNameOrOrder "name"
amsExpScalingFactor "no"
useDefparam nil
shortInstanceList ""
upgradeMsgSevWarn ""
amsVerbose nil
includeFiles "disciplines.vams userDisciplines.vams"
vlogGroundSigs "gnd!"
unlPortDrill ""
amsLSB_MSB nil
upgradeMsgSevError ""
templateScript ""
useUselibForSpice nil
vlogSupply1Sigs ""
paramDefVals ""
amsScalarInstances t
unlAnalogOnly ""
paramGlobalDefVal "0"
useFileUselib t
emh_maskLayoutView t
ignorePrintNettype nil
emh_digNetlistFile "digital.v"
