OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 100548 100440
[INFO GPL-0006] NumInstances: 30785
[INFO GPL-0007] NumPlaceInstances: 29508
[INFO GPL-0008] NumFixedInstances: 1277
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29546
[INFO GPL-0011] NumPins: 91750
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 102548 102548
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 100548 100440
[INFO GPL-0016] CoreArea: 9680186880
[INFO GPL-0017] NonPlaceInstsArea: 37237320
[INFO GPL-0018] PlaceInstsArea: 5536988280
[INFO GPL-0019] Util(%): 57.42
[INFO GPL-0020] StdInstsArea: 5536988280
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00510984 HPWL: 88408065
[InitialPlace]  Iter: 2 CG residual: 0.00387542 HPWL: 32352926
[InitialPlace]  Iter: 3 CG residual: 0.00077418 HPWL: 32053852
[InitialPlace]  Iter: 4 CG residual: 0.00042468 HPWL: 31660022
[InitialPlace]  Iter: 5 CG residual: 0.00021874 HPWL: 31588580
[InitialPlace]  Iter: 6 CG residual: 0.00018469 HPWL: 31422419
[InitialPlace]  Iter: 7 CG residual: 0.00014975 HPWL: 31384014
[InitialPlace]  Iter: 8 CG residual: 0.00018039 HPWL: 31217975
[InitialPlace]  Iter: 9 CG residual: 0.00011129 HPWL: 31163673
[InitialPlace]  Iter: 10 CG residual: 0.00015532 HPWL: 31045839
[InitialPlace]  Iter: 11 CG residual: 0.00020468 HPWL: 31019411
[InitialPlace]  Iter: 12 CG residual: 0.00007415 HPWL: 30772093
[InitialPlace]  Iter: 13 CG residual: 0.00007718 HPWL: 30841764
[InitialPlace]  Iter: 14 CG residual: 0.00007206 HPWL: 30717845
[InitialPlace]  Iter: 15 CG residual: 0.00007219 HPWL: 30708212
[InitialPlace]  Iter: 16 CG residual: 0.00007425 HPWL: 30646531
[InitialPlace]  Iter: 17 CG residual: 0.00003602 HPWL: 30678579
[InitialPlace]  Iter: 18 CG residual: 0.00003356 HPWL: 30586369
[InitialPlace]  Iter: 19 CG residual: 0.00002818 HPWL: 30639793
[InitialPlace]  Iter: 20 CG residual: 0.00001642 HPWL: 30559011
[INFO GPL-0031] FillerInit: NumGCells: 30847
[INFO GPL-0032] FillerInit: NumGNets: 29546
[INFO GPL-0033] FillerInit: NumGPins: 91750
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 187643
[INFO GPL-0025] IdealBinArea: 312738
[INFO GPL-0026] IdealBinCnt: 30953
[INFO GPL-0027] TotalBinArea: 9680186880
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 770 768
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.993254 HPWL: 3808679
[NesterovSolve] Iter: 10 overflow: 0.988828 HPWL: 6243397
[NesterovSolve] Iter: 20 overflow: 0.987979 HPWL: 7300830
[NesterovSolve] Iter: 30 overflow: 0.987386 HPWL: 7698631
[NesterovSolve] Iter: 40 overflow: 0.987459 HPWL: 7826285
[NesterovSolve] Iter: 50 overflow: 0.987518 HPWL: 7671023
[NesterovSolve] Iter: 60 overflow: 0.987336 HPWL: 7578023
[NesterovSolve] Iter: 70 overflow: 0.987018 HPWL: 7643990
[NesterovSolve] Iter: 80 overflow: 0.986963 HPWL: 7749106
[NesterovSolve] Iter: 90 overflow: 0.986757 HPWL: 7806655
[NesterovSolve] Iter: 100 overflow: 0.986708 HPWL: 7816544
[NesterovSolve] Iter: 110 overflow: 0.986563 HPWL: 7825001
[NesterovSolve] Iter: 120 overflow: 0.986494 HPWL: 7861103
[NesterovSolve] Iter: 130 overflow: 0.986392 HPWL: 7922423
[NesterovSolve] Iter: 140 overflow: 0.986152 HPWL: 7999447
[NesterovSolve] Iter: 150 overflow: 0.986081 HPWL: 8095225
[NesterovSolve] Iter: 160 overflow: 0.985791 HPWL: 8248935
[NesterovSolve] Iter: 170 overflow: 0.985266 HPWL: 8523302
[NesterovSolve] Iter: 180 overflow: 0.984752 HPWL: 8959690
[NesterovSolve] Iter: 190 overflow: 0.983716 HPWL: 9589515
[NesterovSolve] Iter: 200 overflow: 0.982201 HPWL: 10455526
[NesterovSolve] Iter: 210 overflow: 0.979681 HPWL: 11577260
[NesterovSolve] Iter: 220 overflow: 0.976096 HPWL: 12962426
[NesterovSolve] Iter: 230 overflow: 0.970921 HPWL: 14602595
[NesterovSolve] Iter: 240 overflow: 0.96471 HPWL: 16704365
[NesterovSolve] Iter: 250 overflow: 0.955355 HPWL: 19698169
[NesterovSolve] Iter: 260 overflow: 0.94207 HPWL: 23863503
[NesterovSolve] Iter: 270 overflow: 0.922446 HPWL: 28983905
[NesterovSolve] Iter: 280 overflow: 0.898583 HPWL: 34635915
[NesterovSolve] Iter: 290 overflow: 0.872582 HPWL: 40045638
[NesterovSolve] Iter: 300 overflow: 0.843749 HPWL: 44832969
[NesterovSolve] Iter: 310 overflow: 0.81325 HPWL: 48409762
[INFO GPL-0100] worst slack -3.02e-10
[INFO GPL-0103] Weighted 3671 nets.
[NesterovSolve] Iter: 320 overflow: 0.780562 HPWL: 50409782
[NesterovSolve] Iter: 330 overflow: 0.766995 HPWL: 50218141
[NesterovSolve] Iter: 340 overflow: 0.735039 HPWL: 55485567
[NesterovSolve] Iter: 350 overflow: 0.684177 HPWL: 61069253
[NesterovSolve] Iter: 360 overflow: 0.653048 HPWL: 61710045
[INFO GPL-0100] worst slack -3.23e-10
[INFO GPL-0103] Weighted 3671 nets.
[NesterovSolve] Iter: 370 overflow: 0.604451 HPWL: 62520052
[NesterovSolve] Snapshot saved at iter = 370
[NesterovSolve] Iter: 380 overflow: 0.56344 HPWL: 66372462
[NesterovSolve] Iter: 390 overflow: 0.511888 HPWL: 64854883
[INFO GPL-0100] worst slack -3.25e-10
[INFO GPL-0103] Weighted 3671 nets.
[NesterovSolve] Iter: 400 overflow: 0.457552 HPWL: 66971541
[NesterovSolve] Iter: 410 overflow: 0.395687 HPWL: 64634000
[NesterovSolve] Iter: 420 overflow: 0.352614 HPWL: 64660617
[NesterovSolve] Iter: 430 overflow: 0.305295 HPWL: 63146755
[INFO GPL-0100] worst slack -3.02e-10
[INFO GPL-0103] Weighted 3671 nets.
[NesterovSolve] Iter: 440 overflow: 0.279687 HPWL: 61835992
[NesterovSolve] Iter: 450 overflow: 0.246392 HPWL: 61314545
[NesterovSolve] Iter: 460 overflow: 0.21897 HPWL: 60318953
[INFO GPL-0100] worst slack -2.35e-10
[INFO GPL-0103] Weighted 3671 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 189 189
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 35721
[INFO GPL-0063] TotalRouteOverflowH2: 413.96371126174927
[INFO GPL-0064] TotalRouteOverflowV2: 11.363637804985046
[INFO GPL-0065] OverflowTileCnt2: 2971
[INFO GPL-0066] 0.5%RC: 1.2577540348557865
[INFO GPL-0067] 1.0%RC: 1.228919569979009
[INFO GPL-0068] 2.0%RC: 1.200803338340175
[INFO GPL-0069] 5.0%RC: 1.1219692726168973
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2433368
[NesterovSolve] Iter: 470 overflow: 0.191898 HPWL: 59953401
[NesterovSolve] Iter: 480 overflow: 0.167782 HPWL: 59509868
[NesterovSolve] Iter: 490 overflow: 0.144552 HPWL: 59352989
[INFO GPL-0100] worst slack -2.4e-10
[INFO GPL-0103] Weighted 3671 nets.
[NesterovSolve] Iter: 500 overflow: 0.124024 HPWL: 59271123
[NesterovSolve] Iter: 510 overflow: 0.106046 HPWL: 59223409
[NesterovSolve] Finished with Overflow: 0.099050

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -142043.61

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -4827.88

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -4827.88

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
fp_adder/adder/_2436_/CLK ^
  88.83
_521_/CLK ^
   0.00      0.00      88.83


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _553_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     3   33.25                           rst_ni (net)
                 21.84    6.89  306.89 ^ _262_/A (CKINVDCx20_ASAP7_75t_R)
                 31.23   14.15  321.04 v _262_/Y (CKINVDCx20_ASAP7_75t_R)
    65   64.83                           _066_ (net)
                 32.16    3.04  324.08 v _553_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                324.08   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _553_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         34.84   34.84   library removal time
                                 34.84   data required time
-----------------------------------------------------------------------------
                                 34.84   data required time
                               -324.08   data arrival time
-----------------------------------------------------------------------------
                                289.24   slack (MET)


Startpoint: lut/_44390_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37138_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_44390_/CLK (DLLx1_ASAP7_75t_R)
                  7.87   18.26 1518.26 ^ lut/_44390_/Q (DLLx1_ASAP7_75t_R)
     1    0.60                           lut/gen_sub_units_scm[14].sub_unit_i.gen_cg_word_iter[28].cg_i.en_latch (net)
                  7.87    0.00 1518.26 ^ lut/_37138_/C (AND3x1_ASAP7_75t_R)
                               1518.26   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v lut/_37138_/A (AND3x1_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.26   data arrival time
-----------------------------------------------------------------------------
                                 18.26   slack (MET)


Startpoint: _572_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _572_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _572_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 23.12   42.64   42.64 ^ _572_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    2.08                           _014_ (net)
                 23.12    0.04   42.68 ^ _494_/B2 (OAI22x1_ASAP7_75t_R)
                  7.64    8.12   50.81 v _494_/Y (OAI22x1_ASAP7_75t_R)
     1    0.69                           _118_ (net)
                  7.64    0.01   50.82 v _572_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 50.82   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _572_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          4.91    4.91   library hold time
                                  4.91   data required time
-----------------------------------------------------------------------------
                                  4.91   data required time
                                -50.82   data arrival time
-----------------------------------------------------------------------------
                                 45.91   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2463_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     3   33.25                           rst_ni (net)
                 22.60    7.13  307.13 ^ fp_adder/adder/_2435_/A (CKINVDCx20_ASAP7_75t_R)
                 25.84   10.44  317.57 v fp_adder/adder/_2435_/Y (CKINVDCx20_ASAP7_75t_R)
    64   66.17                           fp_adder/adder/_0064_ (net)
                100.96   31.64  349.21 v fp_adder/adder/_2463_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                349.21   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2463_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         29.67 1529.67   library recovery time
                               1529.67   data required time
-----------------------------------------------------------------------------
                               1529.67   data required time
                               -349.21   data arrival time
-----------------------------------------------------------------------------
                               1180.46   slack (MET)


Startpoint: lut/_41694_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36962_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_41694_/CLK (DLLx3_ASAP7_75t_R)
                 59.99   55.76 1555.76 v lut/_41694_/Q (DLLx3_ASAP7_75t_R)
    33   28.86                           lut/gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 64.92    9.12 1564.87 v lut/_36962_/B (AND3x1_ASAP7_75t_R)
                               1564.87   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ lut/_36962_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1564.87   data arrival time
-----------------------------------------------------------------------------
                               1435.13   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2454_
          (rising edge-triggered flip-flop clocked by clk_i')
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ c_addr_i[0] (in)
   213  428.44                           c_addr_i[0] (net)
                 15.83    4.99  304.99 ^ lut/_18117_/A (CKINVDCx20_ASAP7_75t_R)
                 37.53   16.48  321.47 v lut/_18117_/Y (CKINVDCx20_ASAP7_75t_R)
   500  811.30                           lut/_17997_ (net)
               1309.10  397.43  718.91 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               2834.80 1267.12 1986.03 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  462.55                           lut/_18017_ (net)
               2977.20  355.93 2341.96 ^ lut/_18322_/B (NAND2x2_ASAP7_75t_R)
               1443.35 3217.97 5559.93 v lut/_18322_/Y (NAND2x2_ASAP7_75t_R)
   254  386.12                           lut/_00121_ (net)
               1443.35  200.14 5760.07 v lut/_28001_/B1 (OAI22x1_ASAP7_75t_R)
                170.01  117.37 5877.44 ^ lut/_28001_/Y (OAI22x1_ASAP7_75t_R)
     1    1.07                           lut/_09792_ (net)
                170.01    0.01 5877.44 ^ lut/_28005_/A (NOR2x1_ASAP7_75t_R)
                 47.69   37.66 5915.10 v lut/_28005_/Y (NOR2x1_ASAP7_75t_R)
     1    1.78                           lut/_09796_ (net)
                 47.69    0.20 5915.30 v lut/_28013_/A (NAND2x1_ASAP7_75t_R)
                 29.88   27.48 5942.78 ^ lut/_28013_/Y (NAND2x1_ASAP7_75t_R)
     1    2.30                           lut/_09804_ (net)
                 29.90    0.39 5943.17 ^ lut/_28029_/A (NOR2x1_ASAP7_75t_R)
                 18.59   17.72 5960.89 v lut/_28029_/Y (NOR2x1_ASAP7_75t_R)
     1    1.72                           lut/_09820_ (net)
                 18.60    0.17 5961.05 v lut/_28032_/A2 (AOI21x1_ASAP7_75t_R)
                 16.76   12.21 5973.26 ^ lut/_28032_/Y (AOI21x1_ASAP7_75t_R)
     1    1.36                           lut/_09823_ (net)
                 16.76    0.07 5973.33 ^ lut/_28097_/A (NOR2x1_ASAP7_75t_R)
                 33.58   21.86 5995.19 v lut/_28097_/Y (NOR2x1_ASAP7_75t_R)
     1    4.90                           lut/_09888_ (net)
                 34.01    2.12 5997.31 v lut/_28098_/B (NAND2x1_ASAP7_75t_R)
                 30.03   24.57 6021.89 ^ lut/_28098_/Y (NAND2x1_ASAP7_75t_R)
     1    3.15                           lut/_09889_ (net)
                 30.10    0.81 6022.70 ^ lut/_28099_/B (NOR2x1_ASAP7_75t_R)
                 39.34   27.07 6049.77 v lut/_28099_/Y (NOR2x1_ASAP7_75t_R)
     1    5.77                           lut/_09890_ (net)
                 39.95    2.71 6052.48 v lut/_28619_/A (NAND2x2_ASAP7_75t_R)
                 42.77   32.05 6084.54 ^ lut/_28619_/Y (NAND2x2_ASAP7_75t_R)
     5    8.83                           rdata_o[7] (net)
                 43.14    2.18 6086.72 ^ fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 23.56   22.01 6108.73 v fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.12                           fp_adder/_081_ (net)
                 23.56    0.07 6108.80 v fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 38.15   25.55 6134.35 ^ fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    9.02                           fp_adder/_082_ (net)
                 38.15    0.22 6134.57 ^ fp_adder/_145_/A2 (OAI21x1_ASAP7_75t_R)
                 69.74   38.81 6173.38 v fp_adder/_145_/Y (OAI21x1_ASAP7_75t_R)
     9   13.86                           fp_adder/_085_ (net)
                 69.76    0.60 6173.98 v fp_adder/_161_/B (NOR2x2_ASAP7_75t_R)
                 34.87   26.56 6200.54 ^ fp_adder/_161_/Y (NOR2x2_ASAP7_75t_R)
     4    4.70                           fp_adder/_100_ (net)
                 34.87    0.05 6200.59 ^ fp_adder/_195_/A2 (OAI21x1_ASAP7_75t_R)
                 50.35   27.32 6227.91 v fp_adder/_195_/Y (OAI21x1_ASAP7_75t_R)
     6    8.48                           fp_adder/_127_ (net)
                 50.36    0.42 6228.34 v fp_adder/_201_/A (XOR2x2_ASAP7_75t_R)
                 40.88   52.73 6281.06 ^ fp_adder/_201_/Y (XOR2x2_ASAP7_75t_R)
     9   10.00                           fp_adder/_000_ (net)
                 40.91    0.73 6281.79 ^ fp_adder/_238_/C (AND3x1_ASAP7_75t_R)
                 13.87   26.58 6308.37 ^ fp_adder/_238_/Y (AND3x1_ASAP7_75t_R)
     1    1.17                           fp_adder/_033_ (net)
                 13.87    0.02 6308.39 ^ fp_adder/_240_/A2 (OAI21x1_ASAP7_75t_R)
                 12.08    7.62 6316.00 v fp_adder/_240_/Y (OAI21x1_ASAP7_75t_R)
     1    0.75                           fp_adder/converter.mant_converted[5] (net)
                 12.08    0.02 6316.02 v fp_adder/adder/_2454_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               6316.02   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2454_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -11.86 1488.14   library setup time
                               1488.14   data required time
-----------------------------------------------------------------------------
                               1488.14   data required time
                               -6316.02   data arrival time
-----------------------------------------------------------------------------
                               -4827.88   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2463_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     3   33.25                           rst_ni (net)
                 22.60    7.13  307.13 ^ fp_adder/adder/_2435_/A (CKINVDCx20_ASAP7_75t_R)
                 25.84   10.44  317.57 v fp_adder/adder/_2435_/Y (CKINVDCx20_ASAP7_75t_R)
    64   66.17                           fp_adder/adder/_0064_ (net)
                100.96   31.64  349.21 v fp_adder/adder/_2463_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                349.21   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2463_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         29.67 1529.67   library recovery time
                               1529.67   data required time
-----------------------------------------------------------------------------
                               1529.67   data required time
                               -349.21   data arrival time
-----------------------------------------------------------------------------
                               1180.46   slack (MET)


Startpoint: lut/_41694_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36962_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_41694_/CLK (DLLx3_ASAP7_75t_R)
                 59.99   55.76 1555.76 v lut/_41694_/Q (DLLx3_ASAP7_75t_R)
    33   28.86                           lut/gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 64.92    9.12 1564.87 v lut/_36962_/B (AND3x1_ASAP7_75t_R)
                               1564.87   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ lut/_36962_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1564.87   data arrival time
-----------------------------------------------------------------------------
                               1435.13   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2454_
          (rising edge-triggered flip-flop clocked by clk_i')
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ c_addr_i[0] (in)
   213  428.44                           c_addr_i[0] (net)
                 15.83    4.99  304.99 ^ lut/_18117_/A (CKINVDCx20_ASAP7_75t_R)
                 37.53   16.48  321.47 v lut/_18117_/Y (CKINVDCx20_ASAP7_75t_R)
   500  811.30                           lut/_17997_ (net)
               1309.10  397.43  718.91 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               2834.80 1267.12 1986.03 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  462.55                           lut/_18017_ (net)
               2977.20  355.93 2341.96 ^ lut/_18322_/B (NAND2x2_ASAP7_75t_R)
               1443.35 3217.97 5559.93 v lut/_18322_/Y (NAND2x2_ASAP7_75t_R)
   254  386.12                           lut/_00121_ (net)
               1443.35  200.14 5760.07 v lut/_28001_/B1 (OAI22x1_ASAP7_75t_R)
                170.01  117.37 5877.44 ^ lut/_28001_/Y (OAI22x1_ASAP7_75t_R)
     1    1.07                           lut/_09792_ (net)
                170.01    0.01 5877.44 ^ lut/_28005_/A (NOR2x1_ASAP7_75t_R)
                 47.69   37.66 5915.10 v lut/_28005_/Y (NOR2x1_ASAP7_75t_R)
     1    1.78                           lut/_09796_ (net)
                 47.69    0.20 5915.30 v lut/_28013_/A (NAND2x1_ASAP7_75t_R)
                 29.88   27.48 5942.78 ^ lut/_28013_/Y (NAND2x1_ASAP7_75t_R)
     1    2.30                           lut/_09804_ (net)
                 29.90    0.39 5943.17 ^ lut/_28029_/A (NOR2x1_ASAP7_75t_R)
                 18.59   17.72 5960.89 v lut/_28029_/Y (NOR2x1_ASAP7_75t_R)
     1    1.72                           lut/_09820_ (net)
                 18.60    0.17 5961.05 v lut/_28032_/A2 (AOI21x1_ASAP7_75t_R)
                 16.76   12.21 5973.26 ^ lut/_28032_/Y (AOI21x1_ASAP7_75t_R)
     1    1.36                           lut/_09823_ (net)
                 16.76    0.07 5973.33 ^ lut/_28097_/A (NOR2x1_ASAP7_75t_R)
                 33.58   21.86 5995.19 v lut/_28097_/Y (NOR2x1_ASAP7_75t_R)
     1    4.90                           lut/_09888_ (net)
                 34.01    2.12 5997.31 v lut/_28098_/B (NAND2x1_ASAP7_75t_R)
                 30.03   24.57 6021.89 ^ lut/_28098_/Y (NAND2x1_ASAP7_75t_R)
     1    3.15                           lut/_09889_ (net)
                 30.10    0.81 6022.70 ^ lut/_28099_/B (NOR2x1_ASAP7_75t_R)
                 39.34   27.07 6049.77 v lut/_28099_/Y (NOR2x1_ASAP7_75t_R)
     1    5.77                           lut/_09890_ (net)
                 39.95    2.71 6052.48 v lut/_28619_/A (NAND2x2_ASAP7_75t_R)
                 42.77   32.05 6084.54 ^ lut/_28619_/Y (NAND2x2_ASAP7_75t_R)
     5    8.83                           rdata_o[7] (net)
                 43.14    2.18 6086.72 ^ fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 23.56   22.01 6108.73 v fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.12                           fp_adder/_081_ (net)
                 23.56    0.07 6108.80 v fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 38.15   25.55 6134.35 ^ fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    9.02                           fp_adder/_082_ (net)
                 38.15    0.22 6134.57 ^ fp_adder/_145_/A2 (OAI21x1_ASAP7_75t_R)
                 69.74   38.81 6173.38 v fp_adder/_145_/Y (OAI21x1_ASAP7_75t_R)
     9   13.86                           fp_adder/_085_ (net)
                 69.76    0.60 6173.98 v fp_adder/_161_/B (NOR2x2_ASAP7_75t_R)
                 34.87   26.56 6200.54 ^ fp_adder/_161_/Y (NOR2x2_ASAP7_75t_R)
     4    4.70                           fp_adder/_100_ (net)
                 34.87    0.05 6200.59 ^ fp_adder/_195_/A2 (OAI21x1_ASAP7_75t_R)
                 50.35   27.32 6227.91 v fp_adder/_195_/Y (OAI21x1_ASAP7_75t_R)
     6    8.48                           fp_adder/_127_ (net)
                 50.36    0.42 6228.34 v fp_adder/_201_/A (XOR2x2_ASAP7_75t_R)
                 40.88   52.73 6281.06 ^ fp_adder/_201_/Y (XOR2x2_ASAP7_75t_R)
     9   10.00                           fp_adder/_000_ (net)
                 40.91    0.73 6281.79 ^ fp_adder/_238_/C (AND3x1_ASAP7_75t_R)
                 13.87   26.58 6308.37 ^ fp_adder/_238_/Y (AND3x1_ASAP7_75t_R)
     1    1.17                           fp_adder/_033_ (net)
                 13.87    0.02 6308.39 ^ fp_adder/_240_/A2 (OAI21x1_ASAP7_75t_R)
                 12.08    7.62 6316.00 v fp_adder/_240_/Y (OAI21x1_ASAP7_75t_R)
     1    0.75                           fp_adder/converter.mant_converted[5] (net)
                 12.08    0.02 6316.02 v fp_adder/adder/_2454_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               6316.02   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2454_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -11.86 1488.14   library setup time
                               1488.14   data required time
-----------------------------------------------------------------------------
                               1488.14   data required time
                               -6316.02   data arrival time
-----------------------------------------------------------------------------
                               -4827.88   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.37e-03   7.93e-05   8.26e-07   2.45e-03  45.3%
Combinational          9.46e-04   2.01e-03   1.95e-06   2.96e-03  54.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.32e-03   2.09e-03   2.78e-06   5.41e-03 100.0%
                          61.3%      38.6%       0.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3853 u^2 40% utilization.

Elapsed time: 1:51.71[h:]min:sec. CPU time: user 111.38 sys 0.22 (99%). Peak memory: 533640KB.
