Cleanup...
 =======================================================
| Start simulation:             two-op_mov
 =======================================================

 Seed:   1911499804

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1911499804 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:02 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _27925_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 267 Total RD: 96 Total WR: 171
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1911499804

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               342500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 34250000 ps
CPU Time:      0.430 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:05 2017
CPU time: 1.366 seconds to compile + .500 seconds to elab + .187 seconds to link + .640 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_mov-b
 =======================================================

 Seed:    813089975

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=813089975 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:06 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _28575_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 711 Total RD: 245 Total WR: 466
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   813089975

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               799000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 79900000 ps
CPU Time:      0.440 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:09 2017
CPU time: 1.372 seconds to compile + .474 seconds to elab + .150 seconds to link + .626 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_add
 =======================================================

 Seed:  -1669560661

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:405: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:411: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:417: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:423: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:429: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:435: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:491: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:497: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:503: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:509: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:515: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:521: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1669560661 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:10 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _29225_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 336 Total RD: 121 Total WR: 215
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1669560661

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               484000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 48400000 ps
CPU Time:      0.440 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:13 2017
CPU time: 1.385 seconds to compile + .435 seconds to elab + .146 seconds to link + .641 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_add-b
 =======================================================

 Seed:   1742898803

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1742898803 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:14 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _29875_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 689 Total RD: 240 Total WR: 449
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1742898803

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               806500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 80650000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:17 2017
CPU time: 1.349 seconds to compile + .502 seconds to elab + .191 seconds to link + .662 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_addc
 =======================================================

 Seed:   1925079586

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:51: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:58: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:76: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:82: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:89: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:95: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:112: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:118: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:124: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:130: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:136: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:145: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:151: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:157: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:163: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:169: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:175: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1925079586 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:18 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _30525_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1925079586

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8700000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:21 2017
CPU time: 1.386 seconds to compile + .471 seconds to elab + .158 seconds to link + .612 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_sub
 =======================================================

 Seed:    949734295

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:51: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:63: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:98: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:104: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:131: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:137: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=949734295 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:21 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _31175_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   949734295

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                68000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6800000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:24 2017
CPU time: 1.362 seconds to compile + .471 seconds to elab + .191 seconds to link + .582 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_subc
 =======================================================

 Seed:   1501213743

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:51: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:63: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:98: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:104: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:131: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:137: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1501213743 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:25 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _31826_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1501213743

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                68000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6800000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:28 2017
CPU time: 1.352 seconds to compile + .470 seconds to elab + .198 seconds to link + .626 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_cmp
 =======================================================

 Seed:   1010936913

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:51: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:63: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:98: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:104: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:131: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:137: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1010936913 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:29 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _32478_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 8 Total RD: 5 Total WR: 3
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1010936913

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                75500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7550000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:31 2017
CPU time: 1.369 seconds to compile + .410 seconds to elab + .123 seconds to link + .611 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_bit
 =======================================================

 Seed:   1123269112

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:101: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1123269112 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:32 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _717_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1123269112

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                54000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5400000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:35 2017
CPU time: 1.372 seconds to compile + .457 seconds to elab + .182 seconds to link + .607 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_bic
 =======================================================

 Seed:    243423903

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:60: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:65: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=243423903 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:36 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _1457_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   243423903

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                45000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4500000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:39 2017
CPU time: 1.356 seconds to compile + .470 seconds to elab + .159 seconds to link + .602 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_bis
 =======================================================

 Seed:   1522818030

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1522818030 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:40 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _2115_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1522818030

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                46000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4600000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:43 2017
CPU time: 1.386 seconds to compile + .479 seconds to elab + .198 seconds to link + .611 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_xor
 =======================================================

 Seed:   -424455441

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:74: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:98: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:107: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:131: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-424455441 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:44 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _2769_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -424455441

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                68000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6800000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:46 2017
CPU time: 1.298 seconds to compile + .488 seconds to elab + .147 seconds to link + .623 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_and
 =======================================================

 Seed:  -1043314151

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:101: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1043314151 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:47 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _3433_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1043314151

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                54000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5400000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:50 2017
CPU time: 1.405 seconds to compile + .447 seconds to elab + .163 seconds to link + .610 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_dadd
 =======================================================

 Seed:    754068605

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:51: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:63: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:80: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:98: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:107: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=754068605 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:51 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _4083_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   754068605

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                59500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5950000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:54 2017
CPU time: 1.350 seconds to compile + .454 seconds to elab + .171 seconds to link + .615 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_autoincr
 =======================================================

 Seed:   -641893534

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:94: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:145: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:170: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:195: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:220: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:245: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:270: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:295: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:320: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:345: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:370: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:395: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:420: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-641893534 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:55 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _4733_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:46 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 253 Total RD: 92 Total WR: 161
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -641893534

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               394000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 39400000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:46:58 2017
CPU time: 1.453 seconds to compile + .491 seconds to elab + .192 seconds to link + .583 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_autoincr-b
 =======================================================

 Seed:   -943884232

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:71: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:96: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:121: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:147: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:172: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:197: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:222: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:247: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:272: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:297: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:322: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:347: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:372: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:397: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:422: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-943884232 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:46:58 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _5384_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 253 Total RD: 92 Total WR: 161
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -943884232

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               395000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 39500000 ps
CPU Time:      0.370 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:01 2017
CPU time: 1.462 seconds to compile + .471 seconds to elab + .190 seconds to link + .510 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jeq
 =======================================================

 Seed:   -450821149

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-450821149 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:02 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _6036_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -450821149

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.310 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:05 2017
CPU time: 1.385 seconds to compile + .429 seconds to elab + .199 seconds to link + .506 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jne
 =======================================================

 Seed:    641136391

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=641136391 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:06 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _6688_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   641136391

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:09 2017
CPU time: 1.372 seconds to compile + .459 seconds to elab + .181 seconds to link + .633 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jc
 =======================================================

 Seed:     14260085

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=14260085 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:10 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _7338_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:    14260085

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:13 2017
CPU time: 1.357 seconds to compile + .476 seconds to elab + .186 seconds to link + .634 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jnc
 =======================================================

 Seed:  -1844844157

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1844844157 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:13 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _7988_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1844844157

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:16 2017
CPU time: 1.356 seconds to compile + .467 seconds to elab + .177 seconds to link + .596 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jn
 =======================================================

 Seed:   1408260057

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1408260057 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:17 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _8640_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1408260057

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:20 2017
CPU time: 1.355 seconds to compile + .453 seconds to elab + .176 seconds to link + .608 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jge
 =======================================================

 Seed:  -1918017131

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1918017131 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:21 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _9290_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1918017131

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                87500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8750000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:23 2017
CPU time: 1.369 seconds to compile + .425 seconds to elab + .148 seconds to link + .579 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jl
 =======================================================

 Seed:   -838213024

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-838213024 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:24 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _9945_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -838213024

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                88000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8800000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:27 2017
CPU time: 1.357 seconds to compile + .481 seconds to elab + .197 seconds to link + .601 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             c-jump_jmp
 =======================================================

 Seed:    488432260

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:44: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:78: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:85: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:92: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:106: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=488432260 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:28 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _10596_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4 Total RD: 2 Total WR: 2
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   488432260

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                83500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8350000 ps
CPU Time:      0.380 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:31 2017
CPU time: 1.389 seconds to compile + .484 seconds to elab + .196 seconds to link + .578 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_rrc
 =======================================================

 Seed:    969312285

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:54: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:75: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:82: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:89: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:96: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:109: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:116: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:123: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:130: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:143: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:150: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:157: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:164: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:181: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:187: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:193: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:199: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:215: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:221: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:227: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:233: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:259: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:264: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:269: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:274: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:285: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:292: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:299: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:306: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:318: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:325: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:332: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:339: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:352: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:359: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:366: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:373: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:385: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:392: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:399: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:406: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:419: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:426: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:433: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:440: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:452: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:459: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:466: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:473: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:490: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:496: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:502: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:508: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:523: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:529: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:535: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:541: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:557: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:563: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:569: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:575: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:590: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:596: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:602: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:608: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=969312285 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:32 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _11247_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 465 Total RD: 168 Total WR: 297
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   969312285

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               641000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 64100000 ps
CPU Time:      0.430 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:35 2017
CPU time: 1.407 seconds to compile + .465 seconds to elab + .189 seconds to link + .637 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_rra
 =======================================================

 Seed:  -2034457227

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:49: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:54: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:59: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:75: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:82: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:89: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:96: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:109: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:116: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:123: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:130: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:143: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:150: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:157: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:164: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:181: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:187: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:193: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:199: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:215: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:221: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:227: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:233: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:259: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:264: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:269: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:274: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:285: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:292: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:299: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:306: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:318: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:325: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:332: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:339: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:352: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:359: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:366: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:373: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:385: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:392: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:399: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:406: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:419: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:426: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:433: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:440: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:452: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:459: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:466: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:473: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:490: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:496: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:502: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:508: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:523: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:529: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:535: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:541: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:557: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:563: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:569: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:575: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:590: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:596: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:602: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:608: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2034457227 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:36 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _11898_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 465 Total RD: 168 Total WR: 297
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2034457227

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               641000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 64100000 ps
CPU Time:      0.450 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:39 2017
CPU time: 1.369 seconds to compile + .509 seconds to elab + .163 seconds to link + .645 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_swpb
 =======================================================

 Seed:    655206083

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=655206083 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:40 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _12565_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 74 Total RD: 30 Total WR: 44
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   655206083

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               114000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 11400000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:42 2017
CPU time: 1.397 seconds to compile + .446 seconds to elab + .148 seconds to link + .616 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_sxt
 =======================================================

 Seed:   -484691345

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-484691345 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:43 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _13216_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 74 Total RD: 30 Total WR: 44
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -484691345

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               114000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 11400000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:46 2017
CPU time: 1.365 seconds to compile + .489 seconds to elab + .180 seconds to link + .593 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_push
 =======================================================

 Seed:   1528664017

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1528664017 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:47 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _13867_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 418 Total RD: 151 Total WR: 267
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1528664017

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               589500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 58950000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:50 2017
CPU time: 1.416 seconds to compile + .426 seconds to elab + .168 seconds to link + .543 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_call
 =======================================================

 Seed:  -1626831762

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1626831762 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:51 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _14517_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 122 Total RD: 46 Total WR: 76
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1626831762

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               190500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 19050000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:54 2017
CPU time: 1.376 seconds to compile + .472 seconds to elab + .172 seconds to link + .619 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_reti
 =======================================================

 Seed:   -859619860

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:70: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:81: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:97: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:129: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:145: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:161: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:177: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:193: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:209: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:225: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:241: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:257: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:273: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:289: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-859619860 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:55 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _15168_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:47 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 127 Total RD: 46 Total WR: 81
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -859619860

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               294000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 29400000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:47:58 2017
CPU time: 1.365 seconds to compile + .506 seconds to elab + .198 seconds to link + .611 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             nmi
 =======================================================

 Seed:   1257792422

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:51: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1257792422 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:47:58 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _15818_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 Test NMI disabled
 Test NMI rising edge
 Test NMI falling edge
 Test NMI nested from Maskable-IRQ
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 122 Total RD: 46 Total WR: 76
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1257792422

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              2261000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 226100000 ps
CPU Time:      0.440 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:01 2017
CPU time: 1.372 seconds to compile + .475 seconds to elab + .189 seconds to link + .643 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             irq32
 =======================================================

 Seed:  -1814441967

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:75: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:102: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:118: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:134: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:150: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:166: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:182: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:198: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:214: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:230: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:246: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:262: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:278: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:294: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:310: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:326: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1814441967 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:02 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _16472_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |    (RTL configured to support 16 IRQs only)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1814441967

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:05 2017
CPU time: 1.361 seconds to compile + .458 seconds to elab + .180 seconds to link + .594 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             irq64
 =======================================================

 Seed:   -911461177

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:75: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:102: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:118: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:134: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:150: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:166: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:182: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:198: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:214: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:230: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:246: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:262: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:278: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:294: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:310: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:326: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:342: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:358: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:374: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:390: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:406: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:422: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:438: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:454: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:470: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:486: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:502: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:518: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:534: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:550: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:566: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:582: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-911461177 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:06 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _17125_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |    (RTL configured to support 16 or 32 IRQs)  |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -911461177

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.340 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:09 2017
CPU time: 1.387 seconds to compile + .472 seconds to elab + .195 seconds to link + .554 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             two-op_add_rom-rd
 =======================================================

 Seed:    298934568

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=298934568 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:10 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _17776_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 93 Total RD: 37 Total WR: 56
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   298934568

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               166500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 16650000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:13 2017
CPU time: 1.343 seconds to compile + .500 seconds to elab + .195 seconds to link + .646 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_push_rom-rd
 =======================================================

 Seed:   -936642315

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-936642315 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:13 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _18499_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 109 Total RD: 41 Total WR: 68
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -936642315

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               177000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 17700000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:16 2017
CPU time: 1.372 seconds to compile + .498 seconds to elab + .192 seconds to link + .633 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sing-op_call_rom-rd
 =======================================================

 Seed:   -560846494

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-560846494 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:17 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _19187_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 23 Total RD: 10 Total WR: 13
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -560846494

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                50000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5000000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:20 2017
CPU time: 1.367 seconds to compile + .444 seconds to elab + .177 seconds to link + .585 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             op_modes
 =======================================================

 Seed:   2012894204

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:58: Warning: a NOP might be needed before the EINT
pmem.s43:68: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:73: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:86: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:97: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:103: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:117: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:123: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:142: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:147: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:152: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:164: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:170: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:176: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:182: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:188: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:193: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:205: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:211: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:217: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:223: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:229: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:234: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=2012894204 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:21 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _19868_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  2012894204

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:24 2017
CPU time: 1.379 seconds to compile + .469 seconds to elab + .186 seconds to link + .609 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             op_modes_asic
 =======================================================

 Seed:  -2111598264

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:54: Warning: a NOP might be needed before the EINT
pmem.s43:64: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:69: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:82: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:95: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:107: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:112: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:125: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:138: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:152: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:157: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:162: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:175: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:180: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:185: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2111598264 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:25 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _20537_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 249 Total RD: 92 Total WR: 157
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2111598264

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              4218000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 421800000 ps
CPU Time:      0.590 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:48:28 2017
CPU time: 1.388 seconds to compile + .462 seconds to elab + .185 seconds to link + .800 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             lp_modes_asic
 =======================================================

 Seed:   1241524010

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:94: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1241524010 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:29 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _21327_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 225 Total RD: 82 Total WR: 143
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1241524010

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              4890500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 489050000 ps
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:32 2017
CPU time: 1.392 seconds to compile + .492 seconds to elab + .138 seconds to link + .771 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             lp_modes_dbg_asic
 =======================================================

 Seed:     29761012

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:94: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=29761012 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:33 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _21984_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 1489 Total RD: 503 Total WR: 986
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:    29761012

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              4856000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 485600000 ps
CPU Time:      0.610 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:36 2017
CPU time: 1.376 seconds to compile + .482 seconds to elab + .195 seconds to link + .816 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             cpu_startup_asic
 =======================================================

 Seed:    427261333

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=427261333 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:37 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _22634_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 1106 Total RD: 385 Total WR: 721
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   427261333

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              5014000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 501400000 ps
CPU Time:      0.510 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:48:40 2017
CPU time: 1.388 seconds to compile + .497 seconds to elab + .176 seconds to link + .711 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             clock_module
 =======================================================

 Seed:  -2111770558

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2111770558 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:41 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _23284_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2111770558

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:43 2017
CPU time: 1.347 seconds to compile + .418 seconds to elab + .152 seconds to link + .573 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             clock_module_asic
 =======================================================

 Seed:   2093668888

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=2093668888 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:44 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _23936_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 130 Total RD: 48 Total WR: 82
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  2093668888

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             18769750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1876975000 ps
CPU Time:      0.970 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:48:48 2017
CPU time: 1.377 seconds to compile + .458 seconds to elab + .166 seconds to link + 1.177 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             clock_module_asic_mclk
 =======================================================

 Seed:   1148444262

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1148444262 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:49 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _24586_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 105 Total RD: 40 Total WR: 65
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1148444262

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              1404500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 140450000 ps
CPU Time:      0.430 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:48:52 2017
CPU time: 1.404 seconds to compile + .453 seconds to elab + .188 seconds to link + .635 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             clock_module_asic_smclk
 =======================================================

 Seed:  -2107500145

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2107500145 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:52 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _25238_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
====== CLOCK GENERATOR 1: SMCLK - LFXT_CLK INPUT (DIV /1) - DONE =====
====== CLOCK GENERATOR 1: SMCLK - LFXT_CLK INPUT (DIV /2) - DONE =====
====== CLOCK GENERATOR 1: SMCLK - LFXT_CLK INPUT (DIV /4) - DONE =====
====== CLOCK GENERATOR 1: SMCLK - LFXT_CLK INPUT (DIV /8) - DONE =====
====== CLOCK GENERATOR 2: SMCLK - DCO_CLK INPUT (DIV /1) - DONE =====
====== CLOCK GENERATOR 2: SMCLK - DCO_CLK INPUT (DIV /2) - DONE =====
====== CLOCK GENERATOR 2: SMCLK - DCO_CLK INPUT (DIV /4) - DONE =====
====== CLOCK GENERATOR 2: SMCLK - DCO_CLK INPUT (DIV /8) - DONE =====
====== CLOCK GENERATOR 3: SMCLK - LFXT_CLK INPUT (DIV /1) - DONE =====
====== CLOCK GENERATOR 3: SMCLK - LFXT_CLK INPUT (DIV /2) - DONE =====
====== CLOCK GENERATOR 3: SMCLK - LFXT_CLK INPUT (DIV /4) - DONE =====
====== CLOCK GENERATOR 3: SMCLK - LFXT_CLK INPUT (DIV /8) - DONE =====
====== CLOCK GENERATOR 4: SMCLK - DCO_CLK INPUT (DIV /1) - DONE =====
====== CLOCK GENERATOR 4: SMCLK - DCO_CLK INPUT (DIV /2) - DONE =====
====== CLOCK GENERATOR 4: SMCLK - DCO_CLK INPUT (DIV /4) - DONE =====
====== CLOCK GENERATOR 4: SMCLK - DCO_CLK INPUT (DIV /8) - DONE =====
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 105 Total RD: 40 Total WR: 65
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2107500145

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             11903000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1190300000 ps
CPU Time:      0.900 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:48:56 2017
CPU time: 1.369 seconds to compile + .473 seconds to elab + .153 seconds to link + 1.099 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             clock_module_asic_lfxt
 =======================================================

 Seed:    508954855

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:57: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=508954855 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:48:57 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _25888_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:48 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test requires the MCLK clock mux)     |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   508954855

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:00 2017
CPU time: 1.326 seconds to compile + .454 seconds to elab + .187 seconds to link + .626 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart
 =======================================================

 Seed:  -1807870263

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1807870263 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:00 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _26538_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 5845 Total RD: 1946 Total WR: 3899
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1807870263

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              6046500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 604650000 ps
CPU Time:      0.510 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:03 2017
CPU time: 1.384 seconds to compile + .441 seconds to elab + .187 seconds to link + .704 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_sync
 =======================================================

 Seed:   1360885330

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:52: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1360885330 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:04 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _27190_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
Synchronisation test for DBG_UART_PERIOD =   650 ns  /  ii = 0
Synchronisation test for DBG_UART_PERIOD =   651 ns  /  ii = 1
Synchronisation test for DBG_UART_PERIOD =   652 ns  /  ii = 2
Synchronisation test for DBG_UART_PERIOD =   653 ns  /  ii = 3
Synchronisation test for DBG_UART_PERIOD =   654 ns  /  ii = 4
Synchronisation test for DBG_UART_PERIOD =   655 ns  /  ii = 5
Synchronisation test for DBG_UART_PERIOD =   656 ns  /  ii = 6
Synchronisation test for DBG_UART_PERIOD =   657 ns  /  ii = 7
Synchronisation test for DBG_UART_PERIOD =   658 ns  /  ii = 8
Synchronisation test for DBG_UART_PERIOD =   659 ns  /  ii = 9
Synchronisation test for DBG_UART_PERIOD =   660 ns  /  ii = 10
Synchronisation test for DBG_UART_PERIOD =   661 ns  /  ii = 11
Synchronisation test for DBG_UART_PERIOD =   662 ns  /  ii = 12
Synchronisation test for DBG_UART_PERIOD =   663 ns  /  ii = 13
Synchronisation test for DBG_UART_PERIOD =   664 ns  /  ii = 14
Synchronisation test for DBG_UART_PERIOD =   665 ns  /  ii = 15
Synchronisation test for DBG_UART_PERIOD =   666 ns  /  ii = 16
Synchronisation test for DBG_UART_PERIOD =   667 ns  /  ii = 17
Synchronisation test for DBG_UART_PERIOD =   668 ns  /  ii = 18
Synchronisation test for DBG_UART_PERIOD =   669 ns  /  ii = 19
Synchronisation test for DBG_UART_PERIOD =   670 ns  /  ii = 20
Synchronisation test for DBG_UART_PERIOD =   671 ns  /  ii = 21
Synchronisation test for DBG_UART_PERIOD =   672 ns  /  ii = 22
Synchronisation test for DBG_UART_PERIOD =   673 ns  /  ii = 23
Synchronisation test for DBG_UART_PERIOD =   674 ns  /  ii = 24
Synchronisation test for DBG_UART_PERIOD =   675 ns  /  ii = 25
Synchronisation test for DBG_UART_PERIOD =   676 ns  /  ii = 26
Synchronisation test for DBG_UART_PERIOD =   677 ns  /  ii = 27
Synchronisation test for DBG_UART_PERIOD =   678 ns  /  ii = 28
Synchronisation test for DBG_UART_PERIOD =   679 ns  /  ii = 29
Synchronisation test for DBG_UART_PERIOD =   680 ns  /  ii = 30
Synchronisation test for DBG_UART_PERIOD =   681 ns  /  ii = 31
Synchronisation test for DBG_UART_PERIOD =   682 ns  /  ii = 32
Synchronisation test for DBG_UART_PERIOD =   683 ns  /  ii = 33
Synchronisation test for DBG_UART_PERIOD =   684 ns  /  ii = 34
Synchronisation test for DBG_UART_PERIOD =   685 ns  /  ii = 35
Synchronisation test for DBG_UART_PERIOD =   686 ns  /  ii = 36
Synchronisation test for DBG_UART_PERIOD =   687 ns  /  ii = 37
Synchronisation test for DBG_UART_PERIOD =   688 ns  /  ii = 38
Synchronisation test for DBG_UART_PERIOD =   689 ns  /  ii = 39
Synchronisation test for DBG_UART_PERIOD =   690 ns  /  ii = 40
Synchronisation test for DBG_UART_PERIOD =   691 ns  /  ii = 41
Synchronisation test for DBG_UART_PERIOD =   692 ns  /  ii = 42
Synchronisation test for DBG_UART_PERIOD =   693 ns  /  ii = 43
Synchronisation test for DBG_UART_PERIOD =   694 ns  /  ii = 44
Synchronisation test for DBG_UART_PERIOD =   695 ns  /  ii = 45
Synchronisation test for DBG_UART_PERIOD =   696 ns  /  ii = 46
Synchronisation test for DBG_UART_PERIOD =   697 ns  /  ii = 47
Synchronisation test for DBG_UART_PERIOD =   698 ns  /  ii = 48
Synchronisation test for DBG_UART_PERIOD =   699 ns  /  ii = 49
Synchronisation test for DBG_UART_PERIOD =   700 ns  /  ii = 50
Synchronisation test for DBG_UART_PERIOD =   701 ns  /  ii = 51
Synchronisation test for DBG_UART_PERIOD =   702 ns  /  ii = 52
Synchronisation test for DBG_UART_PERIOD =   703 ns  /  ii = 53
Synchronisation test for DBG_UART_PERIOD =   704 ns  /  ii = 54
Synchronisation test for DBG_UART_PERIOD =   705 ns  /  ii = 55
Synchronisation test for DBG_UART_PERIOD =   706 ns  /  ii = 56
Synchronisation test for DBG_UART_PERIOD =   707 ns  /  ii = 57
Synchronisation test for DBG_UART_PERIOD =   708 ns  /  ii = 58
Synchronisation test for DBG_UART_PERIOD =   709 ns  /  ii = 59
Synchronisation test for DBG_UART_PERIOD =   710 ns  /  ii = 60
Synchronisation test for DBG_UART_PERIOD =   711 ns  /  ii = 61
Synchronisation test for DBG_UART_PERIOD =   712 ns  /  ii = 62
Synchronisation test for DBG_UART_PERIOD =   713 ns  /  ii = 63
Synchronisation test for DBG_UART_PERIOD =   714 ns  /  ii = 64
Synchronisation test for DBG_UART_PERIOD =   715 ns  /  ii = 65
Synchronisation test for DBG_UART_PERIOD =   716 ns  /  ii = 66
Synchronisation test for DBG_UART_PERIOD =   717 ns  /  ii = 67
Synchronisation test for DBG_UART_PERIOD =   718 ns  /  ii = 68
Synchronisation test for DBG_UART_PERIOD =   719 ns  /  ii = 69
Synchronisation test for DBG_UART_PERIOD =   720 ns  /  ii = 70
Synchronisation test for DBG_UART_PERIOD =   721 ns  /  ii = 71
Synchronisation test for DBG_UART_PERIOD =   722 ns  /  ii = 72
Synchronisation test for DBG_UART_PERIOD =   723 ns  /  ii = 73
Synchronisation test for DBG_UART_PERIOD =   724 ns  /  ii = 74
Synchronisation test for DBG_UART_PERIOD =   725 ns  /  ii = 75
Synchronisation test for DBG_UART_PERIOD =   726 ns  /  ii = 76
Synchronisation test for DBG_UART_PERIOD =   727 ns  /  ii = 77
Synchronisation test for DBG_UART_PERIOD =   728 ns  /  ii = 78
Synchronisation test for DBG_UART_PERIOD =   729 ns  /  ii = 79
Synchronisation test for DBG_UART_PERIOD =   730 ns  /  ii = 80
Synchronisation test for DBG_UART_PERIOD =   731 ns  /  ii = 81
Synchronisation test for DBG_UART_PERIOD =   732 ns  /  ii = 82
Synchronisation test for DBG_UART_PERIOD =   733 ns  /  ii = 83
Synchronisation test for DBG_UART_PERIOD =   734 ns  /  ii = 84
Synchronisation test for DBG_UART_PERIOD =   735 ns  /  ii = 85
Synchronisation test for DBG_UART_PERIOD =   736 ns  /  ii = 86
Synchronisation test for DBG_UART_PERIOD =   737 ns  /  ii = 87
Synchronisation test for DBG_UART_PERIOD =   738 ns  /  ii = 88
Synchronisation test for DBG_UART_PERIOD =   739 ns  /  ii = 89
Synchronisation test for DBG_UART_PERIOD =   740 ns  /  ii = 90
Synchronisation test for DBG_UART_PERIOD =   741 ns  /  ii = 91
Synchronisation test for DBG_UART_PERIOD =   742 ns  /  ii = 92
Synchronisation test for DBG_UART_PERIOD =   743 ns  /  ii = 93
Synchronisation test for DBG_UART_PERIOD =   744 ns  /  ii = 94
Synchronisation test for DBG_UART_PERIOD =   745 ns  /  ii = 95
Synchronisation test for DBG_UART_PERIOD =   746 ns  /  ii = 96
Synchronisation test for DBG_UART_PERIOD =   747 ns  /  ii = 97
Synchronisation test for DBG_UART_PERIOD =   748 ns  /  ii = 98
Synchronisation test for DBG_UART_PERIOD =   749 ns  /  ii = 99
Synchronisation test for DBG_UART_PERIOD =   750 ns  /  ii = 100
Synchronisation test for DBG_UART_PERIOD =   751 ns  /  ii = 101
Synchronisation test for DBG_UART_PERIOD =   752 ns  /  ii = 102
Synchronisation test for DBG_UART_PERIOD =   753 ns  /  ii = 103
Synchronisation test for DBG_UART_PERIOD =   754 ns  /  ii = 104
Synchronisation test for DBG_UART_PERIOD =   755 ns  /  ii = 105
Synchronisation test for DBG_UART_PERIOD =   756 ns  /  ii = 106
Synchronisation test for DBG_UART_PERIOD =   757 ns  /  ii = 107
Synchronisation test for DBG_UART_PERIOD =   758 ns  /  ii = 108
Synchronisation test for DBG_UART_PERIOD =   759 ns  /  ii = 109
Synchronisation test for DBG_UART_PERIOD =   760 ns  /  ii = 110
Synchronisation test for DBG_UART_PERIOD =   761 ns  /  ii = 111
Synchronisation test for DBG_UART_PERIOD =   762 ns  /  ii = 112
Synchronisation test for DBG_UART_PERIOD =   763 ns  /  ii = 113
Synchronisation test for DBG_UART_PERIOD =   764 ns  /  ii = 114
Synchronisation test for DBG_UART_PERIOD =   765 ns  /  ii = 115
Synchronisation test for DBG_UART_PERIOD =   766 ns  /  ii = 116
Synchronisation test for DBG_UART_PERIOD =   767 ns  /  ii = 117
Synchronisation test for DBG_UART_PERIOD =   768 ns  /  ii = 118
Synchronisation test for DBG_UART_PERIOD =   769 ns  /  ii = 119
Synchronisation test for DBG_UART_PERIOD =   770 ns  /  ii = 120
Synchronisation test for DBG_UART_PERIOD =   771 ns  /  ii = 121
Synchronisation test for DBG_UART_PERIOD =   772 ns  /  ii = 122
Synchronisation test for DBG_UART_PERIOD =   773 ns  /  ii = 123
Synchronisation test for DBG_UART_PERIOD =   774 ns  /  ii = 124
Synchronisation test for DBG_UART_PERIOD =   775 ns  /  ii = 125
Synchronisation test for DBG_UART_PERIOD =   776 ns  /  ii = 126
Synchronisation test for DBG_UART_PERIOD =   777 ns  /  ii = 127
Synchronisation test for DBG_UART_PERIOD =   778 ns  /  ii = 128
Synchronisation test for DBG_UART_PERIOD =   779 ns  /  ii = 129
Synchronisation test for DBG_UART_PERIOD =   780 ns  /  ii = 130
Synchronisation test for DBG_UART_PERIOD =   781 ns  /  ii = 131
Synchronisation test for DBG_UART_PERIOD =   782 ns  /  ii = 132
Synchronisation test for DBG_UART_PERIOD =   783 ns  /  ii = 133
Synchronisation test for DBG_UART_PERIOD =   784 ns  /  ii = 134
Synchronisation test for DBG_UART_PERIOD =   785 ns  /  ii = 135
Synchronisation test for DBG_UART_PERIOD =   786 ns  /  ii = 136
Synchronisation test for DBG_UART_PERIOD =   787 ns  /  ii = 137
Synchronisation test for DBG_UART_PERIOD =   788 ns  /  ii = 138
Synchronisation test for DBG_UART_PERIOD =   789 ns  /  ii = 139
Synchronisation test for DBG_UART_PERIOD =   790 ns  /  ii = 140
Synchronisation test for DBG_UART_PERIOD =   791 ns  /  ii = 141
Synchronisation test for DBG_UART_PERIOD =   792 ns  /  ii = 142
Synchronisation test for DBG_UART_PERIOD =   793 ns  /  ii = 143
Synchronisation test for DBG_UART_PERIOD =   794 ns  /  ii = 144
Synchronisation test for DBG_UART_PERIOD =   795 ns  /  ii = 145
Synchronisation test for DBG_UART_PERIOD =   796 ns  /  ii = 146
Synchronisation test for DBG_UART_PERIOD =   797 ns  /  ii = 147
Synchronisation test for DBG_UART_PERIOD =   798 ns  /  ii = 148
Synchronisation test for DBG_UART_PERIOD =   799 ns  /  ii = 149
Synchronisation test for DBG_UART_PERIOD =   800 ns  /  ii = 150
Synchronisation test for DBG_UART_PERIOD =   801 ns  /  ii = 151
Synchronisation test for DBG_UART_PERIOD =   802 ns  /  ii = 152
Synchronisation test for DBG_UART_PERIOD =   803 ns  /  ii = 153
Synchronisation test for DBG_UART_PERIOD =   804 ns  /  ii = 154
Synchronisation test for DBG_UART_PERIOD =   805 ns  /  ii = 155
Synchronisation test for DBG_UART_PERIOD =   806 ns  /  ii = 156
Synchronisation test for DBG_UART_PERIOD =   807 ns  /  ii = 157
Synchronisation test for DBG_UART_PERIOD =   808 ns  /  ii = 158
Synchronisation test for DBG_UART_PERIOD =   809 ns  /  ii = 159
Synchronisation test for DBG_UART_PERIOD =   810 ns  /  ii = 160
Synchronisation test for DBG_UART_PERIOD =   811 ns  /  ii = 161
Synchronisation test for DBG_UART_PERIOD =   812 ns  /  ii = 162
Synchronisation test for DBG_UART_PERIOD =   813 ns  /  ii = 163
Synchronisation test for DBG_UART_PERIOD =   814 ns  /  ii = 164
Synchronisation test for DBG_UART_PERIOD =   815 ns  /  ii = 165
Synchronisation test for DBG_UART_PERIOD =   816 ns  /  ii = 166
Synchronisation test for DBG_UART_PERIOD =   817 ns  /  ii = 167
Synchronisation test for DBG_UART_PERIOD =   818 ns  /  ii = 168
Synchronisation test for DBG_UART_PERIOD =   819 ns  /  ii = 169
Synchronisation test for DBG_UART_PERIOD =   820 ns  /  ii = 170
Synchronisation test for DBG_UART_PERIOD =   821 ns  /  ii = 171
Synchronisation test for DBG_UART_PERIOD =   822 ns  /  ii = 172
Synchronisation test for DBG_UART_PERIOD =   823 ns  /  ii = 173
Synchronisation test for DBG_UART_PERIOD =   824 ns  /  ii = 174
Synchronisation test for DBG_UART_PERIOD =   825 ns  /  ii = 175
Synchronisation test for DBG_UART_PERIOD =   826 ns  /  ii = 176
Synchronisation test for DBG_UART_PERIOD =   827 ns  /  ii = 177
Synchronisation test for DBG_UART_PERIOD =   828 ns  /  ii = 178
Synchronisation test for DBG_UART_PERIOD =   829 ns  /  ii = 179
Synchronisation test for DBG_UART_PERIOD =   830 ns  /  ii = 180
Synchronisation test for DBG_UART_PERIOD =   831 ns  /  ii = 181
Synchronisation test for DBG_UART_PERIOD =   832 ns  /  ii = 182
Synchronisation test for DBG_UART_PERIOD =   833 ns  /  ii = 183
Synchronisation test for DBG_UART_PERIOD =   834 ns  /  ii = 184
Synchronisation test for DBG_UART_PERIOD =   835 ns  /  ii = 185
Synchronisation test for DBG_UART_PERIOD =   836 ns  /  ii = 186
Synchronisation test for DBG_UART_PERIOD =   837 ns  /  ii = 187
Synchronisation test for DBG_UART_PERIOD =   838 ns  /  ii = 188
Synchronisation test for DBG_UART_PERIOD =   839 ns  /  ii = 189
Synchronisation test for DBG_UART_PERIOD =   840 ns  /  ii = 190
Synchronisation test for DBG_UART_PERIOD =   841 ns  /  ii = 191
Synchronisation test for DBG_UART_PERIOD =   842 ns  /  ii = 192
Synchronisation test for DBG_UART_PERIOD =   843 ns  /  ii = 193
Synchronisation test for DBG_UART_PERIOD =   844 ns  /  ii = 194
Synchronisation test for DBG_UART_PERIOD =   845 ns  /  ii = 195
Synchronisation test for DBG_UART_PERIOD =   846 ns  /  ii = 196
Synchronisation test for DBG_UART_PERIOD =   847 ns  /  ii = 197
Synchronisation test for DBG_UART_PERIOD =   848 ns  /  ii = 198
Synchronisation test for DBG_UART_PERIOD =   849 ns  /  ii = 199
Synchronisation test for DBG_UART_PERIOD =   850 ns  /  ii = 200
Synchronisation test for DBG_UART_PERIOD =   851 ns  /  ii = 201
Synchronisation test for DBG_UART_PERIOD =   852 ns  /  ii = 202
Synchronisation test for DBG_UART_PERIOD =   853 ns  /  ii = 203
Synchronisation test for DBG_UART_PERIOD =   854 ns  /  ii = 204
Synchronisation test for DBG_UART_PERIOD =   855 ns  /  ii = 205
Synchronisation test for DBG_UART_PERIOD =   856 ns  /  ii = 206
Synchronisation test for DBG_UART_PERIOD =   857 ns  /  ii = 207
Synchronisation test for DBG_UART_PERIOD =   858 ns  /  ii = 208
Synchronisation test for DBG_UART_PERIOD =   859 ns  /  ii = 209
Synchronisation test for DBG_UART_PERIOD =   860 ns  /  ii = 210
Synchronisation test for DBG_UART_PERIOD =   861 ns  /  ii = 211
Synchronisation test for DBG_UART_PERIOD =   862 ns  /  ii = 212
Synchronisation test for DBG_UART_PERIOD =   863 ns  /  ii = 213
Synchronisation test for DBG_UART_PERIOD =   864 ns  /  ii = 214
Synchronisation test for DBG_UART_PERIOD =   865 ns  /  ii = 215
Synchronisation test for DBG_UART_PERIOD =   866 ns  /  ii = 216
Synchronisation test for DBG_UART_PERIOD =   867 ns  /  ii = 217
Synchronisation test for DBG_UART_PERIOD =   868 ns  /  ii = 218
Synchronisation test for DBG_UART_PERIOD =   869 ns  /  ii = 219
Synchronisation test for DBG_UART_PERIOD =   870 ns  /  ii = 220
Synchronisation test for DBG_UART_PERIOD =   871 ns  /  ii = 221
Synchronisation test for DBG_UART_PERIOD =   872 ns  /  ii = 222
Synchronisation test for DBG_UART_PERIOD =   873 ns  /  ii = 223
Synchronisation test for DBG_UART_PERIOD =   874 ns  /  ii = 224
Synchronisation test for DBG_UART_PERIOD =   875 ns  /  ii = 225
Synchronisation test for DBG_UART_PERIOD =   876 ns  /  ii = 226
Synchronisation test for DBG_UART_PERIOD =   877 ns  /  ii = 227
Synchronisation test for DBG_UART_PERIOD =   878 ns  /  ii = 228
Synchronisation test for DBG_UART_PERIOD =   879 ns  /  ii = 229
Synchronisation test for DBG_UART_PERIOD =   880 ns  /  ii = 230
Synchronisation test for DBG_UART_PERIOD =   881 ns  /  ii = 231
Synchronisation test for DBG_UART_PERIOD =   882 ns  /  ii = 232
Synchronisation test for DBG_UART_PERIOD =   883 ns  /  ii = 233
Synchronisation test for DBG_UART_PERIOD =   884 ns  /  ii = 234
Synchronisation test for DBG_UART_PERIOD =   885 ns  /  ii = 235
Synchronisation test for DBG_UART_PERIOD =   886 ns  /  ii = 236
Synchronisation test for DBG_UART_PERIOD =   887 ns  /  ii = 237
Synchronisation test for DBG_UART_PERIOD =   888 ns  /  ii = 238
Synchronisation test for DBG_UART_PERIOD =   889 ns  /  ii = 239
Synchronisation test for DBG_UART_PERIOD =   890 ns  /  ii = 240
Synchronisation test for DBG_UART_PERIOD =   891 ns  /  ii = 241
Synchronisation test for DBG_UART_PERIOD =   892 ns  /  ii = 242
Synchronisation test for DBG_UART_PERIOD =   893 ns  /  ii = 243
Synchronisation test for DBG_UART_PERIOD =   894 ns  /  ii = 244
Synchronisation test for DBG_UART_PERIOD =   895 ns  /  ii = 245
Synchronisation test for DBG_UART_PERIOD =   896 ns  /  ii = 246
Synchronisation test for DBG_UART_PERIOD =   897 ns  /  ii = 247
Synchronisation test for DBG_UART_PERIOD =   898 ns  /  ii = 248
Synchronisation test for DBG_UART_PERIOD =   899 ns  /  ii = 249
Synchronisation test for DBG_UART_PERIOD =   900 ns  /  ii = 250
Synchronisation test for DBG_UART_PERIOD =   901 ns  /  ii = 251
Synchronisation test for DBG_UART_PERIOD =   902 ns  /  ii = 252
Synchronisation test for DBG_UART_PERIOD =   903 ns  /  ii = 253
Synchronisation test for DBG_UART_PERIOD =   904 ns  /  ii = 254
Synchronisation test for DBG_UART_PERIOD =   905 ns  /  ii = 255
Synchronisation test for DBG_UART_PERIOD =   906 ns  /  ii = 256
Synchronisation test for DBG_UART_PERIOD =   907 ns  /  ii = 257
Synchronisation test for DBG_UART_PERIOD =   908 ns  /  ii = 258
Synchronisation test for DBG_UART_PERIOD =   909 ns  /  ii = 259
Synchronisation test for DBG_UART_PERIOD =   910 ns  /  ii = 260
Synchronisation test for DBG_UART_PERIOD =   911 ns  /  ii = 261
Synchronisation test for DBG_UART_PERIOD =   912 ns  /  ii = 262
Synchronisation test for DBG_UART_PERIOD =   913 ns  /  ii = 263
Synchronisation test for DBG_UART_PERIOD =   914 ns  /  ii = 264
Synchronisation test for DBG_UART_PERIOD =   915 ns  /  ii = 265
Synchronisation test for DBG_UART_PERIOD =   916 ns  /  ii = 266
Synchronisation test for DBG_UART_PERIOD =   917 ns  /  ii = 267
Synchronisation test for DBG_UART_PERIOD =   918 ns  /  ii = 268
Synchronisation test for DBG_UART_PERIOD =   919 ns  /  ii = 269
Synchronisation test for DBG_UART_PERIOD =   920 ns  /  ii = 270
Synchronisation test for DBG_UART_PERIOD =   921 ns  /  ii = 271
Synchronisation test for DBG_UART_PERIOD =   922 ns  /  ii = 272
Synchronisation test for DBG_UART_PERIOD =   923 ns  /  ii = 273
Synchronisation test for DBG_UART_PERIOD =   924 ns  /  ii = 274
Synchronisation test for DBG_UART_PERIOD =   925 ns  /  ii = 275
Synchronisation test for DBG_UART_PERIOD =   926 ns  /  ii = 276
Synchronisation test for DBG_UART_PERIOD =   927 ns  /  ii = 277
Synchronisation test for DBG_UART_PERIOD =   928 ns  /  ii = 278
Synchronisation test for DBG_UART_PERIOD =   929 ns  /  ii = 279
Synchronisation test for DBG_UART_PERIOD =   930 ns  /  ii = 280
Synchronisation test for DBG_UART_PERIOD =   931 ns  /  ii = 281
Synchronisation test for DBG_UART_PERIOD =   932 ns  /  ii = 282
Synchronisation test for DBG_UART_PERIOD =   933 ns  /  ii = 283
Synchronisation test for DBG_UART_PERIOD =   934 ns  /  ii = 284
Synchronisation test for DBG_UART_PERIOD =   935 ns  /  ii = 285
Synchronisation test for DBG_UART_PERIOD =   936 ns  /  ii = 286
Synchronisation test for DBG_UART_PERIOD =   937 ns  /  ii = 287
Synchronisation test for DBG_UART_PERIOD =   938 ns  /  ii = 288
Synchronisation test for DBG_UART_PERIOD =   939 ns  /  ii = 289
Synchronisation test for DBG_UART_PERIOD =   940 ns  /  ii = 290
Synchronisation test for DBG_UART_PERIOD =   941 ns  /  ii = 291
Synchronisation test for DBG_UART_PERIOD =   942 ns  /  ii = 292
Synchronisation test for DBG_UART_PERIOD =   943 ns  /  ii = 293
Synchronisation test for DBG_UART_PERIOD =   944 ns  /  ii = 294
Synchronisation test for DBG_UART_PERIOD =   945 ns  /  ii = 295
Synchronisation test for DBG_UART_PERIOD =   946 ns  /  ii = 296
Synchronisation test for DBG_UART_PERIOD =   947 ns  /  ii = 297
Synchronisation test for DBG_UART_PERIOD =   948 ns  /  ii = 298
Synchronisation test for DBG_UART_PERIOD =   949 ns  /  ii = 299
Synchronisation test for DBG_UART_PERIOD =   950 ns  /  ii = 300
Synchronisation test for DBG_UART_PERIOD =   951 ns  /  ii = 301
Synchronisation test for DBG_UART_PERIOD =   952 ns  /  ii = 302
Synchronisation test for DBG_UART_PERIOD =   953 ns  /  ii = 303
Synchronisation test for DBG_UART_PERIOD =   954 ns  /  ii = 304
Synchronisation test for DBG_UART_PERIOD =   955 ns  /  ii = 305
Synchronisation test for DBG_UART_PERIOD =   956 ns  /  ii = 306
Synchronisation test for DBG_UART_PERIOD =   957 ns  /  ii = 307
Synchronisation test for DBG_UART_PERIOD =   958 ns  /  ii = 308
Synchronisation test for DBG_UART_PERIOD =   959 ns  /  ii = 309
Synchronisation test for DBG_UART_PERIOD =   960 ns  /  ii = 310
Synchronisation test for DBG_UART_PERIOD =   961 ns  /  ii = 311
Synchronisation test for DBG_UART_PERIOD =   962 ns  /  ii = 312
Synchronisation test for DBG_UART_PERIOD =   963 ns  /  ii = 313
Synchronisation test for DBG_UART_PERIOD =   964 ns  /  ii = 314
Synchronisation test for DBG_UART_PERIOD =   965 ns  /  ii = 315
Synchronisation test for DBG_UART_PERIOD =   966 ns  /  ii = 316
Synchronisation test for DBG_UART_PERIOD =   967 ns  /  ii = 317
Synchronisation test for DBG_UART_PERIOD =   968 ns  /  ii = 318
Synchronisation test for DBG_UART_PERIOD =   969 ns  /  ii = 319
Synchronisation test for DBG_UART_PERIOD =   970 ns  /  ii = 320
Synchronisation test for DBG_UART_PERIOD =   971 ns  /  ii = 321
Synchronisation test for DBG_UART_PERIOD =   972 ns  /  ii = 322
Synchronisation test for DBG_UART_PERIOD =   973 ns  /  ii = 323
Synchronisation test for DBG_UART_PERIOD =   974 ns  /  ii = 324
Synchronisation test for DBG_UART_PERIOD =   975 ns  /  ii = 325
Synchronisation test for DBG_UART_PERIOD =   976 ns  /  ii = 326
Synchronisation test for DBG_UART_PERIOD =   977 ns  /  ii = 327
Synchronisation test for DBG_UART_PERIOD =   978 ns  /  ii = 328
Synchronisation test for DBG_UART_PERIOD =   979 ns  /  ii = 329
Synchronisation test for DBG_UART_PERIOD =   980 ns  /  ii = 330
Synchronisation test for DBG_UART_PERIOD =   981 ns  /  ii = 331
Synchronisation test for DBG_UART_PERIOD =   982 ns  /  ii = 332
Synchronisation test for DBG_UART_PERIOD =   983 ns  /  ii = 333
Synchronisation test for DBG_UART_PERIOD =   984 ns  /  ii = 334
Synchronisation test for DBG_UART_PERIOD =   985 ns  /  ii = 335
Synchronisation test for DBG_UART_PERIOD =   986 ns  /  ii = 336
Synchronisation test for DBG_UART_PERIOD =   987 ns  /  ii = 337
Synchronisation test for DBG_UART_PERIOD =   988 ns  /  ii = 338
Synchronisation test for DBG_UART_PERIOD =   989 ns  /  ii = 339
Synchronisation test for DBG_UART_PERIOD =   990 ns  /  ii = 340
Synchronisation test for DBG_UART_PERIOD =   991 ns  /  ii = 341
Synchronisation test for DBG_UART_PERIOD =   992 ns  /  ii = 342
Synchronisation test for DBG_UART_PERIOD =   993 ns  /  ii = 343
Synchronisation test for DBG_UART_PERIOD =   994 ns  /  ii = 344
Synchronisation test for DBG_UART_PERIOD =   995 ns  /  ii = 345
Synchronisation test for DBG_UART_PERIOD =   996 ns  /  ii = 346
Synchronisation test for DBG_UART_PERIOD =   997 ns  /  ii = 347
Synchronisation test for DBG_UART_PERIOD =   998 ns  /  ii = 348
Synchronisation test for DBG_UART_PERIOD =   999 ns  /  ii = 349
Synchronisation test for DBG_UART_PERIOD =  1000 ns  /  ii = 350
Synchronisation test for DBG_UART_PERIOD =  1001 ns  /  ii = 351
Synchronisation test for DBG_UART_PERIOD =  1002 ns  /  ii = 352
Synchronisation test for DBG_UART_PERIOD =  1003 ns  /  ii = 353
Synchronisation test for DBG_UART_PERIOD =  1004 ns  /  ii = 354
Synchronisation test for DBG_UART_PERIOD =  1005 ns  /  ii = 355
Synchronisation test for DBG_UART_PERIOD =  1006 ns  /  ii = 356
Synchronisation test for DBG_UART_PERIOD =  1007 ns  /  ii = 357
Synchronisation test for DBG_UART_PERIOD =  1008 ns  /  ii = 358
Synchronisation test for DBG_UART_PERIOD =  1009 ns  /  ii = 359
Synchronisation test for DBG_UART_PERIOD =  1010 ns  /  ii = 360
Synchronisation test for DBG_UART_PERIOD =  1011 ns  /  ii = 361
Synchronisation test for DBG_UART_PERIOD =  1012 ns  /  ii = 362
Synchronisation test for DBG_UART_PERIOD =  1013 ns  /  ii = 363
Synchronisation test for DBG_UART_PERIOD =  1014 ns  /  ii = 364
Synchronisation test for DBG_UART_PERIOD =  1015 ns  /  ii = 365
Synchronisation test for DBG_UART_PERIOD =  1016 ns  /  ii = 366
Synchronisation test for DBG_UART_PERIOD =  1017 ns  /  ii = 367
Synchronisation test for DBG_UART_PERIOD =  1018 ns  /  ii = 368
Synchronisation test for DBG_UART_PERIOD =  1019 ns  /  ii = 369
Synchronisation test for DBG_UART_PERIOD =  1020 ns  /  ii = 370
Synchronisation test for DBG_UART_PERIOD =  1021 ns  /  ii = 371
Synchronisation test for DBG_UART_PERIOD =  1022 ns  /  ii = 372
Synchronisation test for DBG_UART_PERIOD =  1023 ns  /  ii = 373
Synchronisation test for DBG_UART_PERIOD =  1024 ns  /  ii = 374
Synchronisation test for DBG_UART_PERIOD =  1025 ns  /  ii = 375
Synchronisation test for DBG_UART_PERIOD =  1026 ns  /  ii = 376
Synchronisation test for DBG_UART_PERIOD =  1027 ns  /  ii = 377
Synchronisation test for DBG_UART_PERIOD =  1028 ns  /  ii = 378
Synchronisation test for DBG_UART_PERIOD =  1029 ns  /  ii = 379
Synchronisation test for DBG_UART_PERIOD =  1030 ns  /  ii = 380
Synchronisation test for DBG_UART_PERIOD =  1031 ns  /  ii = 381
Synchronisation test for DBG_UART_PERIOD =  1032 ns  /  ii = 382
Synchronisation test for DBG_UART_PERIOD =  1033 ns  /  ii = 383
Synchronisation test for DBG_UART_PERIOD =  1034 ns  /  ii = 384
Synchronisation test for DBG_UART_PERIOD =  1035 ns  /  ii = 385
Synchronisation test for DBG_UART_PERIOD =  1036 ns  /  ii = 386
Synchronisation test for DBG_UART_PERIOD =  1037 ns  /  ii = 387
Synchronisation test for DBG_UART_PERIOD =  1038 ns  /  ii = 388
Synchronisation test for DBG_UART_PERIOD =  1039 ns  /  ii = 389
Synchronisation test for DBG_UART_PERIOD =  1040 ns  /  ii = 390
Synchronisation test for DBG_UART_PERIOD =  1041 ns  /  ii = 391
Synchronisation test for DBG_UART_PERIOD =  1042 ns  /  ii = 392
Synchronisation test for DBG_UART_PERIOD =  1043 ns  /  ii = 393
Synchronisation test for DBG_UART_PERIOD =  1044 ns  /  ii = 394
Synchronisation test for DBG_UART_PERIOD =  1045 ns  /  ii = 395
Synchronisation test for DBG_UART_PERIOD =  1046 ns  /  ii = 396
Synchronisation test for DBG_UART_PERIOD =  1047 ns  /  ii = 397
Synchronisation test for DBG_UART_PERIOD =  1048 ns  /  ii = 398
Synchronisation test for DBG_UART_PERIOD =  1049 ns  /  ii = 399
Synchronisation test for DBG_UART_PERIOD =  1050 ns  /  ii = 400
Synchronisation test for DBG_UART_PERIOD =  1051 ns  /  ii = 401
Synchronisation test for DBG_UART_PERIOD =  1052 ns  /  ii = 402
Synchronisation test for DBG_UART_PERIOD =  1053 ns  /  ii = 403
Synchronisation test for DBG_UART_PERIOD =  1054 ns  /  ii = 404
Synchronisation test for DBG_UART_PERIOD =  1055 ns  /  ii = 405
Synchronisation test for DBG_UART_PERIOD =  1056 ns  /  ii = 406
Synchronisation test for DBG_UART_PERIOD =  1057 ns  /  ii = 407
Synchronisation test for DBG_UART_PERIOD =  1058 ns  /  ii = 408
Synchronisation test for DBG_UART_PERIOD =  1059 ns  /  ii = 409
Synchronisation test for DBG_UART_PERIOD =  1060 ns  /  ii = 410
Synchronisation test for DBG_UART_PERIOD =  1061 ns  /  ii = 411
Synchronisation test for DBG_UART_PERIOD =  1062 ns  /  ii = 412
Synchronisation test for DBG_UART_PERIOD =  1063 ns  /  ii = 413
Synchronisation test for DBG_UART_PERIOD =  1064 ns  /  ii = 414
Synchronisation test for DBG_UART_PERIOD =  1065 ns  /  ii = 415
Synchronisation test for DBG_UART_PERIOD =  1066 ns  /  ii = 416
Synchronisation test for DBG_UART_PERIOD =  1067 ns  /  ii = 417
Synchronisation test for DBG_UART_PERIOD =  1068 ns  /  ii = 418
Synchronisation test for DBG_UART_PERIOD =  1069 ns  /  ii = 419
Synchronisation test for DBG_UART_PERIOD =  1070 ns  /  ii = 420
Synchronisation test for DBG_UART_PERIOD =  1071 ns  /  ii = 421
Synchronisation test for DBG_UART_PERIOD =  1072 ns  /  ii = 422
Synchronisation test for DBG_UART_PERIOD =  1073 ns  /  ii = 423
Synchronisation test for DBG_UART_PERIOD =  1074 ns  /  ii = 424
Synchronisation test for DBG_UART_PERIOD =  1075 ns  /  ii = 425
Synchronisation test for DBG_UART_PERIOD =  1076 ns  /  ii = 426
Synchronisation test for DBG_UART_PERIOD =  1077 ns  /  ii = 427
Synchronisation test for DBG_UART_PERIOD =  1078 ns  /  ii = 428
Synchronisation test for DBG_UART_PERIOD =  1079 ns  /  ii = 429
Synchronisation test for DBG_UART_PERIOD =  1080 ns  /  ii = 430
Synchronisation test for DBG_UART_PERIOD =  1081 ns  /  ii = 431
Synchronisation test for DBG_UART_PERIOD =  1082 ns  /  ii = 432
Synchronisation test for DBG_UART_PERIOD =  1083 ns  /  ii = 433
Synchronisation test for DBG_UART_PERIOD =  1084 ns  /  ii = 434
Synchronisation test for DBG_UART_PERIOD =  1085 ns  /  ii = 435
Synchronisation test for DBG_UART_PERIOD =  1086 ns  /  ii = 436
Synchronisation test for DBG_UART_PERIOD =  1087 ns  /  ii = 437
Synchronisation test for DBG_UART_PERIOD =  1088 ns  /  ii = 438
Synchronisation test for DBG_UART_PERIOD =  1089 ns  /  ii = 439
Synchronisation test for DBG_UART_PERIOD =  1090 ns  /  ii = 440
Synchronisation test for DBG_UART_PERIOD =  1091 ns  /  ii = 441
Synchronisation test for DBG_UART_PERIOD =  1092 ns  /  ii = 442
Synchronisation test for DBG_UART_PERIOD =  1093 ns  /  ii = 443
Synchronisation test for DBG_UART_PERIOD =  1094 ns  /  ii = 444
Synchronisation test for DBG_UART_PERIOD =  1095 ns  /  ii = 445
Synchronisation test for DBG_UART_PERIOD =  1096 ns  /  ii = 446
Synchronisation test for DBG_UART_PERIOD =  1097 ns  /  ii = 447
Synchronisation test for DBG_UART_PERIOD =  1098 ns  /  ii = 448
Synchronisation test for DBG_UART_PERIOD =  1099 ns  /  ii = 449
Synchronisation test for DBG_UART_PERIOD =  1100 ns  /  ii = 450
Synchronisation test for DBG_UART_PERIOD =  1101 ns  /  ii = 451
Synchronisation test for DBG_UART_PERIOD =  1102 ns  /  ii = 452
Synchronisation test for DBG_UART_PERIOD =  1103 ns  /  ii = 453
Synchronisation test for DBG_UART_PERIOD =  1104 ns  /  ii = 454
Synchronisation test for DBG_UART_PERIOD =  1105 ns  /  ii = 455
Synchronisation test for DBG_UART_PERIOD =  1106 ns  /  ii = 456
Synchronisation test for DBG_UART_PERIOD =  1107 ns  /  ii = 457
Synchronisation test for DBG_UART_PERIOD =  1108 ns  /  ii = 458
Synchronisation test for DBG_UART_PERIOD =  1109 ns  /  ii = 459
Synchronisation test for DBG_UART_PERIOD =  1110 ns  /  ii = 460
Synchronisation test for DBG_UART_PERIOD =  1111 ns  /  ii = 461
Synchronisation test for DBG_UART_PERIOD =  1112 ns  /  ii = 462
Synchronisation test for DBG_UART_PERIOD =  1113 ns  /  ii = 463
Synchronisation test for DBG_UART_PERIOD =  1114 ns  /  ii = 464
Synchronisation test for DBG_UART_PERIOD =  1115 ns  /  ii = 465
Synchronisation test for DBG_UART_PERIOD =  1116 ns  /  ii = 466
Synchronisation test for DBG_UART_PERIOD =  1117 ns  /  ii = 467
Synchronisation test for DBG_UART_PERIOD =  1118 ns  /  ii = 468
Synchronisation test for DBG_UART_PERIOD =  1119 ns  /  ii = 469
Synchronisation test for DBG_UART_PERIOD =  1120 ns  /  ii = 470
Synchronisation test for DBG_UART_PERIOD =  1121 ns  /  ii = 471
Synchronisation test for DBG_UART_PERIOD =  1122 ns  /  ii = 472
Synchronisation test for DBG_UART_PERIOD =  1123 ns  /  ii = 473
Synchronisation test for DBG_UART_PERIOD =  1124 ns  /  ii = 474
Synchronisation test for DBG_UART_PERIOD =  1125 ns  /  ii = 475
Synchronisation test for DBG_UART_PERIOD =  1126 ns  /  ii = 476
Synchronisation test for DBG_UART_PERIOD =  1127 ns  /  ii = 477
Synchronisation test for DBG_UART_PERIOD =  1128 ns  /  ii = 478
Synchronisation test for DBG_UART_PERIOD =  1129 ns  /  ii = 479
Synchronisation test for DBG_UART_PERIOD =  1130 ns  /  ii = 480
Synchronisation test for DBG_UART_PERIOD =  1131 ns  /  ii = 481
Synchronisation test for DBG_UART_PERIOD =  1132 ns  /  ii = 482
Synchronisation test for DBG_UART_PERIOD =  1133 ns  /  ii = 483
Synchronisation test for DBG_UART_PERIOD =  1134 ns  /  ii = 484
Synchronisation test for DBG_UART_PERIOD =  1135 ns  /  ii = 485
Synchronisation test for DBG_UART_PERIOD =  1136 ns  /  ii = 486
Synchronisation test for DBG_UART_PERIOD =  1137 ns  /  ii = 487
Synchronisation test for DBG_UART_PERIOD =  1138 ns  /  ii = 488
Synchronisation test for DBG_UART_PERIOD =  1139 ns  /  ii = 489
Synchronisation test for DBG_UART_PERIOD =  1140 ns  /  ii = 490
Synchronisation test for DBG_UART_PERIOD =  1141 ns  /  ii = 491
Synchronisation test for DBG_UART_PERIOD =  1142 ns  /  ii = 492
Synchronisation test for DBG_UART_PERIOD =  1143 ns  /  ii = 493
Synchronisation test for DBG_UART_PERIOD =  1144 ns  /  ii = 494
Synchronisation test for DBG_UART_PERIOD =  1145 ns  /  ii = 495
Synchronisation test for DBG_UART_PERIOD =  1146 ns  /  ii = 496
Synchronisation test for DBG_UART_PERIOD =  1147 ns  /  ii = 497
Synchronisation test for DBG_UART_PERIOD =  1148 ns  /  ii = 498
Synchronisation test for DBG_UART_PERIOD =  1149 ns  /  ii = 499
Synchronisation test for DBG_UART_PERIOD =   550 ns  /  ii = 500
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 4363911 Total RD: 1455166 Total WR: 2908745
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1360885330

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time           2911050000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 291105000000 ps
CPU Time:     21.280 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:28 2017
CPU time: 1.385 seconds to compile + .475 seconds to elab + .189 seconds to link + 21.495 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_cpu
 =======================================================

 Seed:   -462162463

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-462162463 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:29 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _27841_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 3080 Total RD: 1027 Total WR: 2053
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -462162463

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              4473000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 447300000 ps
CPU Time:      0.520 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:32 2017
CPU time: 1.301 seconds to compile + .475 seconds to elab + .136 seconds to link + .722 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_mem
 =======================================================

 Seed:  -1625110381

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1625110381 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:33 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _28491_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 226 Total RD: 82 Total WR: 144
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1625110381

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              7084500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 708450000 ps
CPU Time:      0.730 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:36 2017
CPU time: 1.358 seconds to compile + .473 seconds to elab + .157 seconds to link + .951 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_hwbrk0
 =======================================================

 Seed:   -433443360

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-433443360 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:37 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _29141_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (hardware breakpoint unit 0 not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -433443360

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.370 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:40 2017
CPU time: 1.359 seconds to compile + .467 seconds to elab + .156 seconds to link + .531 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_hwbrk1
 =======================================================

 Seed:   -545790377

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-545790377 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:40 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _29791_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (hardware breakpoint unit 1 not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -545790377

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:43 2017
CPU time: 1.376 seconds to compile + .481 seconds to elab + .195 seconds to link + .625 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_hwbrk2
 =======================================================

 Seed:   -915919280

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-915919280 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:44 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _30441_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (hardware breakpoint unit 2 not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -915919280

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.340 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:47 2017
CPU time: 1.366 seconds to compile + .467 seconds to elab + .181 seconds to link + .540 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_hwbrk3
 =======================================================

 Seed:   -175536285

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-175536285 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:48 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _31098_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (hardware breakpoint unit 3 not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -175536285

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:51 2017
CPU time: 1.367 seconds to compile + .463 seconds to elab + .200 seconds to link + .617 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_rdwr
 =======================================================

 Seed:  -2002982156

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2002982156 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:52 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _31749_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 8028 Total RD: 2642 Total WR: 5386
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2002982156

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             16085500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1608550000 ps
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:55 2017
CPU time: 1.401 seconds to compile + .453 seconds to elab + .154 seconds to link + .740 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_halt_irq
 =======================================================

 Seed:  -1001361059

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:54: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1001361059 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:49:56 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _32401_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:49 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 539 Total RD: 188 Total WR: 351
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1001361059

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               431000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 43100000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:49:59 2017
CPU time: 1.390 seconds to compile + .455 seconds to elab + .175 seconds to link + .613 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_onoff
 =======================================================

 Seed:  -1019095756

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1019095756 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:00 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _636_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1019095756

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:02 2017
CPU time: 1.369 seconds to compile + .318 seconds to elab + .178 seconds to link + .613 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_uart_onoff_asic
 =======================================================

 Seed:   -955624687

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-955624687 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:03 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _1410_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 748 Total RD: 261 Total WR: 487
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -955624687

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              1998250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 199825000 ps
CPU Time:      0.490 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:06 2017
CPU time: 1.416 seconds to compile + .423 seconds to elab + .177 seconds to link + .698 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c
 =======================================================

 Seed:    881727442

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=881727442 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:07 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _2069_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   881727442

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:10 2017
CPU time: 1.351 seconds to compile + .466 seconds to elab + .184 seconds to link + .604 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_sync
 =======================================================

 Seed:    887742994

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:52: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=887742994 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:10 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _2722_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   887742994

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:13 2017
CPU time: 1.428 seconds to compile + .425 seconds to elab + .177 seconds to link + .602 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_cpu
 =======================================================

 Seed:  -1409478610

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1409478610 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:14 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _3386_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1409478610

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:17 2017
CPU time: 1.359 seconds to compile + .498 seconds to elab + .194 seconds to link + .640 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_mem
 =======================================================

 Seed:   -636638308

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-636638308 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:18 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _4036_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -636638308

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:21 2017
CPU time: 1.346 seconds to compile + .448 seconds to elab + .190 seconds to link + .618 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_hwbrk0
 =======================================================

 Seed:    216748122

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=216748122 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:22 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _4686_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   216748122

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:25 2017
CPU time: 1.351 seconds to compile + .459 seconds to elab + .197 seconds to link + .611 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_hwbrk1
 =======================================================

 Seed:   -859500277

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-859500277 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:25 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _5337_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -859500277

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:28 2017
CPU time: 1.370 seconds to compile + .484 seconds to elab + .177 seconds to link + .609 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_hwbrk2
 =======================================================

 Seed:   2070854176

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=2070854176 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:29 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _5988_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  2070854176

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.360 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:32 2017
CPU time: 1.361 seconds to compile + .472 seconds to elab + .145 seconds to link + .570 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_hwbrk3
 =======================================================

 Seed:   -896342177

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-896342177 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:33 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _6640_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -896342177

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:35 2017
CPU time: 1.349 seconds to compile + .378 seconds to elab + .116 seconds to link + .413 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_rdwr
 =======================================================

 Seed:   -316977769

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-316977769 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:36 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _7294_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                 |   (serial debug interface I2C not included)  |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -316977769

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:39 2017
CPU time: 1.193 seconds to compile + .464 seconds to elab + .194 seconds to link + .619 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_halt_irq
 =======================================================

 Seed:   1924534038

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:54: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1924534038 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:40 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _7944_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1924534038

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:43 2017
CPU time: 1.375 seconds to compile + .456 seconds to elab + .179 seconds to link + .621 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_onoff
 =======================================================

 Seed:    -84484354

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-84484354 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:43 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _8596_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   -84484354

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:46 2017
CPU time: 1.360 seconds to compile + .477 seconds to elab + .175 seconds to link + .609 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dbg_i2c_onoff_asic
 =======================================================

 Seed:    -73519105

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-73519105 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:47 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _9246_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (serial debug interface I2C not included)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   -73519105

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 000 ps
CPU Time:      0.340 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:50 2017
CPU time: 1.355 seconds to compile + .499 seconds to elab + .182 seconds to link + .539 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             sfr
 =======================================================

 Seed:    118872201

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=118872201 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:51 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _9900_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 79 Total RD: 31 Total WR: 48
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   118872201

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               109000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10900000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:54 2017
CPU time: 1.392 seconds to compile + .416 seconds to elab + .184 seconds to link + .630 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             scan
 =======================================================

 Seed:    -60261149

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-60261149 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:54 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _10551_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:50 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   -60261149

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               444500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 44450000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:50:57 2017
CPU time: 1.375 seconds to compile + .460 seconds to elab + .137 seconds to link + .611 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             wdt_interval
 =======================================================

 Seed:   -463950922

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:64: Warning: a NOP might be needed before the EINT
pmem.s43:157: Warning: a NOP might be needed before the EINT
pmem.s43:175: Warning: a NOP might be needed before the EINT
pmem.s43:194: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-463950922 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:50:58 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _11203_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
Interval mode /64 mode test completed...
Interval mode /512 mode test completed...
Interval mode /8192 mode test completed...
Interval mode /32768 mode test completed...
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 105 Total RD: 40 Total WR: 65
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -463950922

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             21104500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2110450000 ps
CPU Time:      1.380 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:02 2017
CPU time: 1.380 seconds to compile + .475 seconds to elab + .178 seconds to link + 1.576 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             wdt_watchdog
 =======================================================

 Seed:    701256202

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=701256202 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:03 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _11861_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
Watchdog mode /64 mode test completed...
Watchdog mode /512 mode test completed...
Watchdog mode /8192 mode test completed...
Watchdog mode /32768 mode test completed...
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 16722 Total RD: 5573 Total WR: 11149
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   701256202

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             20928000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2092800000 ps
CPU Time:      1.350 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:07 2017
CPU time: 1.347 seconds to compile + .453 seconds to elab + .109 seconds to link + 1.528 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             wdt_clkmux
 =======================================================

 Seed:   -860443015

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:52: Warning: a NOP might be needed before the EINT
pmem.s43:69: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-860443015 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:07 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _12516_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 1642 Total RD: 542 Total WR: 1100
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -860443015

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              9481500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 948150000 ps
CPU Time:      0.810 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:11 2017
CPU time: 1.362 seconds to compile + .476 seconds to elab + .203 seconds to link + 1.021 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             wdt_wkup
 =======================================================

 Seed:   1869129090

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:99: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1869129090 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:12 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _13167_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 127 Total RD: 46 Total WR: 81
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1869129090

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               412500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 41250000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:15 2017
CPU time: 1.367 seconds to compile + .478 seconds to elab + .193 seconds to link + .578 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             gpio_rdwr
 =======================================================

 Seed:   1657011687

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1657011687 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:15 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _13817_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 1091 Total RD: 380 Total WR: 711
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1657011687

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              1463500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 146350000 ps
CPU Time:      0.480 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:18 2017
CPU time: 1.436 seconds to compile + .434 seconds to elab + .169 seconds to link + .665 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             gpio_irq
 =======================================================

 Seed:    -65827915

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:45: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:202: Warning: a NOP might be needed before the EINT
pmem.s43:222: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-65827915 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:19 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _14467_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 886 Total RD: 313 Total WR: 573
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   -65827915

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time              1329500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 132950000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:22 2017
CPU time: 1.342 seconds to compile + .433 seconds to elab + .185 seconds to link + .655 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             template_periph_8b
 =======================================================

 Seed:     35179072

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=35179072 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:23 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _15118_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 50 Total RD: 20 Total WR: 30
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:    35179072

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                57500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5750000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:26 2017
CPU time: 1.346 seconds to compile + .499 seconds to elab + .182 seconds to link + .623 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             template_periph_16b
 =======================================================

 Seed:   -307100631

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-307100631 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:27 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _15768_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 71 Total RD: 28 Total WR: 43
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -307100631

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time                79500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7950000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:30 2017
CPU time: 1.369 seconds to compile + .449 seconds to elab + .164 seconds to link + .604 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             tA_modes
 =======================================================

 Seed:  -1640399588

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:126: Warning: a NOP might be needed before the EINT
pmem.s43:157: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:165: Warning: a NOP might be needed before the EINT
pmem.s43:202: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:210: Warning: a NOP might be needed before the EINT
pmem.s43:221: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:229: Warning: a NOP might be needed before the EINT
pmem.s43:244: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1640399588 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:30 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _16421_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1640399588

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:33 2017
CPU time: 1.361 seconds to compile + .466 seconds to elab + .180 seconds to link + .614 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             tA_compare
 =======================================================

 Seed:     33771900

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:58: Warning: a NOP might be needed before the EINT
pmem.s43:103: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:113: Warning: a NOP might be needed before the EINT
pmem.s43:145: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:155: Warning: a NOP might be needed before the EINT
pmem.s43:190: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:199: Warning: a NOP might be needed before the EINT
pmem.s43:289: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=33771900 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:34 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _17073_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:    33771900

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:37 2017
CPU time: 1.383 seconds to compile + .479 seconds to elab + .198 seconds to link + .617 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             tA_output
 =======================================================

 Seed:  -1791319934

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:61: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:102: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:115: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:255: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:268: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:408: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1791319934 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:38 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _17725_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1791319934

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:41 2017
CPU time: 1.382 seconds to compile + .471 seconds to elab + .184 seconds to link + .619 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             tA_capture
 =======================================================

 Seed:   1810732302

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:61: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:179: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:191: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:401: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:413: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:497: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1810732302 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:42 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _18445_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1810732302

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.370 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:45 2017
CPU time: 1.375 seconds to compile + .488 seconds to elab + .198 seconds to link + .582 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             tA_clkmux
 =======================================================

 Seed:   2142930158

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:62: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:71: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:81: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:90: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:100: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:109: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:119: Warning: a NOP might be needed here because of successive changes in interrupt state
pmem.s43:128: Warning: a NOP might be needed here because of successive changes in interrupt state
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=2142930158 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:46 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _19135_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
 ===============================================
|               SIMULATION SKIPPED              |
                |   (this test is not supported in ASIC mode)   |
 ===============================================

DMA REPORT: Total Accesses: 0 Total RD: 0 Total WR: 0
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  2142930158

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 790.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.410 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:49 2017
CPU time: 1.361 seconds to compile + .458 seconds to elab + .147 seconds to link + .603 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_rdwr_16b
 =======================================================

 Seed:     43493453

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=43493453 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:50 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _19812_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


---------------------------------------
   LOW Priority 16B DMA transfer tests
---------------------------------------

MARCH-X: Program memory 16b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Data memory 16b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Peripheral memory 16b ...


---------------------------------------
   HIGH Priority 16B DMA transfer tests
---------------------------------------

MARCH-X: Program memory 16b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Data memory 16b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Peripheral memory 16b ...


 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 35221 Total RD: 17610 Total WR: 17611
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:    43493453

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             39701500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3970150000 ps
CPU Time:      1.590 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:54 2017
CPU time: 1.385 seconds to compile + .464 seconds to elab + .162 seconds to link + 1.795 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_rdwr_8b
 =======================================================

 Seed:   -993497175

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-993497175 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:51:54 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _20484_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:51 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


---------------------------------------
   LOW Priority 8B DMA transfer tests
---------------------------------------

MARCH-X: Program memory 8b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Data memory 8b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Peripheral memory 8b ...


---------------------------------------
   HIGH Priority 8B DMA transfer tests
---------------------------------------

MARCH-X: Program memory 8b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Data memory 8b:
                                - down(w0)    ... 
                                - up(r0,w1)   ... 
                                - down(r1,w0) ... 
                                - up(r0)      ... 


MARCH-X: Peripheral memory 8b ...


 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 65617 Total RD: 32808 Total WR: 32809
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -993497175

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             75407500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7540750000 ps
CPU Time:      2.500 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:51:59 2017
CPU time: 1.350 seconds to compile + .464 seconds to elab + .172 seconds to link + 2.708 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_resp
 =======================================================

 Seed:  -1067559097

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1067559097 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:00 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
16 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module msp_debug
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 16 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _21276_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


---------------------------------------
   LOW Priority 16B DMA transfer tests
---------------------------------------

READ ACCESS (whole 64kB address range)


---------------------------------------
   HIGH Priority 16B DMA transfer tests
---------------------------------------

READ ACCESS (whole 64kB address range)
WRITE ACCESS (whole 64kB address range)


 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 98309 Total RD: 65536 Total WR: 32773
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1067559097

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             54135000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5413500000 ps
CPU Time:      1.320 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:52:04 2017
CPU time: 1.382 seconds to compile + .457 seconds to elab + .167 seconds to link + 1.513 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_dbg_arbiter
 =======================================================

 Seed:  -1265466370

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-1265466370 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:05 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _21926_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
START DBG BURST   0:   write=0  /  pmem_sel=0  /  size= 21  /  offset= 35
START DBG BURST   1:   write=0  /  pmem_sel=0  /  size= 26  /  offset= 53
START DBG BURST   2:   write=1  /  pmem_sel=1  /  size= 61  /  offset= 18
START DBG BURST   3:   write=1  /  pmem_sel=0  /  size= 57  /  offset=  9
START DBG BURST   4:   write=0  /  pmem_sel=0  /  size= 17  /  offset= 36
START DBG BURST   5:   write=0  /  pmem_sel=1  /  size= 10  /  offset=  3
START DBG BURST   6:   write=0  /  pmem_sel=0  /  size= 34  /  offset= 47
START DBG BURST   7:   write=1  /  pmem_sel=1  /  size= 34  /  offset= 24
START DBG BURST   8:   write=1  /  pmem_sel=0  /  size= 21  /  offset= 59
START DBG BURST   9:   write=1  /  pmem_sel=0  /  size= 33  /  offset= 60
START DBG BURST  10:   write=0  /  pmem_sel=1  /  size= 28  /  offset= 12
START DBG BURST  11:   write=0  /  pmem_sel=0  /  size= 31  /  offset=  7
START DBG BURST  12:   write=1  /  pmem_sel=0  /  size= 21  /  offset= 39
START DBG BURST  13:   write=0  /  pmem_sel=0  /  size= 58  /  offset=  1
START DBG BURST  14:   write=0  /  pmem_sel=1  /  size= 60  /  offset= 31
START DBG BURST  15:   write=0  /  pmem_sel=0  /  size= 43  /  offset= 55
START DBG BURST  16:   write=0  /  pmem_sel=1  /  size= 14  /  offset= 21
START DBG BURST  17:   write=1  /  pmem_sel=1  /  size= 28  /  offset= 58
START DBG BURST  18:   write=0  /  pmem_sel=0  /  size= 20  /  offset= 18
START DBG BURST  19:   write=1  /  pmem_sel=1  /  size= 31  /  offset=  3
START DBG BURST  20:   write=0  /  pmem_sel=1  /  size= 32  /  offset=  0
START DBG BURST  21:   write=1  /  pmem_sel=0  /  size= 51  /  offset= 16
START DBG BURST  22:   write=0  /  pmem_sel=1  /  size= 45  /  offset= 22
START DBG BURST  23:   write=0  /  pmem_sel=0  /  size= 10  /  offset= 25
START DBG BURST  24:   write=0  /  pmem_sel=0  /  size= 37  /  offset=  1
START DBG BURST  25:   write=1  /  pmem_sel=0  /  size= 49  /  offset= 16
START DBG BURST  26:   write=1  /  pmem_sel=1  /  size= 58  /  offset= 22
START DBG BURST  27:   write=0  /  pmem_sel=0  /  size= 46  /  offset= 41
START DBG BURST  28:   write=1  /  pmem_sel=0  /  size= 26  /  offset= 35
START DBG BURST  29:   write=0  /  pmem_sel=0  /  size= 28  /  offset= 46
START DBG BURST  30:   write=0  /  pmem_sel=0  /  size= 43  /  offset= 25
START DBG BURST  31:   write=1  /  pmem_sel=0  /  size= 45  /  offset= 51
START DBG BURST  32:   write=0  /  pmem_sel=0  /  size= 20  /  offset= 25
START DBG BURST  33:   write=0  /  pmem_sel=1  /  size= 13  /  offset= 63
START DBG BURST  34:   write=1  /  pmem_sel=0  /  size= 12  /  offset= 24
START DBG BURST  35:   write=1  /  pmem_sel=0  /  size= 24  /  offset=  5
START DBG BURST  36:   write=1  /  pmem_sel=0  /  size= 57  /  offset= 40
START DBG BURST  37:   write=1  /  pmem_sel=0  /  size= 36  /  offset= 37
START DBG BURST  38:   write=1  /  pmem_sel=0  /  size= 40  /  offset= 50
START DBG BURST  39:   write=0  /  pmem_sel=1  /  size= 51  /  offset= 50
START DBG BURST  40:   write=1  /  pmem_sel=0  /  size= 11  /  offset= 32
START DBG BURST  41:   write=0  /  pmem_sel=1  /  size= 18  /  offset= 52
START DBG BURST  42:   write=1  /  pmem_sel=1  /  size= 28  /  offset= 41
START DBG BURST  43:   write=0  /  pmem_sel=1  /  size= 25  /  offset= 21
START DBG BURST  44:   write=0  /  pmem_sel=1  /  size= 16  /  offset= 26
START DBG BURST  45:   write=0  /  pmem_sel=0  /  size= 15  /  offset= 37
START DBG BURST  46:   write=0  /  pmem_sel=0  /  size= 41  /  offset= 43
START DBG BURST  47:   write=1  /  pmem_sel=0  /  size= 34  /  offset= 37
START DBG BURST  48:   write=1  /  pmem_sel=1  /  size= 54  /  offset= 44
START DBG BURST  49:   write=0  /  pmem_sel=1  /  size= 23  /  offset= 46


DBG REPORT: Total Accesses: 1636 Total RD: 825 Total WR: 811
            Total Errors:   0 Error RD: 0 Error WR: 0


 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 187667 Total RD: 62359 Total WR: 125308
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -1265466370

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             94812500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9481250000 ps
CPU Time:      1.460 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:52:09 2017
CPU time: 1.374 seconds to compile + .472 seconds to elab + .186 seconds to link + 1.664 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_lpm0_asic
 =======================================================

 Seed:    696285844

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:123: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=696285844 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:10 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _22577_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


ACTIVE                         -  NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM0 (CPUOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 3419 Total RD: 1707 Total WR: 1712
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   696285844

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             14999500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1499950000 ps
CPU Time:      0.720 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:52:13 2017
CPU time: 1.472 seconds to compile + .462 seconds to elab + .167 seconds to link + .919 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_lpm1_asic
 =======================================================

 Seed:   1161549955

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:123: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=1161549955 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:14 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _23227_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


ACTIVE                         -  NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM1 (CPUOFF+SCG0) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 856 Total RD: 428 Total WR: 428
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  1161549955

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             14999250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1499925000 ps
CPU Time:      0.680 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:52:17 2017
CPU time: 1.394 seconds to compile + .460 seconds to elab + .188 seconds to link + .911 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_lpm2_asic
 =======================================================

 Seed:    772430551

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:123: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=772430551 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:18 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _23878_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


ACTIVE                         -  NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM2 (CPUOFF+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 847 Total RD: 423 Total WR: 424
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   772430551

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             14999500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1499950000 ps
CPU Time:      0.720 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:52:21 2017
CPU time: 1.410 seconds to compile + .480 seconds to elab + .185 seconds to link + .934 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_lpm3_asic
 =======================================================

 Seed:  -2069790026

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:123: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-2069790026 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:22 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _24528_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


ACTIVE                         -  NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM3 (CPUOFF+SCG0+SCG1) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 424 Total RD: 212 Total WR: 212
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED: -2069790026

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             14999250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1499925000 ps
CPU Time:      0.710 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:52:26 2017
CPU time: 1.429 seconds to compile + .461 seconds to elab + .181 seconds to link + .937 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             dma_lpm4_asic
 =======================================================

 Seed:    722847637

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
pmem.s43: Assembler messages:
pmem.s43:123: Warning: a NOP might be needed before the EINT
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=722847637 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:26 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _25179_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================


ACTIVE                         -  NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={0, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 0, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 0, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 0}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

LPM4 (CPUOFF+SCG0+SCG1+OSCOFF) -  {DMA_SCG1, DMA_SCG0, DMA_OSCOFF, DMA_CPUOFF}={1, 1, 1, 1}

                                      - NO DMA
                                      - WITH DMA, NO WAKE-UP
                                      - NO DMA
                                      - WITH DMA, WITH WAKE-UP
                                      - NO DMA

 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 459 Total RD: 229 Total WR: 230
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:   722847637

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time             14751250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1475125000 ps
CPU Time:      0.670 seconds;       Data structure size:   0.1Mb
Wed Apr 12 16:52:30 2017
CPU time: 1.380 seconds to compile + .461 seconds to elab + .184 seconds to link + .875 seconds in simulation
Cleanup...
 =======================================================
| Start simulation:             mpy_basic
 =======================================================

 Seed:   -370381035

Compile, link & generate IHEX file (Program Memory: 4096 B, Data Memory: 1024 B, Peripheral Space: 512 B)...

$ msp430-elf-as      -alsm pmem.s43 -o pmem.o > pmem.l43
$ msp430-elf-objdump -xdsStr pmem.o >> pmem.l43
$ msp430-elf-ld      -T ./pmem.x pmem.o -o pmem.elf
$ msp430-elf-objcopy -O ihex pmem.elf pmem.ihex

Convert IHEX file to Verilog MEMH format...
Start Verilog simulation...
Running: vcs -sverilog -f ../src/submit.f +define+SEED=-370381035 +define+DMA_VERIF +define+NODUMP -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.2.1511 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version L-2016.06-SP1 -- Wed Apr 12 16:52:30 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../bench/verilog/tb_openMSP430.v'
Parsing included file '../../../bench/verilog/timescale.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../rtl/verilog/openMSP430_defines.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/registers.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_uart_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dbg_i2c_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file '../../../bench/verilog/dma_tasks.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing included file 'stimulus.v'.
Back to file '../../../bench/verilog/tb_openMSP430.v'.
Parsing design file '../../../bench/verilog/ram.v'
Parsing design file '../../../bench/verilog/io_cell.v'
Parsing design file '../../../bench/verilog/msp_debug.v'
Parsing design file '../../../rtl/verilog/openMSP430_defines.v'
Parsing design file '../../../rtl/verilog/openMSP430.v'
Parsing design file '../../../rtl/verilog/omsp_frontend.v'
Parsing design file '../../../rtl/verilog/omsp_execution_unit.v'
Parsing design file '../../../rtl/verilog/omsp_register_file.v'
Parsing design file '../../../rtl/verilog/omsp_alu.v'
Parsing design file '../../../rtl/verilog/omsp_sfr.v'
Parsing design file '../../../rtl/verilog/omsp_clock_module.v'
Parsing design file '../../../rtl/verilog/omsp_mem_backbone.v'
Parsing design file '../../../rtl/verilog/omsp_watchdog.v'
Parsing design file '../../../rtl/verilog/omsp_dbg.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_uart.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_i2c.v'
Parsing design file '../../../rtl/verilog/omsp_dbg_hwbrk.v'
Parsing design file '../../../rtl/verilog/omsp_multiplier.v'
Parsing design file '../../../rtl/verilog/omsp_sync_reset.v'
Parsing design file '../../../rtl/verilog/omsp_sync_cell.v'
Parsing design file '../../../rtl/verilog/omsp_scan_mux.v'
Parsing design file '../../../rtl/verilog/omsp_and_gate.v'
Parsing design file '../../../rtl/verilog/omsp_wakeup_cell.v'
Parsing design file '../../../rtl/verilog/omsp_clock_gate.v'
Parsing design file '../../../rtl/verilog/omsp_clock_mux.v'
Parsing design file '../../../rtl/verilog/periph/omsp_gpio.v'
Parsing design file '../../../rtl/verilog/periph/omsp_timerA.v'
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA_defines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing included file '../../../rtl/verilog/periph/omsp_timerA_undefines.v'.
Back to file '../../../rtl/verilog/periph/omsp_timerA.v'.
Parsing design file '../../../rtl/verilog/periph/template_periph_8b.v'
Parsing design file '../../../rtl/verilog/periph/template_periph_16b.v'
Top Level Modules:
       tb_openMSP430
       omsp_dbg_i2c
       omsp_dbg_hwbrk
       omsp_clock_mux
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
18 unique modules to generate
recompiling module tb_openMSP430
recompiling module ram
recompiling module io_cell
recompiling module msp_debug
recompiling module openMSP430
recompiling module omsp_sfr
recompiling module omsp_mem_backbone
recompiling module omsp_watchdog
recompiling module omsp_dbg
recompiling module omsp_dbg_i2c
recompiling module omsp_dbg_hwbrk
recompiling module omsp_multiplier
recompiling module omsp_sync_cell
recompiling module omsp_clock_mux
recompiling module omsp_gpio
recompiling module omsp_timerA
recompiling module template_periph_8b
recompiling module template_periph_16b
All of 18 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic   objs/amcQw_d.o   _25829_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libzerosoft_rt_stubs.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvirsim.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/liberrorinf.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsnpsmalloc.so    /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsnew.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libsimprofile.so /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/vcs_save_restore_new.o /opt/synopsys/3.4/vcs/L-2016.06-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP1; Runtime version L-2016.06-SP1;  Apr 12 16:52 2017
 ===============================================
|                 START SIMULATION              |
 ===============================================
Unsigned Multiplication test completed (MPY mode).
Signed Multiplication test completed (MPYS mode)
Unsigned Multiply Accumulate test completed (MAC mode)
Signed Multiply Accumulate test completed (MACS mode)
16-BIT RD/WR Access operands test completed
8-BIT RD/WR Access operands test completed
 ===============================================
|               SIMULATION PASSED               |
 ===============================================

DMA REPORT: Total Accesses: 633 Total RD: 218 Total WR: 415
            Total Errors:   0 Error RD: 0 Error WR: 0

SIMULATION SEED:  -370381035

$finish called from file "../../../bench/verilog/tb_openMSP430.v", line 750.
$finish at simulation time               752000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75200000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Wed Apr 12 16:52:33 2017
CPU time: 1.383 seconds to compile + .479 seconds to elab + .195 seconds to link + .599 seconds in simulation

#====================================================================================================================================================#
#                                                                                                                                                    #
#                                                                    DETAILED REPORT                                                                 #
#                                                                                                                                                    #
#====================================================================================================================================================#
#                            ||           ||               ||  DMA IF TRANSFER  ||                                                                   #
#          TEST NAME         ||  RESULT   ||      SEED     ||-------------------||                              REPLAY COMMAND                       #
#                            ||           ||               ||  Total  |  Error  ||                                                                   #
#============================++===========++===============++=========+=========++===================================================================#
#                            ||           ||               ||         |         ||                                                                   #
#   c-jump_jc                || [32m PASSED  (B[m ||     14260085  ||      4  |     0   ||  (B[m../bin/msp430sim -seed     14260085   c-jump_jc               (B[m   #
#   c-jump_jeq               || [32m PASSED  (B[m ||   -450821149  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   -450821149   c-jump_jeq              (B[m   #
#   c-jump_jge               || [32m PASSED  (B[m ||  -1918017131  ||      4  |     0   ||  (B[m../bin/msp430sim -seed  -1918017131   c-jump_jge              (B[m   #
#   c-jump_jl                || [32m PASSED  (B[m ||   -838213024  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   -838213024   c-jump_jl               (B[m   #
#   c-jump_jmp               || [32m PASSED  (B[m ||    488432260  ||      4  |     0   ||  (B[m../bin/msp430sim -seed    488432260   c-jump_jmp              (B[m   #
#   c-jump_jnc               || [32m PASSED  (B[m ||  -1844844157  ||      4  |     0   ||  (B[m../bin/msp430sim -seed  -1844844157   c-jump_jnc              (B[m   #
#   c-jump_jne               || [32m PASSED  (B[m ||    641136391  ||      4  |     0   ||  (B[m../bin/msp430sim -seed    641136391   c-jump_jne              (B[m   #
#   c-jump_jn                || [32m PASSED  (B[m ||   1408260057  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   1408260057   c-jump_jn               (B[m   #
#   clock_module_asic_lfxt   || (B[m SKIPPED (B[m ||    508954855  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    508954855   clock_module_asic_lfxt  (B[m   #
#   clock_module_asic        || [32m PASSED  (B[m ||   2093668888  ||    130  |     0   ||  (B[m../bin/msp430sim -seed   2093668888   clock_module_asic       (B[m   #
#   clock_module_asic_mclk   || [32m PASSED  (B[m ||   1148444262  ||    105  |     0   ||  (B[m../bin/msp430sim -seed   1148444262   clock_module_asic_mclk  (B[m   #
#   clock_module_asic_smclk  || [32m PASSED  (B[m ||  -2107500145  ||    105  |     0   ||  (B[m../bin/msp430sim -seed  -2107500145   clock_module_asic_smclk (B[m   #
#   clock_module             || (B[m SKIPPED (B[m ||  -2111770558  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -2111770558   clock_module            (B[m   #
#   cpu_startup_asic         || [32m PASSED  (B[m ||    427261333  ||   1106  |     0   ||  (B[m../bin/msp430sim -seed    427261333   cpu_startup_asic        (B[m   #
#   dbg_i2c_cpu              || (B[m SKIPPED (B[m ||  -1409478610  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -1409478610   dbg_i2c_cpu             (B[m   #
#   dbg_i2c_halt_irq         || (B[m SKIPPED (B[m ||   1924534038  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   1924534038   dbg_i2c_halt_irq        (B[m   #
#   dbg_i2c_hwbrk0           || (B[m SKIPPED (B[m ||    216748122  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    216748122   dbg_i2c_hwbrk0          (B[m   #
#   dbg_i2c_hwbrk1           || (B[m SKIPPED (B[m ||   -859500277  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -859500277   dbg_i2c_hwbrk1          (B[m   #
#   dbg_i2c_hwbrk2           || (B[m SKIPPED (B[m ||   2070854176  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   2070854176   dbg_i2c_hwbrk2          (B[m   #
#   dbg_i2c_hwbrk3           || (B[m SKIPPED (B[m ||   -896342177  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -896342177   dbg_i2c_hwbrk3          (B[m   #
#   dbg_i2c                  || (B[m SKIPPED (B[m ||    881727442  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    881727442   dbg_i2c                 (B[m   #
#   dbg_i2c_mem              || (B[m SKIPPED (B[m ||   -636638308  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -636638308   dbg_i2c_mem             (B[m   #
#   dbg_i2c_onoff_asic       || (B[m SKIPPED (B[m ||    -73519105  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    -73519105   dbg_i2c_onoff_asic      (B[m   #
#   dbg_i2c_onoff            || (B[m SKIPPED (B[m ||    -84484354  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    -84484354   dbg_i2c_onoff           (B[m   #
#   dbg_i2c_rdwr             || (B[m SKIPPED (B[m ||   -316977769  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -316977769   dbg_i2c_rdwr            (B[m   #
#   dbg_i2c_sync             || (B[m SKIPPED (B[m ||    887742994  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    887742994   dbg_i2c_sync            (B[m   #
#   dbg_uart_cpu             || [32m PASSED  (B[m ||   -462162463  ||   3080  |     0   ||  (B[m../bin/msp430sim -seed   -462162463   dbg_uart_cpu            (B[m   #
#   dbg_uart_halt_irq        || [32m PASSED  (B[m ||  -1001361059  ||    539  |     0   ||  (B[m../bin/msp430sim -seed  -1001361059   dbg_uart_halt_irq       (B[m   #
#   dbg_uart_hwbrk0          || (B[m SKIPPED (B[m ||   -433443360  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -433443360   dbg_uart_hwbrk0         (B[m   #
#   dbg_uart_hwbrk1          || (B[m SKIPPED (B[m ||   -545790377  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -545790377   dbg_uart_hwbrk1         (B[m   #
#   dbg_uart_hwbrk2          || (B[m SKIPPED (B[m ||   -915919280  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -915919280   dbg_uart_hwbrk2         (B[m   #
#   dbg_uart_hwbrk3          || (B[m SKIPPED (B[m ||   -175536285  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -175536285   dbg_uart_hwbrk3         (B[m   #
#   dbg_uart                 || [32m PASSED  (B[m ||  -1807870263  ||   5845  |     0   ||  (B[m../bin/msp430sim -seed  -1807870263   dbg_uart                (B[m   #
#   dbg_uart_mem             || [32m PASSED  (B[m ||  -1625110381  ||    226  |     0   ||  (B[m../bin/msp430sim -seed  -1625110381   dbg_uart_mem            (B[m   #
#   dbg_uart_onoff_asic      || [32m PASSED  (B[m ||   -955624687  ||    748  |     0   ||  (B[m../bin/msp430sim -seed   -955624687   dbg_uart_onoff_asic     (B[m   #
#   dbg_uart_onoff           || (B[m SKIPPED (B[m ||  -1019095756  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -1019095756   dbg_uart_onoff          (B[m   #
#   dbg_uart_rdwr            || [32m PASSED  (B[m ||  -2002982156  ||   8028  |     0   ||  (B[m../bin/msp430sim -seed  -2002982156   dbg_uart_rdwr           (B[m   #
#   dbg_uart_sync            || [32m PASSED  (B[m ||   1360885330  ||  4363911  |     0   ||  (B[m../bin/msp430sim -seed   1360885330   dbg_uart_sync           (B[m   #
#   dma_dbg_arbiter          || [32m PASSED  (B[m ||  -1265466370  ||  187667  |     0   ||  (B[m../bin/msp430sim -seed  -1265466370   dma_dbg_arbiter         (B[m   #
#   dma_lpm0_asic            || [32m PASSED  (B[m ||    696285844  ||   3419  |     0   ||  (B[m../bin/msp430sim -seed    696285844   dma_lpm0_asic           (B[m   #
#   dma_lpm1_asic            || [32m PASSED  (B[m ||   1161549955  ||    856  |     0   ||  (B[m../bin/msp430sim -seed   1161549955   dma_lpm1_asic           (B[m   #
#   dma_lpm2_asic            || [32m PASSED  (B[m ||    772430551  ||    847  |     0   ||  (B[m../bin/msp430sim -seed    772430551   dma_lpm2_asic           (B[m   #
#   dma_lpm3_asic            || [32m PASSED  (B[m ||  -2069790026  ||    424  |     0   ||  (B[m../bin/msp430sim -seed  -2069790026   dma_lpm3_asic           (B[m   #
#   dma_lpm4_asic            || [32m PASSED  (B[m ||    722847637  ||    459  |     0   ||  (B[m../bin/msp430sim -seed    722847637   dma_lpm4_asic           (B[m   #
#   dma_rdwr_16b             || [32m PASSED  (B[m ||     43493453  ||  35221  |     0   ||  (B[m../bin/msp430sim -seed     43493453   dma_rdwr_16b            (B[m   #
#   dma_rdwr_8b              || [32m PASSED  (B[m ||   -993497175  ||  65617  |     0   ||  (B[m../bin/msp430sim -seed   -993497175   dma_rdwr_8b             (B[m   #
#   dma_resp                 || [32m PASSED  (B[m ||  -1067559097  ||  98309  |     0   ||  (B[m../bin/msp430sim -seed  -1067559097   dma_resp                (B[m   #
#   gpio_irq                 || [32m PASSED  (B[m ||    -65827915  ||    886  |     0   ||  (B[m../bin/msp430sim -seed    -65827915   gpio_irq                (B[m   #
#   gpio_rdwr                || [32m PASSED  (B[m ||   1657011687  ||   1091  |     0   ||  (B[m../bin/msp430sim -seed   1657011687   gpio_rdwr               (B[m   #
#   irq32                    || (B[m SKIPPED (B[m ||  -1814441967  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -1814441967   irq32                   (B[m   #
#   irq64                    || (B[m SKIPPED (B[m ||   -911461177  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   -911461177   irq64                   (B[m   #
#   lp_modes_asic            || [32m PASSED  (B[m ||   1241524010  ||    225  |     0   ||  (B[m../bin/msp430sim -seed   1241524010   lp_modes_asic           (B[m   #
#   lp_modes_dbg_asic        || [32m PASSED  (B[m ||     29761012  ||   1489  |     0   ||  (B[m../bin/msp430sim -seed     29761012   lp_modes_dbg_asic       (B[m   #
#   mpy_basic                || [32m PASSED  (B[m ||   -370381035  ||    633  |     0   ||  (B[m../bin/msp430sim -seed   -370381035   mpy_basic               (B[m   #
#   nmi                      || [32m PASSED  (B[m ||   1257792422  ||    122  |     0   ||  (B[m../bin/msp430sim -seed   1257792422   nmi                     (B[m   #
#   op_modes_asic            || [32m PASSED  (B[m ||  -2111598264  ||    249  |     0   ||  (B[m../bin/msp430sim -seed  -2111598264   op_modes_asic           (B[m   #
#   op_modes                 || (B[m SKIPPED (B[m ||   2012894204  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   2012894204   op_modes                (B[m   #
#   scan                     || [32m PASSED  (B[m ||    -60261149  ||      0  |     0   ||  (B[m../bin/msp430sim -seed    -60261149   scan                    (B[m   #
#   sfr                      || [32m PASSED  (B[m ||    118872201  ||     79  |     0   ||  (B[m../bin/msp430sim -seed    118872201   sfr                     (B[m   #
#   sing-op_call             || [32m PASSED  (B[m ||  -1626831762  ||    122  |     0   ||  (B[m../bin/msp430sim -seed  -1626831762   sing-op_call            (B[m   #
#   sing-op_call_rom-rd      || [32m PASSED  (B[m ||   -560846494  ||     23  |     0   ||  (B[m../bin/msp430sim -seed   -560846494   sing-op_call_rom-rd     (B[m   #
#   sing-op_push             || [32m PASSED  (B[m ||   1528664017  ||    418  |     0   ||  (B[m../bin/msp430sim -seed   1528664017   sing-op_push            (B[m   #
#   sing-op_push_rom-rd      || [32m PASSED  (B[m ||   -936642315  ||    109  |     0   ||  (B[m../bin/msp430sim -seed   -936642315   sing-op_push_rom-rd     (B[m   #
#   sing-op_reti             || [32m PASSED  (B[m ||   -859619860  ||    127  |     0   ||  (B[m../bin/msp430sim -seed   -859619860   sing-op_reti            (B[m   #
#   sing-op_rra              || [32m PASSED  (B[m ||  -2034457227  ||    465  |     0   ||  (B[m../bin/msp430sim -seed  -2034457227   sing-op_rra             (B[m   #
#   sing-op_rrc              || [32m PASSED  (B[m ||    969312285  ||    465  |     0   ||  (B[m../bin/msp430sim -seed    969312285   sing-op_rrc             (B[m   #
#   sing-op_swpb             || [32m PASSED  (B[m ||    655206083  ||     74  |     0   ||  (B[m../bin/msp430sim -seed    655206083   sing-op_swpb            (B[m   #
#   sing-op_sxt              || [32m PASSED  (B[m ||   -484691345  ||     74  |     0   ||  (B[m../bin/msp430sim -seed   -484691345   sing-op_sxt             (B[m   #
#   tA_capture               || (B[m SKIPPED (B[m ||   1810732302  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   1810732302   tA_capture              (B[m   #
#   tA_clkmux                || (B[m SKIPPED (B[m ||   2142930158  ||      0  |     0   ||  (B[m../bin/msp430sim -seed   2142930158   tA_clkmux               (B[m   #
#   tA_compare               || (B[m SKIPPED (B[m ||     33771900  ||      0  |     0   ||  (B[m../bin/msp430sim -seed     33771900   tA_compare              (B[m   #
#   tA_modes                 || (B[m SKIPPED (B[m ||  -1640399588  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -1640399588   tA_modes                (B[m   #
#   tA_output                || (B[m SKIPPED (B[m ||  -1791319934  ||      0  |     0   ||  (B[m../bin/msp430sim -seed  -1791319934   tA_output               (B[m   #
#   template_periph_16b      || [32m PASSED  (B[m ||   -307100631  ||     71  |     0   ||  (B[m../bin/msp430sim -seed   -307100631   template_periph_16b     (B[m   #
#   template_periph_8b       || [32m PASSED  (B[m ||     35179072  ||     50  |     0   ||  (B[m../bin/msp430sim -seed     35179072   template_periph_8b      (B[m   #
#   two-op_add-b             || [32m PASSED  (B[m ||   1742898803  ||    689  |     0   ||  (B[m../bin/msp430sim -seed   1742898803   two-op_add-b            (B[m   #
#   two-op_addc              || [32m PASSED  (B[m ||   1925079586  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   1925079586   two-op_addc             (B[m   #
#   two-op_add               || [32m PASSED  (B[m ||  -1669560661  ||    336  |     0   ||  (B[m../bin/msp430sim -seed  -1669560661   two-op_add              (B[m   #
#   two-op_add_rom-rd        || [32m PASSED  (B[m ||    298934568  ||     93  |     0   ||  (B[m../bin/msp430sim -seed    298934568   two-op_add_rom-rd       (B[m   #
#   two-op_and               || [32m PASSED  (B[m ||  -1043314151  ||      4  |     0   ||  (B[m../bin/msp430sim -seed  -1043314151   two-op_and              (B[m   #
#   two-op_autoincr-b        || [32m PASSED  (B[m ||   -943884232  ||    253  |     0   ||  (B[m../bin/msp430sim -seed   -943884232   two-op_autoincr-b       (B[m   #
#   two-op_autoincr          || [32m PASSED  (B[m ||   -641893534  ||    253  |     0   ||  (B[m../bin/msp430sim -seed   -641893534   two-op_autoincr         (B[m   #
#   two-op_bic               || [32m PASSED  (B[m ||    243423903  ||      4  |     0   ||  (B[m../bin/msp430sim -seed    243423903   two-op_bic              (B[m   #
#   two-op_bis               || [32m PASSED  (B[m ||   1522818030  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   1522818030   two-op_bis              (B[m   #
#   two-op_bit               || [32m PASSED  (B[m ||   1123269112  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   1123269112   two-op_bit              (B[m   #
#   two-op_cmp               || [32m PASSED  (B[m ||   1010936913  ||      8  |     0   ||  (B[m../bin/msp430sim -seed   1010936913   two-op_cmp              (B[m   #
#   two-op_dadd              || [32m PASSED  (B[m ||    754068605  ||      4  |     0   ||  (B[m../bin/msp430sim -seed    754068605   two-op_dadd             (B[m   #
#   two-op_mov-b             || [32m PASSED  (B[m ||    813089975  ||    711  |     0   ||  (B[m../bin/msp430sim -seed    813089975   two-op_mov-b            (B[m   #
#   two-op_mov               || [32m PASSED  (B[m ||   1911499804  ||    267  |     0   ||  (B[m../bin/msp430sim -seed   1911499804   two-op_mov              (B[m   #
#   two-op_subc              || [32m PASSED  (B[m ||   1501213743  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   1501213743   two-op_subc             (B[m   #
#   two-op_sub               || [32m PASSED  (B[m ||    949734295  ||      4  |     0   ||  (B[m../bin/msp430sim -seed    949734295   two-op_sub              (B[m   #
#   two-op_xor               || [32m PASSED  (B[m ||   -424455441  ||      4  |     0   ||  (B[m../bin/msp430sim -seed   -424455441   two-op_xor              (B[m   #
#   wdt_clkmux               || [32m PASSED  (B[m ||   -860443015  ||   1642  |     0   ||  (B[m../bin/msp430sim -seed   -860443015   wdt_clkmux              (B[m   #
#   wdt_interval             || [32m PASSED  (B[m ||   -463950922  ||    105  |     0   ||  (B[m../bin/msp430sim -seed   -463950922   wdt_interval            (B[m   #
#   wdt_watchdog             || [32m PASSED  (B[m ||    701256202  ||  16722  |     0   ||  (B[m../bin/msp430sim -seed    701256202   wdt_watchdog            (B[m   #
#   wdt_wkup                 || [32m PASSED  (B[m ||   1869129090  ||    127  |     0   ||  (B[m../bin/msp430sim -seed   1869129090   wdt_wkup                (B[m   #
#                            ||           ||               ||         |         ||                                                                   #
#====================================================================================================================================================#


#===================================================================#
#                          SKIPPED & FAILED TESTS                   #
#===================================================================#

 SKIPPED TESTS:
                 -  ./log/0/clock_module_asic_lfxt.log
                 -  ./log/0/clock_module.log
                 -  ./log/0/dbg_i2c_cpu.log
                 -  ./log/0/dbg_i2c_halt_irq.log
                 -  ./log/0/dbg_i2c_hwbrk0.log
                 -  ./log/0/dbg_i2c_hwbrk1.log
                 -  ./log/0/dbg_i2c_hwbrk2.log
                 -  ./log/0/dbg_i2c_hwbrk3.log
                 -  ./log/0/dbg_i2c.log
                 -  ./log/0/dbg_i2c_mem.log
                 -  ./log/0/dbg_i2c_onoff_asic.log
                 -  ./log/0/dbg_i2c_onoff.log
                 -  ./log/0/dbg_i2c_rdwr.log
                 -  ./log/0/dbg_i2c_sync.log
                 -  ./log/0/dbg_uart_hwbrk0.log
                 -  ./log/0/dbg_uart_hwbrk1.log
                 -  ./log/0/dbg_uart_hwbrk2.log
                 -  ./log/0/dbg_uart_hwbrk3.log
                 -  ./log/0/dbg_uart_onoff.log
                 -  ./log/0/irq32.log
                 -  ./log/0/irq64.log
                 -  ./log/0/op_modes.log
                 -  ./log/0/tA_capture.log
                 -  ./log/0/tA_clkmux.log
                 -  ./log/0/tA_compare.log
                 -  ./log/0/tA_modes.log
                 -  ./log/0/tA_output.log




#===================================================================#
#                            SUMMARY REPORT                         #
#===================================================================#

         +-----------------------------------
         | Number of PASSED  tests :[1m[32m 69 (B[m
         | Number of SKIPPED tests :[1m[32m 27 (B[m
         | Number of FAILED  tests :[1m[31m 0 (B[m
         | Number of ABORTED tests :[1m[31m 0 (B[m
         |----------------------------------
         | Number of tests         : 96
         +----------------------------------

         Make sure passed+skipped == total


