
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000289e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00802000  0000289e  00002932  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00802014  00802014  00002946  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002946  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000029a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  000029e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00009e63  00000000  00000000  00002c10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000042d7  00000000  00000000  0000ca73  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003ea0  00000000  00000000  00010d4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000748  00000000  00000000  00014bec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f449  00000000  00000000  00015334  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002579  00000000  00000000  0004477d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000210  00000000  00000000  00046cf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a587  00000000  00000000  00046f08  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	84 c1       	rjmp	.+776    	; 0x30a <__ctors_end>
       2:	00 00       	nop
       4:	a2 c1       	rjmp	.+836    	; 0x34a <__bad_interrupt>
       6:	00 00       	nop
       8:	a0 c1       	rjmp	.+832    	; 0x34a <__bad_interrupt>
       a:	00 00       	nop
       c:	9e c1       	rjmp	.+828    	; 0x34a <__bad_interrupt>
       e:	00 00       	nop
      10:	9c c1       	rjmp	.+824    	; 0x34a <__bad_interrupt>
      12:	00 00       	nop
      14:	9a c1       	rjmp	.+820    	; 0x34a <__bad_interrupt>
      16:	00 00       	nop
      18:	98 c1       	rjmp	.+816    	; 0x34a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	96 c1       	rjmp	.+812    	; 0x34a <__bad_interrupt>
      1e:	00 00       	nop
      20:	94 c1       	rjmp	.+808    	; 0x34a <__bad_interrupt>
      22:	00 00       	nop
      24:	92 c1       	rjmp	.+804    	; 0x34a <__bad_interrupt>
      26:	00 00       	nop
      28:	90 c1       	rjmp	.+800    	; 0x34a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8e c1       	rjmp	.+796    	; 0x34a <__bad_interrupt>
      2e:	00 00       	nop
      30:	8c c1       	rjmp	.+792    	; 0x34a <__bad_interrupt>
      32:	00 00       	nop
      34:	8a c1       	rjmp	.+788    	; 0x34a <__bad_interrupt>
      36:	00 00       	nop
      38:	88 c1       	rjmp	.+784    	; 0x34a <__bad_interrupt>
      3a:	00 00       	nop
      3c:	86 c1       	rjmp	.+780    	; 0x34a <__bad_interrupt>
      3e:	00 00       	nop
      40:	84 c1       	rjmp	.+776    	; 0x34a <__bad_interrupt>
      42:	00 00       	nop
      44:	82 c1       	rjmp	.+772    	; 0x34a <__bad_interrupt>
      46:	00 00       	nop
      48:	80 c1       	rjmp	.+768    	; 0x34a <__bad_interrupt>
      4a:	00 00       	nop
      4c:	7e c1       	rjmp	.+764    	; 0x34a <__bad_interrupt>
      4e:	00 00       	nop
      50:	7c c1       	rjmp	.+760    	; 0x34a <__bad_interrupt>
      52:	00 00       	nop
      54:	7a c1       	rjmp	.+756    	; 0x34a <__bad_interrupt>
      56:	00 00       	nop
      58:	78 c1       	rjmp	.+752    	; 0x34a <__bad_interrupt>
      5a:	00 00       	nop
      5c:	76 c1       	rjmp	.+748    	; 0x34a <__bad_interrupt>
      5e:	00 00       	nop
      60:	74 c1       	rjmp	.+744    	; 0x34a <__bad_interrupt>
      62:	00 00       	nop
      64:	72 c1       	rjmp	.+740    	; 0x34a <__bad_interrupt>
      66:	00 00       	nop
      68:	70 c1       	rjmp	.+736    	; 0x34a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	6e c1       	rjmp	.+732    	; 0x34a <__bad_interrupt>
      6e:	00 00       	nop
      70:	6c c1       	rjmp	.+728    	; 0x34a <__bad_interrupt>
      72:	00 00       	nop
      74:	6a c1       	rjmp	.+724    	; 0x34a <__bad_interrupt>
      76:	00 00       	nop
      78:	68 c1       	rjmp	.+720    	; 0x34a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	66 c1       	rjmp	.+716    	; 0x34a <__bad_interrupt>
      7e:	00 00       	nop
      80:	64 c1       	rjmp	.+712    	; 0x34a <__bad_interrupt>
      82:	00 00       	nop
      84:	62 c1       	rjmp	.+708    	; 0x34a <__bad_interrupt>
      86:	00 00       	nop
      88:	60 c1       	rjmp	.+704    	; 0x34a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	5e c1       	rjmp	.+700    	; 0x34a <__bad_interrupt>
      8e:	00 00       	nop
      90:	5c c1       	rjmp	.+696    	; 0x34a <__bad_interrupt>
      92:	00 00       	nop
      94:	5a c1       	rjmp	.+692    	; 0x34a <__bad_interrupt>
      96:	00 00       	nop
      98:	58 c1       	rjmp	.+688    	; 0x34a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d2 c4       	rjmp	.+2468   	; 0xa42 <__vector_39>
      9e:	00 00       	nop
      a0:	02 c5       	rjmp	.+2564   	; 0xaa6 <__vector_40>
      a2:	00 00       	nop
      a4:	32 c5       	rjmp	.+2660   	; 0xb0a <__vector_41>
      a6:	00 00       	nop
      a8:	62 c5       	rjmp	.+2756   	; 0xb6e <__vector_42>
      aa:	00 00       	nop
      ac:	4e c1       	rjmp	.+668    	; 0x34a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	4c c1       	rjmp	.+664    	; 0x34a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	4a c1       	rjmp	.+660    	; 0x34a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	48 c1       	rjmp	.+656    	; 0x34a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	46 c1       	rjmp	.+652    	; 0x34a <__bad_interrupt>
      be:	00 00       	nop
      c0:	44 c1       	rjmp	.+648    	; 0x34a <__bad_interrupt>
      c2:	00 00       	nop
      c4:	42 c1       	rjmp	.+644    	; 0x34a <__bad_interrupt>
      c6:	00 00       	nop
      c8:	40 c1       	rjmp	.+640    	; 0x34a <__bad_interrupt>
      ca:	00 00       	nop
      cc:	3e c1       	rjmp	.+636    	; 0x34a <__bad_interrupt>
      ce:	00 00       	nop
      d0:	3c c1       	rjmp	.+632    	; 0x34a <__bad_interrupt>
      d2:	00 00       	nop
      d4:	3a c1       	rjmp	.+628    	; 0x34a <__bad_interrupt>
      d6:	00 00       	nop
      d8:	38 c1       	rjmp	.+624    	; 0x34a <__bad_interrupt>
      da:	00 00       	nop
      dc:	36 c1       	rjmp	.+620    	; 0x34a <__bad_interrupt>
      de:	00 00       	nop
      e0:	34 c1       	rjmp	.+616    	; 0x34a <__bad_interrupt>
      e2:	00 00       	nop
      e4:	32 c1       	rjmp	.+612    	; 0x34a <__bad_interrupt>
      e6:	00 00       	nop
      e8:	30 c1       	rjmp	.+608    	; 0x34a <__bad_interrupt>
      ea:	00 00       	nop
      ec:	2e c1       	rjmp	.+604    	; 0x34a <__bad_interrupt>
      ee:	00 00       	nop
      f0:	2c c1       	rjmp	.+600    	; 0x34a <__bad_interrupt>
      f2:	00 00       	nop
      f4:	2a c1       	rjmp	.+596    	; 0x34a <__bad_interrupt>
      f6:	00 00       	nop
      f8:	28 c1       	rjmp	.+592    	; 0x34a <__bad_interrupt>
      fa:	00 00       	nop
      fc:	26 c1       	rjmp	.+588    	; 0x34a <__bad_interrupt>
      fe:	00 00       	nop
     100:	24 c1       	rjmp	.+584    	; 0x34a <__bad_interrupt>
     102:	00 00       	nop
     104:	22 c1       	rjmp	.+580    	; 0x34a <__bad_interrupt>
     106:	00 00       	nop
     108:	20 c1       	rjmp	.+576    	; 0x34a <__bad_interrupt>
     10a:	00 00       	nop
     10c:	1e c1       	rjmp	.+572    	; 0x34a <__bad_interrupt>
     10e:	00 00       	nop
     110:	1c c1       	rjmp	.+568    	; 0x34a <__bad_interrupt>
     112:	00 00       	nop
     114:	1a c1       	rjmp	.+564    	; 0x34a <__bad_interrupt>
     116:	00 00       	nop
     118:	18 c1       	rjmp	.+560    	; 0x34a <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ca c3       	rjmp	.+1940   	; 0x8b2 <__vector_71>
     11e:	00 00       	nop
     120:	fa c3       	rjmp	.+2036   	; 0x916 <__vector_72>
     122:	00 00       	nop
     124:	2a c4       	rjmp	.+2132   	; 0x97a <__vector_73>
     126:	00 00       	nop
     128:	5a c4       	rjmp	.+2228   	; 0x9de <__vector_74>
     12a:	00 00       	nop
     12c:	0e c1       	rjmp	.+540    	; 0x34a <__bad_interrupt>
     12e:	00 00       	nop
     130:	0c c1       	rjmp	.+536    	; 0x34a <__bad_interrupt>
     132:	00 00       	nop
     134:	0a c1       	rjmp	.+532    	; 0x34a <__bad_interrupt>
     136:	00 00       	nop
     138:	08 c1       	rjmp	.+528    	; 0x34a <__bad_interrupt>
     13a:	00 00       	nop
     13c:	06 c1       	rjmp	.+524    	; 0x34a <__bad_interrupt>
     13e:	00 00       	nop
     140:	04 c1       	rjmp	.+520    	; 0x34a <__bad_interrupt>
     142:	00 00       	nop
     144:	02 c1       	rjmp	.+516    	; 0x34a <__bad_interrupt>
     146:	00 00       	nop
     148:	00 c1       	rjmp	.+512    	; 0x34a <__bad_interrupt>
     14a:	00 00       	nop
     14c:	fe c0       	rjmp	.+508    	; 0x34a <__bad_interrupt>
     14e:	00 00       	nop
     150:	fc c0       	rjmp	.+504    	; 0x34a <__bad_interrupt>
     152:	00 00       	nop
     154:	fa c0       	rjmp	.+500    	; 0x34a <__bad_interrupt>
     156:	00 00       	nop
     158:	f8 c0       	rjmp	.+496    	; 0x34a <__bad_interrupt>
     15a:	00 00       	nop
     15c:	f6 c0       	rjmp	.+492    	; 0x34a <__bad_interrupt>
     15e:	00 00       	nop
     160:	f4 c0       	rjmp	.+488    	; 0x34a <__bad_interrupt>
     162:	00 00       	nop
     164:	f2 c0       	rjmp	.+484    	; 0x34a <__bad_interrupt>
     166:	00 00       	nop
     168:	f0 c0       	rjmp	.+480    	; 0x34a <__bad_interrupt>
     16a:	00 00       	nop
     16c:	ee c0       	rjmp	.+476    	; 0x34a <__bad_interrupt>
     16e:	00 00       	nop
     170:	ec c0       	rjmp	.+472    	; 0x34a <__bad_interrupt>
     172:	00 00       	nop
     174:	ea c0       	rjmp	.+468    	; 0x34a <__bad_interrupt>
     176:	00 00       	nop
     178:	e8 c0       	rjmp	.+464    	; 0x34a <__bad_interrupt>
     17a:	00 00       	nop
     17c:	e6 c0       	rjmp	.+460    	; 0x34a <__bad_interrupt>
     17e:	00 00       	nop
     180:	e4 c0       	rjmp	.+456    	; 0x34a <__bad_interrupt>
     182:	00 00       	nop
     184:	e2 c0       	rjmp	.+452    	; 0x34a <__bad_interrupt>
     186:	00 00       	nop
     188:	e0 c0       	rjmp	.+448    	; 0x34a <__bad_interrupt>
     18a:	00 00       	nop
     18c:	de c0       	rjmp	.+444    	; 0x34a <__bad_interrupt>
     18e:	00 00       	nop
     190:	dc c0       	rjmp	.+440    	; 0x34a <__bad_interrupt>
     192:	00 00       	nop
     194:	da c0       	rjmp	.+436    	; 0x34a <__bad_interrupt>
     196:	00 00       	nop
     198:	d8 c0       	rjmp	.+432    	; 0x34a <__bad_interrupt>
     19a:	00 00       	nop
     19c:	d6 c0       	rjmp	.+428    	; 0x34a <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	d4 c0       	rjmp	.+424    	; 0x34a <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	d2 c0       	rjmp	.+420    	; 0x34a <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	d0 c0       	rjmp	.+416    	; 0x34a <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	ce c0       	rjmp	.+412    	; 0x34a <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	cc c0       	rjmp	.+408    	; 0x34a <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	ca c0       	rjmp	.+404    	; 0x34a <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	c8 c0       	rjmp	.+400    	; 0x34a <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	c6 c0       	rjmp	.+396    	; 0x34a <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	c4 c0       	rjmp	.+392    	; 0x34a <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	c2 c0       	rjmp	.+388    	; 0x34a <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	c0 c0       	rjmp	.+384    	; 0x34a <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	be c0       	rjmp	.+380    	; 0x34a <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	bc c0       	rjmp	.+376    	; 0x34a <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	ba c0       	rjmp	.+372    	; 0x34a <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	b8 c0       	rjmp	.+368    	; 0x34a <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	b6 c0       	rjmp	.+364    	; 0x34a <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	b4 c0       	rjmp	.+360    	; 0x34a <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	b2 c0       	rjmp	.+356    	; 0x34a <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	b0 c0       	rjmp	.+352    	; 0x34a <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	ae c0       	rjmp	.+348    	; 0x34a <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	ac c0       	rjmp	.+344    	; 0x34a <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	aa c0       	rjmp	.+340    	; 0x34a <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	a8 c0       	rjmp	.+336    	; 0x34a <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	6e 61       	ori	r22, 0x1E	; 30
     1fe:	6e 00       	.word	0x006e	; ????

00000200 <__c.2332>:
     200:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     210:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     220:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     230:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     240:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     250:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     260:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     270:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     280:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     290:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2a0:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     2b0:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     2c0:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     2d0:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     2e0:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     2f0:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000002fe <__c.2474>:
     2fe:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

0000030a <__ctors_end>:
     30a:	11 24       	eor	r1, r1
     30c:	1f be       	out	0x3f, r1	; 63
     30e:	cf ef       	ldi	r28, 0xFF	; 255
     310:	cd bf       	out	0x3d, r28	; 61
     312:	df e5       	ldi	r29, 0x5F	; 95
     314:	de bf       	out	0x3e, r29	; 62
     316:	00 e0       	ldi	r16, 0x00	; 0
     318:	0c bf       	out	0x3c, r16	; 60

0000031a <__do_copy_data>:
     31a:	10 e2       	ldi	r17, 0x20	; 32
     31c:	a0 e0       	ldi	r26, 0x00	; 0
     31e:	b0 e2       	ldi	r27, 0x20	; 32
     320:	ee e9       	ldi	r30, 0x9E	; 158
     322:	f8 e2       	ldi	r31, 0x28	; 40
     324:	00 e0       	ldi	r16, 0x00	; 0
     326:	0b bf       	out	0x3b, r16	; 59
     328:	02 c0       	rjmp	.+4      	; 0x32e <__do_copy_data+0x14>
     32a:	07 90       	elpm	r0, Z+
     32c:	0d 92       	st	X+, r0
     32e:	a4 31       	cpi	r26, 0x14	; 20
     330:	b1 07       	cpc	r27, r17
     332:	d9 f7       	brne	.-10     	; 0x32a <__do_copy_data+0x10>

00000334 <__do_clear_bss>:
     334:	20 e2       	ldi	r18, 0x20	; 32
     336:	a4 e1       	ldi	r26, 0x14	; 20
     338:	b0 e2       	ldi	r27, 0x20	; 32
     33a:	01 c0       	rjmp	.+2      	; 0x33e <.do_clear_bss_start>

0000033c <.do_clear_bss_loop>:
     33c:	1d 92       	st	X+, r1

0000033e <.do_clear_bss_start>:
     33e:	a0 33       	cpi	r26, 0x30	; 48
     340:	b2 07       	cpc	r27, r18
     342:	e1 f7       	brne	.-8      	; 0x33c <.do_clear_bss_loop>
     344:	07 d6       	rcall	.+3086   	; 0xf54 <main>
     346:	0c 94 4d 14 	jmp	0x289a	; 0x289a <_exit>

0000034a <__bad_interrupt>:
     34a:	5a ce       	rjmp	.-844    	; 0x0 <__vectors>

0000034c <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     34c:	cf 93       	push	r28
     34e:	df 93       	push	r29
     350:	1f 92       	push	r1
     352:	cd b7       	in	r28, 0x3d	; 61
     354:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     356:	80 91 1e 20 	lds	r24, 0x201E	; 0x80201e <stdio_base>
     35a:	90 91 1f 20 	lds	r25, 0x201F	; 0x80201f <stdio_base+0x1>
     35e:	e0 91 16 20 	lds	r30, 0x2016	; 0x802016 <ptr_get>
     362:	f0 91 17 20 	lds	r31, 0x2017	; 0x802017 <ptr_get+0x1>
     366:	be 01       	movw	r22, r28
     368:	6f 5f       	subi	r22, 0xFF	; 255
     36a:	7f 4f       	sbci	r23, 0xFF	; 255
     36c:	19 95       	eicall
	return c;
     36e:	89 81       	ldd	r24, Y+1	; 0x01
}
     370:	08 2e       	mov	r0, r24
     372:	00 0c       	add	r0, r0
     374:	99 0b       	sbc	r25, r25
     376:	0f 90       	pop	r0
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     37e:	81 15       	cp	r24, r1
     380:	22 e0       	ldi	r18, 0x02	; 2
     382:	92 07       	cpc	r25, r18
     384:	61 f4       	brne	.+24     	; 0x39e <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     386:	80 91 15 20 	lds	r24, 0x2015	; 0x802015 <adca_enable_count>
     38a:	91 e0       	ldi	r25, 0x01	; 1
     38c:	98 0f       	add	r25, r24
     38e:	90 93 15 20 	sts	0x2015, r25	; 0x802015 <adca_enable_count>
     392:	81 11       	cpse	r24, r1
     394:	12 c0       	rjmp	.+36     	; 0x3ba <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     396:	62 e0       	ldi	r22, 0x02	; 2
     398:	81 e0       	ldi	r24, 0x01	; 1
     39a:	97 c5       	rjmp	.+2862   	; 0xeca <sysclk_enable_module>
     39c:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     39e:	80 34       	cpi	r24, 0x40	; 64
     3a0:	92 40       	sbci	r25, 0x02	; 2
     3a2:	59 f4       	brne	.+22     	; 0x3ba <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     3a4:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <__data_end>
     3a8:	91 e0       	ldi	r25, 0x01	; 1
     3aa:	98 0f       	add	r25, r24
     3ac:	90 93 14 20 	sts	0x2014, r25	; 0x802014 <__data_end>
     3b0:	81 11       	cpse	r24, r1
     3b2:	03 c0       	rjmp	.+6      	; 0x3ba <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3b4:	62 e0       	ldi	r22, 0x02	; 2
     3b6:	82 e0       	ldi	r24, 0x02	; 2
     3b8:	88 c5       	rjmp	.+2832   	; 0xeca <sysclk_enable_module>
     3ba:	08 95       	ret

000003bc <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     3bc:	81 15       	cp	r24, r1
     3be:	22 e0       	ldi	r18, 0x02	; 2
     3c0:	92 07       	cpc	r25, r18
     3c2:	59 f4       	brne	.+22     	; 0x3da <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     3c4:	80 91 15 20 	lds	r24, 0x2015	; 0x802015 <adca_enable_count>
     3c8:	81 50       	subi	r24, 0x01	; 1
     3ca:	80 93 15 20 	sts	0x2015, r24	; 0x802015 <adca_enable_count>
     3ce:	81 11       	cpse	r24, r1
     3d0:	11 c0       	rjmp	.+34     	; 0x3f4 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     3d2:	62 e0       	ldi	r22, 0x02	; 2
     3d4:	81 e0       	ldi	r24, 0x01	; 1
     3d6:	8f c5       	rjmp	.+2846   	; 0xef6 <sysclk_disable_module>
     3d8:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     3da:	80 34       	cpi	r24, 0x40	; 64
     3dc:	92 40       	sbci	r25, 0x02	; 2
     3de:	51 f4       	brne	.+20     	; 0x3f4 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     3e0:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <__data_end>
     3e4:	81 50       	subi	r24, 0x01	; 1
     3e6:	80 93 14 20 	sts	0x2014, r24	; 0x802014 <__data_end>
     3ea:	81 11       	cpse	r24, r1
     3ec:	03 c0       	rjmp	.+6      	; 0x3f4 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3ee:	62 e0       	ldi	r22, 0x02	; 2
     3f0:	82 e0       	ldi	r24, 0x02	; 2
     3f2:	81 c5       	rjmp	.+2818   	; 0xef6 <sysclk_disable_module>
     3f4:	08 95       	ret

000003f6 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     3f6:	ef 92       	push	r14
     3f8:	ff 92       	push	r15
     3fa:	1f 93       	push	r17
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	1f 92       	push	r1
     402:	1f 92       	push	r1
     404:	cd b7       	in	r28, 0x3d	; 61
     406:	de b7       	in	r29, 0x3e	; 62
     408:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     40a:	8f b7       	in	r24, 0x3f	; 63
     40c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     40e:	f8 94       	cli
	return flags;
     410:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     412:	c7 01       	movw	r24, r14
     414:	b4 df       	rcall	.-152    	; 0x37e <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     416:	f7 01       	movw	r30, r14
     418:	80 81       	ld	r24, Z
     41a:	81 60       	ori	r24, 0x01	; 1
     41c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     41e:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     420:	80 91 21 20 	lds	r24, 0x2021	; 0x802021 <sleepmgr_locks+0x1>
     424:	8f 3f       	cpi	r24, 0xFF	; 255
     426:	09 f4       	brne	.+2      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     428:	ff cf       	rjmp	.-2      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     42a:	8f b7       	in	r24, 0x3f	; 63
     42c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     42e:	f8 94       	cli
	return flags;
     430:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     432:	e0 e2       	ldi	r30, 0x20	; 32
     434:	f0 e2       	ldi	r31, 0x20	; 32
     436:	81 81       	ldd	r24, Z+1	; 0x01
     438:	8f 5f       	subi	r24, 0xFF	; 255
     43a:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     43c:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	1f 91       	pop	r17
     448:	ff 90       	pop	r15
     44a:	ef 90       	pop	r14
     44c:	08 95       	ret

0000044e <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     44e:	fc 01       	movw	r30, r24
     450:	91 81       	ldd	r25, Z+1	; 0x01
     452:	95 ff       	sbrs	r25, 5
     454:	fd cf       	rjmp	.-6      	; 0x450 <usart_putchar+0x2>
     456:	60 83       	st	Z, r22
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	90 e0       	ldi	r25, 0x00	; 0
     45c:	08 95       	ret

0000045e <usart_getchar>:
     45e:	fc 01       	movw	r30, r24
     460:	91 81       	ldd	r25, Z+1	; 0x01
     462:	99 23       	and	r25, r25
     464:	ec f7       	brge	.-6      	; 0x460 <usart_getchar+0x2>
     466:	80 81       	ld	r24, Z
     468:	08 95       	ret

0000046a <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     46a:	4f 92       	push	r4
     46c:	5f 92       	push	r5
     46e:	6f 92       	push	r6
     470:	7f 92       	push	r7
     472:	8f 92       	push	r8
     474:	9f 92       	push	r9
     476:	af 92       	push	r10
     478:	bf 92       	push	r11
     47a:	ef 92       	push	r14
     47c:	ff 92       	push	r15
     47e:	0f 93       	push	r16
     480:	1f 93       	push	r17
     482:	cf 93       	push	r28
     484:	7c 01       	movw	r14, r24
     486:	4a 01       	movw	r8, r20
     488:	5b 01       	movw	r10, r22
     48a:	28 01       	movw	r4, r16
     48c:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     48e:	fc 01       	movw	r30, r24
     490:	84 81       	ldd	r24, Z+4	; 0x04
     492:	82 ff       	sbrs	r24, 2
     494:	16 c0       	rjmp	.+44     	; 0x4c2 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     496:	d9 01       	movw	r26, r18
     498:	c8 01       	movw	r24, r16
     49a:	68 94       	set
     49c:	12 f8       	bld	r1, 2
     49e:	b6 95       	lsr	r27
     4a0:	a7 95       	ror	r26
     4a2:	97 95       	ror	r25
     4a4:	87 95       	ror	r24
     4a6:	16 94       	lsr	r1
     4a8:	d1 f7       	brne	.-12     	; 0x49e <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     4aa:	b9 01       	movw	r22, r18
     4ac:	a8 01       	movw	r20, r16
     4ae:	03 2e       	mov	r0, r19
     4b0:	36 e1       	ldi	r19, 0x16	; 22
     4b2:	76 95       	lsr	r23
     4b4:	67 95       	ror	r22
     4b6:	57 95       	ror	r21
     4b8:	47 95       	ror	r20
     4ba:	3a 95       	dec	r19
     4bc:	d1 f7       	brne	.-12     	; 0x4b2 <usart_set_baudrate+0x48>
     4be:	30 2d       	mov	r19, r0
     4c0:	15 c0       	rjmp	.+42     	; 0x4ec <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     4c2:	d9 01       	movw	r26, r18
     4c4:	c8 01       	movw	r24, r16
     4c6:	68 94       	set
     4c8:	13 f8       	bld	r1, 3
     4ca:	b6 95       	lsr	r27
     4cc:	a7 95       	ror	r26
     4ce:	97 95       	ror	r25
     4d0:	87 95       	ror	r24
     4d2:	16 94       	lsr	r1
     4d4:	d1 f7       	brne	.-12     	; 0x4ca <usart_set_baudrate+0x60>
		min_rate /= 2;
     4d6:	b9 01       	movw	r22, r18
     4d8:	a8 01       	movw	r20, r16
     4da:	03 2e       	mov	r0, r19
     4dc:	37 e1       	ldi	r19, 0x17	; 23
     4de:	76 95       	lsr	r23
     4e0:	67 95       	ror	r22
     4e2:	57 95       	ror	r21
     4e4:	47 95       	ror	r20
     4e6:	3a 95       	dec	r19
     4e8:	d1 f7       	brne	.-12     	; 0x4de <usart_set_baudrate+0x74>
     4ea:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     4ec:	88 15       	cp	r24, r8
     4ee:	99 05       	cpc	r25, r9
     4f0:	aa 05       	cpc	r26, r10
     4f2:	bb 05       	cpc	r27, r11
     4f4:	08 f4       	brcc	.+2      	; 0x4f8 <usart_set_baudrate+0x8e>
     4f6:	a6 c0       	rjmp	.+332    	; 0x644 <usart_set_baudrate+0x1da>
     4f8:	84 16       	cp	r8, r20
     4fa:	95 06       	cpc	r9, r21
     4fc:	a6 06       	cpc	r10, r22
     4fe:	b7 06       	cpc	r11, r23
     500:	08 f4       	brcc	.+2      	; 0x504 <usart_set_baudrate+0x9a>
     502:	a2 c0       	rjmp	.+324    	; 0x648 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     504:	f7 01       	movw	r30, r14
     506:	84 81       	ldd	r24, Z+4	; 0x04
     508:	82 fd       	sbrc	r24, 2
     50a:	04 c0       	rjmp	.+8      	; 0x514 <usart_set_baudrate+0xaa>
		baud *= 2;
     50c:	88 0c       	add	r8, r8
     50e:	99 1c       	adc	r9, r9
     510:	aa 1c       	adc	r10, r10
     512:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     514:	c3 01       	movw	r24, r6
     516:	b2 01       	movw	r22, r4
     518:	a5 01       	movw	r20, r10
     51a:	94 01       	movw	r18, r8
     51c:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     520:	2f 3f       	cpi	r18, 0xFF	; 255
     522:	31 05       	cpc	r19, r1
     524:	41 05       	cpc	r20, r1
     526:	51 05       	cpc	r21, r1
     528:	08 f4       	brcc	.+2      	; 0x52c <usart_set_baudrate+0xc2>
     52a:	90 c0       	rjmp	.+288    	; 0x64c <usart_set_baudrate+0x1e2>
     52c:	8f ef       	ldi	r24, 0xFF	; 255
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	a0 e0       	ldi	r26, 0x00	; 0
     532:	b0 e0       	ldi	r27, 0x00	; 0
     534:	c9 ef       	ldi	r28, 0xF9	; 249
     536:	05 c0       	rjmp	.+10     	; 0x542 <usart_set_baudrate+0xd8>
     538:	28 17       	cp	r18, r24
     53a:	39 07       	cpc	r19, r25
     53c:	4a 07       	cpc	r20, r26
     53e:	5b 07       	cpc	r21, r27
     540:	58 f0       	brcs	.+22     	; 0x558 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     542:	88 0f       	add	r24, r24
     544:	99 1f       	adc	r25, r25
     546:	aa 1f       	adc	r26, r26
     548:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     54a:	cd 3f       	cpi	r28, 0xFD	; 253
     54c:	0c f4       	brge	.+2      	; 0x550 <usart_set_baudrate+0xe6>
			limit |= 1;
     54e:	81 60       	ori	r24, 0x01	; 1
     550:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     552:	c7 30       	cpi	r28, 0x07	; 7
     554:	89 f7       	brne	.-30     	; 0x538 <usart_set_baudrate+0xce>
     556:	4f c0       	rjmp	.+158    	; 0x5f6 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     558:	cc 23       	and	r28, r28
     55a:	0c f0       	brlt	.+2      	; 0x55e <usart_set_baudrate+0xf4>
     55c:	4c c0       	rjmp	.+152    	; 0x5f6 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     55e:	d5 01       	movw	r26, r10
     560:	c4 01       	movw	r24, r8
     562:	88 0f       	add	r24, r24
     564:	99 1f       	adc	r25, r25
     566:	aa 1f       	adc	r26, r26
     568:	bb 1f       	adc	r27, r27
     56a:	88 0f       	add	r24, r24
     56c:	99 1f       	adc	r25, r25
     56e:	aa 1f       	adc	r26, r26
     570:	bb 1f       	adc	r27, r27
     572:	88 0f       	add	r24, r24
     574:	99 1f       	adc	r25, r25
     576:	aa 1f       	adc	r26, r26
     578:	bb 1f       	adc	r27, r27
     57a:	48 1a       	sub	r4, r24
     57c:	59 0a       	sbc	r5, r25
     57e:	6a 0a       	sbc	r6, r26
     580:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     582:	ce 3f       	cpi	r28, 0xFE	; 254
     584:	f4 f4       	brge	.+60     	; 0x5c2 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     586:	8d ef       	ldi	r24, 0xFD	; 253
     588:	9f ef       	ldi	r25, 0xFF	; 255
     58a:	8c 1b       	sub	r24, r28
     58c:	91 09       	sbc	r25, r1
     58e:	c7 fd       	sbrc	r28, 7
     590:	93 95       	inc	r25
     592:	04 c0       	rjmp	.+8      	; 0x59c <usart_set_baudrate+0x132>
     594:	44 0c       	add	r4, r4
     596:	55 1c       	adc	r5, r5
     598:	66 1c       	adc	r6, r6
     59a:	77 1c       	adc	r7, r7
     59c:	8a 95       	dec	r24
     59e:	d2 f7       	brpl	.-12     	; 0x594 <usart_set_baudrate+0x12a>
     5a0:	d5 01       	movw	r26, r10
     5a2:	c4 01       	movw	r24, r8
     5a4:	b6 95       	lsr	r27
     5a6:	a7 95       	ror	r26
     5a8:	97 95       	ror	r25
     5aa:	87 95       	ror	r24
     5ac:	bc 01       	movw	r22, r24
     5ae:	cd 01       	movw	r24, r26
     5b0:	64 0d       	add	r22, r4
     5b2:	75 1d       	adc	r23, r5
     5b4:	86 1d       	adc	r24, r6
     5b6:	97 1d       	adc	r25, r7
     5b8:	a5 01       	movw	r20, r10
     5ba:	94 01       	movw	r18, r8
     5bc:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <__udivmodsi4>
     5c0:	37 c0       	rjmp	.+110    	; 0x630 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     5c2:	83 e0       	ldi	r24, 0x03	; 3
     5c4:	8c 0f       	add	r24, r28
     5c6:	a5 01       	movw	r20, r10
     5c8:	94 01       	movw	r18, r8
     5ca:	04 c0       	rjmp	.+8      	; 0x5d4 <usart_set_baudrate+0x16a>
     5cc:	22 0f       	add	r18, r18
     5ce:	33 1f       	adc	r19, r19
     5d0:	44 1f       	adc	r20, r20
     5d2:	55 1f       	adc	r21, r21
     5d4:	8a 95       	dec	r24
     5d6:	d2 f7       	brpl	.-12     	; 0x5cc <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     5d8:	da 01       	movw	r26, r20
     5da:	c9 01       	movw	r24, r18
     5dc:	b6 95       	lsr	r27
     5de:	a7 95       	ror	r26
     5e0:	97 95       	ror	r25
     5e2:	87 95       	ror	r24
     5e4:	bc 01       	movw	r22, r24
     5e6:	cd 01       	movw	r24, r26
     5e8:	64 0d       	add	r22, r4
     5ea:	75 1d       	adc	r23, r5
     5ec:	86 1d       	adc	r24, r6
     5ee:	97 1d       	adc	r25, r7
     5f0:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <__udivmodsi4>
     5f4:	1d c0       	rjmp	.+58     	; 0x630 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     5f6:	83 e0       	ldi	r24, 0x03	; 3
     5f8:	8c 0f       	add	r24, r28
     5fa:	a5 01       	movw	r20, r10
     5fc:	94 01       	movw	r18, r8
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <usart_set_baudrate+0x19e>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	8a 95       	dec	r24
     60a:	d2 f7       	brpl	.-12     	; 0x600 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     60c:	da 01       	movw	r26, r20
     60e:	c9 01       	movw	r24, r18
     610:	b6 95       	lsr	r27
     612:	a7 95       	ror	r26
     614:	97 95       	ror	r25
     616:	87 95       	ror	r24
     618:	bc 01       	movw	r22, r24
     61a:	cd 01       	movw	r24, r26
     61c:	64 0d       	add	r22, r4
     61e:	75 1d       	adc	r23, r5
     620:	86 1d       	adc	r24, r6
     622:	97 1d       	adc	r25, r7
     624:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <__udivmodsi4>
     628:	21 50       	subi	r18, 0x01	; 1
     62a:	31 09       	sbc	r19, r1
     62c:	41 09       	sbc	r20, r1
     62e:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     630:	83 2f       	mov	r24, r19
     632:	8f 70       	andi	r24, 0x0F	; 15
     634:	c2 95       	swap	r28
     636:	c0 7f       	andi	r28, 0xF0	; 240
     638:	c8 2b       	or	r28, r24
     63a:	f7 01       	movw	r30, r14
     63c:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     63e:	26 83       	std	Z+6, r18	; 0x06

	return true;
     640:	81 e0       	ldi	r24, 0x01	; 1
     642:	18 c0       	rjmp	.+48     	; 0x674 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	16 c0       	rjmp	.+44     	; 0x674 <usart_set_baudrate+0x20a>
     648:	80 e0       	ldi	r24, 0x00	; 0
     64a:	14 c0       	rjmp	.+40     	; 0x674 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     64c:	d5 01       	movw	r26, r10
     64e:	c4 01       	movw	r24, r8
     650:	88 0f       	add	r24, r24
     652:	99 1f       	adc	r25, r25
     654:	aa 1f       	adc	r26, r26
     656:	bb 1f       	adc	r27, r27
     658:	88 0f       	add	r24, r24
     65a:	99 1f       	adc	r25, r25
     65c:	aa 1f       	adc	r26, r26
     65e:	bb 1f       	adc	r27, r27
     660:	88 0f       	add	r24, r24
     662:	99 1f       	adc	r25, r25
     664:	aa 1f       	adc	r26, r26
     666:	bb 1f       	adc	r27, r27
     668:	48 1a       	sub	r4, r24
     66a:	59 0a       	sbc	r5, r25
     66c:	6a 0a       	sbc	r6, r26
     66e:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     670:	c9 ef       	ldi	r28, 0xF9	; 249
     672:	89 cf       	rjmp	.-238    	; 0x586 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     674:	cf 91       	pop	r28
     676:	1f 91       	pop	r17
     678:	0f 91       	pop	r16
     67a:	ff 90       	pop	r15
     67c:	ef 90       	pop	r14
     67e:	bf 90       	pop	r11
     680:	af 90       	pop	r10
     682:	9f 90       	pop	r9
     684:	8f 90       	pop	r8
     686:	7f 90       	pop	r7
     688:	6f 90       	pop	r6
     68a:	5f 90       	pop	r5
     68c:	4f 90       	pop	r4
     68e:	08 95       	ret

00000690 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     690:	0f 93       	push	r16
     692:	1f 93       	push	r17
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	ec 01       	movw	r28, r24
     69a:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     69c:	00 97       	sbiw	r24, 0x00	; 0
     69e:	09 f4       	brne	.+2      	; 0x6a2 <usart_init_rs232+0x12>
     6a0:	e6 c0       	rjmp	.+460    	; 0x86e <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     6a2:	80 3c       	cpi	r24, 0xC0	; 192
     6a4:	91 05       	cpc	r25, r1
     6a6:	21 f4       	brne	.+8      	; 0x6b0 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     6a8:	60 e1       	ldi	r22, 0x10	; 16
     6aa:	80 e0       	ldi	r24, 0x00	; 0
     6ac:	0e d4       	rcall	.+2076   	; 0xeca <sysclk_enable_module>
     6ae:	df c0       	rjmp	.+446    	; 0x86e <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     6b0:	c0 38       	cpi	r28, 0x80	; 128
     6b2:	81 e0       	ldi	r24, 0x01	; 1
     6b4:	d8 07       	cpc	r29, r24
     6b6:	21 f4       	brne	.+8      	; 0x6c0 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     6b8:	62 e0       	ldi	r22, 0x02	; 2
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	06 d4       	rcall	.+2060   	; 0xeca <sysclk_enable_module>
     6be:	d7 c0       	rjmp	.+430    	; 0x86e <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     6c0:	c1 15       	cp	r28, r1
     6c2:	e1 e0       	ldi	r30, 0x01	; 1
     6c4:	de 07       	cpc	r29, r30
     6c6:	21 f4       	brne	.+8      	; 0x6d0 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     6c8:	61 e0       	ldi	r22, 0x01	; 1
     6ca:	80 e0       	ldi	r24, 0x00	; 0
     6cc:	fe d3       	rcall	.+2044   	; 0xeca <sysclk_enable_module>
     6ce:	cf c0       	rjmp	.+414    	; 0x86e <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     6d0:	c0 38       	cpi	r28, 0x80	; 128
     6d2:	f3 e0       	ldi	r31, 0x03	; 3
     6d4:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     6d6:	21 f4       	brne	.+8      	; 0x6e0 <usart_init_rs232+0x50>
     6d8:	61 e0       	ldi	r22, 0x01	; 1
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	f6 d3       	rcall	.+2028   	; 0xeca <sysclk_enable_module>
     6de:	c7 c0       	rjmp	.+398    	; 0x86e <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     6e0:	c0 39       	cpi	r28, 0x90	; 144
     6e2:	83 e0       	ldi	r24, 0x03	; 3
     6e4:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     6e6:	21 f4       	brne	.+8      	; 0x6f0 <usart_init_rs232+0x60>
     6e8:	61 e0       	ldi	r22, 0x01	; 1
     6ea:	82 e0       	ldi	r24, 0x02	; 2
     6ec:	ee d3       	rcall	.+2012   	; 0xeca <sysclk_enable_module>
     6ee:	bf c0       	rjmp	.+382    	; 0x86e <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     6f0:	c1 15       	cp	r28, r1
     6f2:	e2 e0       	ldi	r30, 0x02	; 2
     6f4:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     6f6:	21 f4       	brne	.+8      	; 0x700 <usart_init_rs232+0x70>
     6f8:	62 e0       	ldi	r22, 0x02	; 2
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	e6 d3       	rcall	.+1996   	; 0xeca <sysclk_enable_module>
     6fe:	b7 c0       	rjmp	.+366    	; 0x86e <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     700:	c0 34       	cpi	r28, 0x40	; 64
     702:	f2 e0       	ldi	r31, 0x02	; 2
     704:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     706:	21 f4       	brne	.+8      	; 0x710 <usart_init_rs232+0x80>
     708:	62 e0       	ldi	r22, 0x02	; 2
     70a:	82 e0       	ldi	r24, 0x02	; 2
     70c:	de d3       	rcall	.+1980   	; 0xeca <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     70e:	af c0       	rjmp	.+350    	; 0x86e <usart_init_rs232+0x1de>
     710:	c0 32       	cpi	r28, 0x20	; 32
     712:	83 e0       	ldi	r24, 0x03	; 3
     714:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     716:	21 f4       	brne	.+8      	; 0x720 <usart_init_rs232+0x90>
     718:	64 e0       	ldi	r22, 0x04	; 4
     71a:	82 e0       	ldi	r24, 0x02	; 2
     71c:	d6 d3       	rcall	.+1964   	; 0xeca <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     71e:	a7 c0       	rjmp	.+334    	; 0x86e <usart_init_rs232+0x1de>
     720:	c1 15       	cp	r28, r1
     722:	e8 e0       	ldi	r30, 0x08	; 8
     724:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     726:	21 f4       	brne	.+8      	; 0x730 <usart_init_rs232+0xa0>
     728:	61 e0       	ldi	r22, 0x01	; 1
     72a:	83 e0       	ldi	r24, 0x03	; 3
     72c:	ce d3       	rcall	.+1948   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     72e:	9f c0       	rjmp	.+318    	; 0x86e <usart_init_rs232+0x1de>
     730:	c1 15       	cp	r28, r1
     732:	f9 e0       	ldi	r31, 0x09	; 9
     734:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     736:	21 f4       	brne	.+8      	; 0x740 <usart_init_rs232+0xb0>
     738:	61 e0       	ldi	r22, 0x01	; 1
     73a:	84 e0       	ldi	r24, 0x04	; 4
     73c:	c6 d3       	rcall	.+1932   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     73e:	97 c0       	rjmp	.+302    	; 0x86e <usart_init_rs232+0x1de>
     740:	c1 15       	cp	r28, r1
     742:	8a e0       	ldi	r24, 0x0A	; 10
     744:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     746:	21 f4       	brne	.+8      	; 0x750 <usart_init_rs232+0xc0>
     748:	61 e0       	ldi	r22, 0x01	; 1
     74a:	85 e0       	ldi	r24, 0x05	; 5
     74c:	be d3       	rcall	.+1916   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     74e:	8f c0       	rjmp	.+286    	; 0x86e <usart_init_rs232+0x1de>
     750:	c1 15       	cp	r28, r1
     752:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     754:	de 07       	cpc	r29, r30
     756:	21 f4       	brne	.+8      	; 0x760 <usart_init_rs232+0xd0>
     758:	61 e0       	ldi	r22, 0x01	; 1
     75a:	86 e0       	ldi	r24, 0x06	; 6
     75c:	b6 d3       	rcall	.+1900   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     75e:	87 c0       	rjmp	.+270    	; 0x86e <usart_init_rs232+0x1de>
     760:	c0 34       	cpi	r28, 0x40	; 64
     762:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     764:	df 07       	cpc	r29, r31
     766:	21 f4       	brne	.+8      	; 0x770 <usart_init_rs232+0xe0>
     768:	62 e0       	ldi	r22, 0x02	; 2
     76a:	83 e0       	ldi	r24, 0x03	; 3
     76c:	ae d3       	rcall	.+1884   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     76e:	7f c0       	rjmp	.+254    	; 0x86e <usart_init_rs232+0x1de>
     770:	c0 34       	cpi	r28, 0x40	; 64
     772:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     774:	d8 07       	cpc	r29, r24
     776:	21 f4       	brne	.+8      	; 0x780 <usart_init_rs232+0xf0>
     778:	62 e0       	ldi	r22, 0x02	; 2
     77a:	84 e0       	ldi	r24, 0x04	; 4
     77c:	a6 d3       	rcall	.+1868   	; 0xeca <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     77e:	77 c0       	rjmp	.+238    	; 0x86e <usart_init_rs232+0x1de>
     780:	c0 34       	cpi	r28, 0x40	; 64
     782:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     784:	de 07       	cpc	r29, r30
     786:	21 f4       	brne	.+8      	; 0x790 <usart_init_rs232+0x100>
     788:	62 e0       	ldi	r22, 0x02	; 2
     78a:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     78c:	9e d3       	rcall	.+1852   	; 0xeca <sysclk_enable_module>
     78e:	6f c0       	rjmp	.+222    	; 0x86e <usart_init_rs232+0x1de>
     790:	c0 39       	cpi	r28, 0x90	; 144
     792:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     794:	df 07       	cpc	r29, r31
     796:	21 f4       	brne	.+8      	; 0x7a0 <usart_init_rs232+0x110>
     798:	64 e0       	ldi	r22, 0x04	; 4
     79a:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     79c:	96 d3       	rcall	.+1836   	; 0xeca <sysclk_enable_module>
     79e:	67 c0       	rjmp	.+206    	; 0x86e <usart_init_rs232+0x1de>
     7a0:	c0 39       	cpi	r28, 0x90	; 144
     7a2:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     7a4:	d8 07       	cpc	r29, r24
     7a6:	21 f4       	brne	.+8      	; 0x7b0 <usart_init_rs232+0x120>
     7a8:	64 e0       	ldi	r22, 0x04	; 4
     7aa:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     7ac:	8e d3       	rcall	.+1820   	; 0xeca <sysclk_enable_module>
     7ae:	5f c0       	rjmp	.+190    	; 0x86e <usart_init_rs232+0x1de>
     7b0:	c0 39       	cpi	r28, 0x90	; 144
     7b2:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     7b4:	de 07       	cpc	r29, r30
     7b6:	21 f4       	brne	.+8      	; 0x7c0 <usart_init_rs232+0x130>
     7b8:	64 e0       	ldi	r22, 0x04	; 4
     7ba:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     7bc:	86 d3       	rcall	.+1804   	; 0xeca <sysclk_enable_module>
     7be:	57 c0       	rjmp	.+174    	; 0x86e <usart_init_rs232+0x1de>
     7c0:	c0 39       	cpi	r28, 0x90	; 144
     7c2:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     7c4:	df 07       	cpc	r29, r31
     7c6:	21 f4       	brne	.+8      	; 0x7d0 <usart_init_rs232+0x140>
     7c8:	64 e0       	ldi	r22, 0x04	; 4
     7ca:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     7cc:	7e d3       	rcall	.+1788   	; 0xeca <sysclk_enable_module>
     7ce:	4f c0       	rjmp	.+158    	; 0x86e <usart_init_rs232+0x1de>
     7d0:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     7d2:	88 e0       	ldi	r24, 0x08	; 8
     7d4:	d8 07       	cpc	r29, r24
     7d6:	21 f4       	brne	.+8      	; 0x7e0 <usart_init_rs232+0x150>
     7d8:	68 e0       	ldi	r22, 0x08	; 8
     7da:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     7dc:	76 d3       	rcall	.+1772   	; 0xeca <sysclk_enable_module>
     7de:	47 c0       	rjmp	.+142    	; 0x86e <usart_init_rs232+0x1de>
     7e0:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     7e2:	e9 e0       	ldi	r30, 0x09	; 9
     7e4:	de 07       	cpc	r29, r30
     7e6:	21 f4       	brne	.+8      	; 0x7f0 <usart_init_rs232+0x160>
     7e8:	68 e0       	ldi	r22, 0x08	; 8
     7ea:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     7ec:	6e d3       	rcall	.+1756   	; 0xeca <sysclk_enable_module>
     7ee:	3f c0       	rjmp	.+126    	; 0x86e <usart_init_rs232+0x1de>
     7f0:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     7f2:	f8 e0       	ldi	r31, 0x08	; 8
     7f4:	df 07       	cpc	r29, r31
     7f6:	21 f4       	brne	.+8      	; 0x800 <usart_init_rs232+0x170>
     7f8:	60 e1       	ldi	r22, 0x10	; 16
     7fa:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     7fc:	66 d3       	rcall	.+1740   	; 0xeca <sysclk_enable_module>
     7fe:	37 c0       	rjmp	.+110    	; 0x86e <usart_init_rs232+0x1de>
     800:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     802:	89 e0       	ldi	r24, 0x09	; 9
     804:	d8 07       	cpc	r29, r24
     806:	21 f4       	brne	.+8      	; 0x810 <usart_init_rs232+0x180>
     808:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     80a:	84 e0       	ldi	r24, 0x04	; 4
     80c:	5e d3       	rcall	.+1724   	; 0xeca <sysclk_enable_module>
     80e:	2f c0       	rjmp	.+94     	; 0x86e <usart_init_rs232+0x1de>
     810:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     812:	ea e0       	ldi	r30, 0x0A	; 10
     814:	de 07       	cpc	r29, r30
     816:	21 f4       	brne	.+8      	; 0x820 <usart_init_rs232+0x190>
     818:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     81a:	85 e0       	ldi	r24, 0x05	; 5
     81c:	56 d3       	rcall	.+1708   	; 0xeca <sysclk_enable_module>
     81e:	27 c0       	rjmp	.+78     	; 0x86e <usart_init_rs232+0x1de>
     820:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     822:	fb e0       	ldi	r31, 0x0B	; 11
     824:	df 07       	cpc	r29, r31
     826:	21 f4       	brne	.+8      	; 0x830 <usart_init_rs232+0x1a0>
     828:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     82a:	86 e0       	ldi	r24, 0x06	; 6
     82c:	4e d3       	rcall	.+1692   	; 0xeca <sysclk_enable_module>
     82e:	1f c0       	rjmp	.+62     	; 0x86e <usart_init_rs232+0x1de>
     830:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     832:	88 e0       	ldi	r24, 0x08	; 8
     834:	d8 07       	cpc	r29, r24
     836:	21 f4       	brne	.+8      	; 0x840 <usart_init_rs232+0x1b0>
     838:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     83a:	83 e0       	ldi	r24, 0x03	; 3
     83c:	46 d3       	rcall	.+1676   	; 0xeca <sysclk_enable_module>
     83e:	17 c0       	rjmp	.+46     	; 0x86e <usart_init_rs232+0x1de>
     840:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     842:	e9 e0       	ldi	r30, 0x09	; 9
     844:	de 07       	cpc	r29, r30
     846:	21 f4       	brne	.+8      	; 0x850 <usart_init_rs232+0x1c0>
     848:	60 e2       	ldi	r22, 0x20	; 32
     84a:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     84c:	3e d3       	rcall	.+1660   	; 0xeca <sysclk_enable_module>
     84e:	0f c0       	rjmp	.+30     	; 0x86e <usart_init_rs232+0x1de>
     850:	c0 38       	cpi	r28, 0x80	; 128
     852:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     854:	df 07       	cpc	r29, r31
     856:	21 f4       	brne	.+8      	; 0x860 <usart_init_rs232+0x1d0>
     858:	60 e4       	ldi	r22, 0x40	; 64
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	36 d3       	rcall	.+1644   	; 0xeca <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     85e:	07 c0       	rjmp	.+14     	; 0x86e <usart_init_rs232+0x1de>
     860:	c0 3a       	cpi	r28, 0xA0	; 160
     862:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     864:	d8 07       	cpc	r29, r24
     866:	19 f4       	brne	.+6      	; 0x86e <usart_init_rs232+0x1de>
     868:	60 e4       	ldi	r22, 0x40	; 64
     86a:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     86c:	2e d3       	rcall	.+1628   	; 0xeca <sysclk_enable_module>
     86e:	8d 81       	ldd	r24, Y+5	; 0x05
     870:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     872:	8d 83       	std	Y+5, r24	; 0x05
     874:	f8 01       	movw	r30, r16
     876:	95 81       	ldd	r25, Z+5	; 0x05
     878:	84 81       	ldd	r24, Z+4	; 0x04
     87a:	89 2b       	or	r24, r25
     87c:	96 81       	ldd	r25, Z+6	; 0x06
     87e:	91 11       	cpse	r25, r1
     880:	98 e0       	ldi	r25, 0x08	; 8
     882:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     884:	8d 83       	std	Y+5, r24	; 0x05
     886:	f8 01       	movw	r30, r16
     888:	40 81       	ld	r20, Z
     88a:	51 81       	ldd	r21, Z+1	; 0x01
     88c:	62 81       	ldd	r22, Z+2	; 0x02
     88e:	73 81       	ldd	r23, Z+3	; 0x03
     890:	00 e0       	ldi	r16, 0x00	; 0
     892:	18 e4       	ldi	r17, 0x48	; 72
     894:	28 ee       	ldi	r18, 0xE8	; 232
     896:	31 e0       	ldi	r19, 0x01	; 1
     898:	ce 01       	movw	r24, r28
     89a:	e7 dd       	rcall	.-1074   	; 0x46a <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     89c:	9c 81       	ldd	r25, Y+4	; 0x04
     89e:	98 60       	ori	r25, 0x08	; 8
     8a0:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     8a2:	9c 81       	ldd	r25, Y+4	; 0x04
     8a4:	90 61       	ori	r25, 0x10	; 16
     8a6:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     8a8:	df 91       	pop	r29
     8aa:	cf 91       	pop	r28
     8ac:	1f 91       	pop	r17
     8ae:	0f 91       	pop	r16
     8b0:	08 95       	ret

000008b2 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     8b2:	1f 92       	push	r1
     8b4:	0f 92       	push	r0
     8b6:	0f b6       	in	r0, 0x3f	; 63
     8b8:	0f 92       	push	r0
     8ba:	11 24       	eor	r1, r1
     8bc:	0b b6       	in	r0, 0x3b	; 59
     8be:	0f 92       	push	r0
     8c0:	2f 93       	push	r18
     8c2:	3f 93       	push	r19
     8c4:	4f 93       	push	r20
     8c6:	5f 93       	push	r21
     8c8:	6f 93       	push	r22
     8ca:	7f 93       	push	r23
     8cc:	8f 93       	push	r24
     8ce:	9f 93       	push	r25
     8d0:	af 93       	push	r26
     8d2:	bf 93       	push	r27
     8d4:	ef 93       	push	r30
     8d6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     8d8:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     8dc:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     8e0:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adca_callback>
     8e4:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adca_callback+0x1>
     8e8:	61 e0       	ldi	r22, 0x01	; 1
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	92 e0       	ldi	r25, 0x02	; 2
     8ee:	19 95       	eicall
}
     8f0:	ff 91       	pop	r31
     8f2:	ef 91       	pop	r30
     8f4:	bf 91       	pop	r27
     8f6:	af 91       	pop	r26
     8f8:	9f 91       	pop	r25
     8fa:	8f 91       	pop	r24
     8fc:	7f 91       	pop	r23
     8fe:	6f 91       	pop	r22
     900:	5f 91       	pop	r21
     902:	4f 91       	pop	r20
     904:	3f 91       	pop	r19
     906:	2f 91       	pop	r18
     908:	0f 90       	pop	r0
     90a:	0b be       	out	0x3b, r0	; 59
     90c:	0f 90       	pop	r0
     90e:	0f be       	out	0x3f, r0	; 63
     910:	0f 90       	pop	r0
     912:	1f 90       	pop	r1
     914:	18 95       	reti

00000916 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     916:	1f 92       	push	r1
     918:	0f 92       	push	r0
     91a:	0f b6       	in	r0, 0x3f	; 63
     91c:	0f 92       	push	r0
     91e:	11 24       	eor	r1, r1
     920:	0b b6       	in	r0, 0x3b	; 59
     922:	0f 92       	push	r0
     924:	2f 93       	push	r18
     926:	3f 93       	push	r19
     928:	4f 93       	push	r20
     92a:	5f 93       	push	r21
     92c:	6f 93       	push	r22
     92e:	7f 93       	push	r23
     930:	8f 93       	push	r24
     932:	9f 93       	push	r25
     934:	af 93       	push	r26
     936:	bf 93       	push	r27
     938:	ef 93       	push	r30
     93a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     93c:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     940:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     944:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adca_callback>
     948:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adca_callback+0x1>
     94c:	62 e0       	ldi	r22, 0x02	; 2
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	92 e0       	ldi	r25, 0x02	; 2
     952:	19 95       	eicall
}
     954:	ff 91       	pop	r31
     956:	ef 91       	pop	r30
     958:	bf 91       	pop	r27
     95a:	af 91       	pop	r26
     95c:	9f 91       	pop	r25
     95e:	8f 91       	pop	r24
     960:	7f 91       	pop	r23
     962:	6f 91       	pop	r22
     964:	5f 91       	pop	r21
     966:	4f 91       	pop	r20
     968:	3f 91       	pop	r19
     96a:	2f 91       	pop	r18
     96c:	0f 90       	pop	r0
     96e:	0b be       	out	0x3b, r0	; 59
     970:	0f 90       	pop	r0
     972:	0f be       	out	0x3f, r0	; 63
     974:	0f 90       	pop	r0
     976:	1f 90       	pop	r1
     978:	18 95       	reti

0000097a <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     97a:	1f 92       	push	r1
     97c:	0f 92       	push	r0
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	0f 92       	push	r0
     982:	11 24       	eor	r1, r1
     984:	0b b6       	in	r0, 0x3b	; 59
     986:	0f 92       	push	r0
     988:	2f 93       	push	r18
     98a:	3f 93       	push	r19
     98c:	4f 93       	push	r20
     98e:	5f 93       	push	r21
     990:	6f 93       	push	r22
     992:	7f 93       	push	r23
     994:	8f 93       	push	r24
     996:	9f 93       	push	r25
     998:	af 93       	push	r26
     99a:	bf 93       	push	r27
     99c:	ef 93       	push	r30
     99e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     9a0:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     9a4:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     9a8:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adca_callback>
     9ac:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adca_callback+0x1>
     9b0:	64 e0       	ldi	r22, 0x04	; 4
     9b2:	80 e0       	ldi	r24, 0x00	; 0
     9b4:	92 e0       	ldi	r25, 0x02	; 2
     9b6:	19 95       	eicall
}
     9b8:	ff 91       	pop	r31
     9ba:	ef 91       	pop	r30
     9bc:	bf 91       	pop	r27
     9be:	af 91       	pop	r26
     9c0:	9f 91       	pop	r25
     9c2:	8f 91       	pop	r24
     9c4:	7f 91       	pop	r23
     9c6:	6f 91       	pop	r22
     9c8:	5f 91       	pop	r21
     9ca:	4f 91       	pop	r20
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	0f 90       	pop	r0
     9d2:	0b be       	out	0x3b, r0	; 59
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     9de:	1f 92       	push	r1
     9e0:	0f 92       	push	r0
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	0f 92       	push	r0
     9e6:	11 24       	eor	r1, r1
     9e8:	0b b6       	in	r0, 0x3b	; 59
     9ea:	0f 92       	push	r0
     9ec:	2f 93       	push	r18
     9ee:	3f 93       	push	r19
     9f0:	4f 93       	push	r20
     9f2:	5f 93       	push	r21
     9f4:	6f 93       	push	r22
     9f6:	7f 93       	push	r23
     9f8:	8f 93       	push	r24
     9fa:	9f 93       	push	r25
     9fc:	af 93       	push	r26
     9fe:	bf 93       	push	r27
     a00:	ef 93       	push	r30
     a02:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     a04:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     a08:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     a0c:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adca_callback>
     a10:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adca_callback+0x1>
     a14:	68 e0       	ldi	r22, 0x08	; 8
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	92 e0       	ldi	r25, 0x02	; 2
     a1a:	19 95       	eicall
}
     a1c:	ff 91       	pop	r31
     a1e:	ef 91       	pop	r30
     a20:	bf 91       	pop	r27
     a22:	af 91       	pop	r26
     a24:	9f 91       	pop	r25
     a26:	8f 91       	pop	r24
     a28:	7f 91       	pop	r23
     a2a:	6f 91       	pop	r22
     a2c:	5f 91       	pop	r21
     a2e:	4f 91       	pop	r20
     a30:	3f 91       	pop	r19
     a32:	2f 91       	pop	r18
     a34:	0f 90       	pop	r0
     a36:	0b be       	out	0x3b, r0	; 59
     a38:	0f 90       	pop	r0
     a3a:	0f be       	out	0x3f, r0	; 63
     a3c:	0f 90       	pop	r0
     a3e:	1f 90       	pop	r1
     a40:	18 95       	reti

00000a42 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     a42:	1f 92       	push	r1
     a44:	0f 92       	push	r0
     a46:	0f b6       	in	r0, 0x3f	; 63
     a48:	0f 92       	push	r0
     a4a:	11 24       	eor	r1, r1
     a4c:	0b b6       	in	r0, 0x3b	; 59
     a4e:	0f 92       	push	r0
     a50:	2f 93       	push	r18
     a52:	3f 93       	push	r19
     a54:	4f 93       	push	r20
     a56:	5f 93       	push	r21
     a58:	6f 93       	push	r22
     a5a:	7f 93       	push	r23
     a5c:	8f 93       	push	r24
     a5e:	9f 93       	push	r25
     a60:	af 93       	push	r26
     a62:	bf 93       	push	r27
     a64:	ef 93       	push	r30
     a66:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     a68:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     a6c:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     a70:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <adcb_callback>
     a74:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <adcb_callback+0x1>
     a78:	61 e0       	ldi	r22, 0x01	; 1
     a7a:	80 e4       	ldi	r24, 0x40	; 64
     a7c:	92 e0       	ldi	r25, 0x02	; 2
     a7e:	19 95       	eicall
}
     a80:	ff 91       	pop	r31
     a82:	ef 91       	pop	r30
     a84:	bf 91       	pop	r27
     a86:	af 91       	pop	r26
     a88:	9f 91       	pop	r25
     a8a:	8f 91       	pop	r24
     a8c:	7f 91       	pop	r23
     a8e:	6f 91       	pop	r22
     a90:	5f 91       	pop	r21
     a92:	4f 91       	pop	r20
     a94:	3f 91       	pop	r19
     a96:	2f 91       	pop	r18
     a98:	0f 90       	pop	r0
     a9a:	0b be       	out	0x3b, r0	; 59
     a9c:	0f 90       	pop	r0
     a9e:	0f be       	out	0x3f, r0	; 63
     aa0:	0f 90       	pop	r0
     aa2:	1f 90       	pop	r1
     aa4:	18 95       	reti

00000aa6 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     aa6:	1f 92       	push	r1
     aa8:	0f 92       	push	r0
     aaa:	0f b6       	in	r0, 0x3f	; 63
     aac:	0f 92       	push	r0
     aae:	11 24       	eor	r1, r1
     ab0:	0b b6       	in	r0, 0x3b	; 59
     ab2:	0f 92       	push	r0
     ab4:	2f 93       	push	r18
     ab6:	3f 93       	push	r19
     ab8:	4f 93       	push	r20
     aba:	5f 93       	push	r21
     abc:	6f 93       	push	r22
     abe:	7f 93       	push	r23
     ac0:	8f 93       	push	r24
     ac2:	9f 93       	push	r25
     ac4:	af 93       	push	r26
     ac6:	bf 93       	push	r27
     ac8:	ef 93       	push	r30
     aca:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     acc:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     ad0:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     ad4:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <adcb_callback>
     ad8:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <adcb_callback+0x1>
     adc:	62 e0       	ldi	r22, 0x02	; 2
     ade:	80 e4       	ldi	r24, 0x40	; 64
     ae0:	92 e0       	ldi	r25, 0x02	; 2
     ae2:	19 95       	eicall
}
     ae4:	ff 91       	pop	r31
     ae6:	ef 91       	pop	r30
     ae8:	bf 91       	pop	r27
     aea:	af 91       	pop	r26
     aec:	9f 91       	pop	r25
     aee:	8f 91       	pop	r24
     af0:	7f 91       	pop	r23
     af2:	6f 91       	pop	r22
     af4:	5f 91       	pop	r21
     af6:	4f 91       	pop	r20
     af8:	3f 91       	pop	r19
     afa:	2f 91       	pop	r18
     afc:	0f 90       	pop	r0
     afe:	0b be       	out	0x3b, r0	; 59
     b00:	0f 90       	pop	r0
     b02:	0f be       	out	0x3f, r0	; 63
     b04:	0f 90       	pop	r0
     b06:	1f 90       	pop	r1
     b08:	18 95       	reti

00000b0a <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     b0a:	1f 92       	push	r1
     b0c:	0f 92       	push	r0
     b0e:	0f b6       	in	r0, 0x3f	; 63
     b10:	0f 92       	push	r0
     b12:	11 24       	eor	r1, r1
     b14:	0b b6       	in	r0, 0x3b	; 59
     b16:	0f 92       	push	r0
     b18:	2f 93       	push	r18
     b1a:	3f 93       	push	r19
     b1c:	4f 93       	push	r20
     b1e:	5f 93       	push	r21
     b20:	6f 93       	push	r22
     b22:	7f 93       	push	r23
     b24:	8f 93       	push	r24
     b26:	9f 93       	push	r25
     b28:	af 93       	push	r26
     b2a:	bf 93       	push	r27
     b2c:	ef 93       	push	r30
     b2e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     b30:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     b34:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     b38:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <adcb_callback>
     b3c:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <adcb_callback+0x1>
     b40:	64 e0       	ldi	r22, 0x04	; 4
     b42:	80 e4       	ldi	r24, 0x40	; 64
     b44:	92 e0       	ldi	r25, 0x02	; 2
     b46:	19 95       	eicall
}
     b48:	ff 91       	pop	r31
     b4a:	ef 91       	pop	r30
     b4c:	bf 91       	pop	r27
     b4e:	af 91       	pop	r26
     b50:	9f 91       	pop	r25
     b52:	8f 91       	pop	r24
     b54:	7f 91       	pop	r23
     b56:	6f 91       	pop	r22
     b58:	5f 91       	pop	r21
     b5a:	4f 91       	pop	r20
     b5c:	3f 91       	pop	r19
     b5e:	2f 91       	pop	r18
     b60:	0f 90       	pop	r0
     b62:	0b be       	out	0x3b, r0	; 59
     b64:	0f 90       	pop	r0
     b66:	0f be       	out	0x3f, r0	; 63
     b68:	0f 90       	pop	r0
     b6a:	1f 90       	pop	r1
     b6c:	18 95       	reti

00000b6e <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     b6e:	1f 92       	push	r1
     b70:	0f 92       	push	r0
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	0f 92       	push	r0
     b76:	11 24       	eor	r1, r1
     b78:	0b b6       	in	r0, 0x3b	; 59
     b7a:	0f 92       	push	r0
     b7c:	2f 93       	push	r18
     b7e:	3f 93       	push	r19
     b80:	4f 93       	push	r20
     b82:	5f 93       	push	r21
     b84:	6f 93       	push	r22
     b86:	7f 93       	push	r23
     b88:	8f 93       	push	r24
     b8a:	9f 93       	push	r25
     b8c:	af 93       	push	r26
     b8e:	bf 93       	push	r27
     b90:	ef 93       	push	r30
     b92:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     b94:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     b98:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     b9c:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <adcb_callback>
     ba0:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <adcb_callback+0x1>
     ba4:	68 e0       	ldi	r22, 0x08	; 8
     ba6:	80 e4       	ldi	r24, 0x40	; 64
     ba8:	92 e0       	ldi	r25, 0x02	; 2
     baa:	19 95       	eicall
}
     bac:	ff 91       	pop	r31
     bae:	ef 91       	pop	r30
     bb0:	bf 91       	pop	r27
     bb2:	af 91       	pop	r26
     bb4:	9f 91       	pop	r25
     bb6:	8f 91       	pop	r24
     bb8:	7f 91       	pop	r23
     bba:	6f 91       	pop	r22
     bbc:	5f 91       	pop	r21
     bbe:	4f 91       	pop	r20
     bc0:	3f 91       	pop	r19
     bc2:	2f 91       	pop	r18
     bc4:	0f 90       	pop	r0
     bc6:	0b be       	out	0x3b, r0	; 59
     bc8:	0f 90       	pop	r0
     bca:	0f be       	out	0x3f, r0	; 63
     bcc:	0f 90       	pop	r0
     bce:	1f 90       	pop	r1
     bd0:	18 95       	reti

00000bd2 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     bd2:	bf 92       	push	r11
     bd4:	cf 92       	push	r12
     bd6:	df 92       	push	r13
     bd8:	ef 92       	push	r14
     bda:	ff 92       	push	r15
     bdc:	0f 93       	push	r16
     bde:	1f 93       	push	r17
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	1f 92       	push	r1
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	8c 01       	movw	r16, r24
     bec:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     bee:	81 15       	cp	r24, r1
     bf0:	22 e0       	ldi	r18, 0x02	; 2
     bf2:	92 07       	cpc	r25, r18
     bf4:	71 f4       	brne	.+28     	; 0xc12 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     bf6:	61 e2       	ldi	r22, 0x21	; 33
     bf8:	70 e0       	ldi	r23, 0x00	; 0
     bfa:	82 e0       	ldi	r24, 0x02	; 2
     bfc:	91 d1       	rcall	.+802    	; 0xf20 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     bfe:	c8 2e       	mov	r12, r24
     c00:	d1 2c       	mov	r13, r1
     c02:	60 e2       	ldi	r22, 0x20	; 32
     c04:	70 e0       	ldi	r23, 0x00	; 0
     c06:	82 e0       	ldi	r24, 0x02	; 2
     c08:	8b d1       	rcall	.+790    	; 0xf20 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     c0a:	dc 2c       	mov	r13, r12
     c0c:	cc 24       	eor	r12, r12
     c0e:	c8 2a       	or	r12, r24
     c10:	10 c0       	rjmp	.+32     	; 0xc32 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     c12:	80 34       	cpi	r24, 0x40	; 64
     c14:	92 40       	sbci	r25, 0x02	; 2
     c16:	c1 f5       	brne	.+112    	; 0xc88 <adc_write_configuration+0xb6>
     c18:	65 e2       	ldi	r22, 0x25	; 37
     c1a:	70 e0       	ldi	r23, 0x00	; 0
     c1c:	82 e0       	ldi	r24, 0x02	; 2
     c1e:	80 d1       	rcall	.+768    	; 0xf20 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     c20:	c8 2e       	mov	r12, r24
     c22:	d1 2c       	mov	r13, r1
     c24:	64 e2       	ldi	r22, 0x24	; 36
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	82 e0       	ldi	r24, 0x02	; 2
     c2a:	7a d1       	rcall	.+756    	; 0xf20 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     c2c:	dc 2c       	mov	r13, r12
     c2e:	cc 24       	eor	r12, r12
     c30:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c32:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     c34:	89 83       	std	Y+1, r24	; 0x01
	return flags;
     c36:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     c38:	b9 80       	ldd	r11, Y+1	; 0x01
     c3a:	c8 01       	movw	r24, r16
     c3c:	a0 db       	rcall	.-2240   	; 0x37e <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     c3e:	f8 01       	movw	r30, r16
     c40:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
     c42:	92 e0       	ldi	r25, 0x02	; 2
     c44:	90 83       	st	Z, r25
	adc->CAL = cal;
     c46:	c4 86       	std	Z+12, r12	; 0x0c
     c48:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
     c4a:	f7 01       	movw	r30, r14
     c4c:	25 81       	ldd	r18, Z+5	; 0x05
     c4e:	36 81       	ldd	r19, Z+6	; 0x06
     c50:	f8 01       	movw	r30, r16
     c52:	20 8f       	std	Z+24, r18	; 0x18
     c54:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
     c56:	f7 01       	movw	r30, r14
     c58:	92 81       	ldd	r25, Z+2	; 0x02
     c5a:	f8 01       	movw	r30, r16
     c5c:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
     c5e:	f7 01       	movw	r30, r14
     c60:	94 81       	ldd	r25, Z+4	; 0x04
     c62:	f8 01       	movw	r30, r16
     c64:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
     c66:	f7 01       	movw	r30, r14
     c68:	93 81       	ldd	r25, Z+3	; 0x03
     c6a:	f8 01       	movw	r30, r16
     c6c:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
     c6e:	f7 01       	movw	r30, r14
     c70:	91 81       	ldd	r25, Z+1	; 0x01
     c72:	f8 01       	movw	r30, r16
     c74:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
     c76:	81 70       	andi	r24, 0x01	; 1
     c78:	f7 01       	movw	r30, r14
     c7a:	90 81       	ld	r25, Z
     c7c:	89 2b       	or	r24, r25
     c7e:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
     c80:	80 83       	st	Z, r24
     c82:	c8 01       	movw	r24, r16
     c84:	9b db       	rcall	.-2250   	; 0x3bc <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c86:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
     c88:	0f 90       	pop	r0
     c8a:	df 91       	pop	r29
     c8c:	cf 91       	pop	r28
     c8e:	1f 91       	pop	r17
     c90:	0f 91       	pop	r16
     c92:	ff 90       	pop	r15
     c94:	ef 90       	pop	r14
     c96:	df 90       	pop	r13
     c98:	cf 90       	pop	r12
     c9a:	bf 90       	pop	r11
     c9c:	08 95       	ret

00000c9e <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     c9e:	df 92       	push	r13
     ca0:	ef 92       	push	r14
     ca2:	ff 92       	push	r15
     ca4:	0f 93       	push	r16
     ca6:	1f 93       	push	r17
     ca8:	cf 93       	push	r28
     caa:	df 93       	push	r29
     cac:	1f 92       	push	r1
     cae:	cd b7       	in	r28, 0x3d	; 61
     cb0:	de b7       	in	r29, 0x3e	; 62
     cb2:	8c 01       	movw	r16, r24
     cb4:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     cb6:	8f b7       	in	r24, 0x3f	; 63
     cb8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     cba:	f8 94       	cli
	return flags;
     cbc:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     cbe:	c8 01       	movw	r24, r16
     cc0:	5e db       	rcall	.-2372   	; 0x37e <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     cc2:	f8 01       	movw	r30, r16
     cc4:	80 81       	ld	r24, Z
     cc6:	80 7c       	andi	r24, 0xC0	; 192
     cc8:	f7 01       	movw	r30, r14
     cca:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     ccc:	f8 01       	movw	r30, r16
     cce:	80 8d       	ldd	r24, Z+24	; 0x18
     cd0:	91 8d       	ldd	r25, Z+25	; 0x19
     cd2:	f7 01       	movw	r30, r14
     cd4:	85 83       	std	Z+5, r24	; 0x05
     cd6:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     cd8:	f8 01       	movw	r30, r16
     cda:	82 81       	ldd	r24, Z+2	; 0x02
     cdc:	f7 01       	movw	r30, r14
     cde:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     ce0:	f8 01       	movw	r30, r16
     ce2:	84 81       	ldd	r24, Z+4	; 0x04
     ce4:	f7 01       	movw	r30, r14
     ce6:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     ce8:	f8 01       	movw	r30, r16
     cea:	83 81       	ldd	r24, Z+3	; 0x03
     cec:	f7 01       	movw	r30, r14
     cee:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     cf0:	f8 01       	movw	r30, r16
     cf2:	81 81       	ldd	r24, Z+1	; 0x01
     cf4:	f7 01       	movw	r30, r14
     cf6:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     cf8:	c8 01       	movw	r24, r16
     cfa:	60 db       	rcall	.-2368   	; 0x3bc <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cfc:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     cfe:	0f 90       	pop	r0
     d00:	df 91       	pop	r29
     d02:	cf 91       	pop	r28
     d04:	1f 91       	pop	r17
     d06:	0f 91       	pop	r16
     d08:	ff 90       	pop	r15
     d0a:	ef 90       	pop	r14
     d0c:	df 90       	pop	r13
     d0e:	08 95       	ret

00000d10 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     d10:	af 92       	push	r10
     d12:	bf 92       	push	r11
     d14:	cf 92       	push	r12
     d16:	df 92       	push	r13
     d18:	ef 92       	push	r14
     d1a:	ff 92       	push	r15
     d1c:	0f 93       	push	r16
     d1e:	1f 93       	push	r17
     d20:	cf 93       	push	r28
     d22:	df 93       	push	r29
     d24:	1f 92       	push	r1
     d26:	cd b7       	in	r28, 0x3d	; 61
     d28:	de b7       	in	r29, 0x3e	; 62
     d2a:	6c 01       	movw	r12, r24
     d2c:	b6 2e       	mov	r11, r22
     d2e:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d30:	86 2f       	mov	r24, r22
     d32:	83 70       	andi	r24, 0x03	; 3
     d34:	29 f4       	brne	.+10     	; 0xd40 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     d36:	96 2f       	mov	r25, r22
     d38:	96 95       	lsr	r25
     d3a:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d3c:	82 e0       	ldi	r24, 0x02	; 2
     d3e:	02 c0       	rjmp	.+4      	; 0xd44 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d40:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d42:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     d44:	90 ff       	sbrs	r25, 0
		index++;
     d46:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     d48:	86 01       	movw	r16, r12
     d4a:	00 5e       	subi	r16, 0xE0	; 224
     d4c:	1f 4f       	sbci	r17, 0xFF	; 255
     d4e:	98 e0       	ldi	r25, 0x08	; 8
     d50:	89 9f       	mul	r24, r25
     d52:	00 0d       	add	r16, r0
     d54:	11 1d       	adc	r17, r1
     d56:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d58:	8f b7       	in	r24, 0x3f	; 63
     d5a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     d5c:	f8 94       	cli
	return flags;
     d5e:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     d60:	c6 01       	movw	r24, r12
     d62:	0d db       	rcall	.-2534   	; 0x37e <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     d64:	f7 01       	movw	r30, r14
     d66:	80 81       	ld	r24, Z
     d68:	f8 01       	movw	r30, r16
     d6a:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     d6c:	f7 01       	movw	r30, r14
     d6e:	82 81       	ldd	r24, Z+2	; 0x02
     d70:	f8 01       	movw	r30, r16
     d72:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     d74:	f7 01       	movw	r30, r14
     d76:	81 81       	ldd	r24, Z+1	; 0x01
     d78:	f8 01       	movw	r30, r16
     d7a:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     d7c:	b0 fe       	sbrs	r11, 0
     d7e:	04 c0       	rjmp	.+8      	; 0xd88 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     d80:	f7 01       	movw	r30, r14
     d82:	83 81       	ldd	r24, Z+3	; 0x03
     d84:	f8 01       	movw	r30, r16
     d86:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     d88:	c6 01       	movw	r24, r12
     d8a:	18 db       	rcall	.-2512   	; 0x3bc <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d8c:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     d8e:	0f 90       	pop	r0
     d90:	df 91       	pop	r29
     d92:	cf 91       	pop	r28
     d94:	1f 91       	pop	r17
     d96:	0f 91       	pop	r16
     d98:	ff 90       	pop	r15
     d9a:	ef 90       	pop	r14
     d9c:	df 90       	pop	r13
     d9e:	cf 90       	pop	r12
     da0:	bf 90       	pop	r11
     da2:	af 90       	pop	r10
     da4:	08 95       	ret

00000da6 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     da6:	af 92       	push	r10
     da8:	bf 92       	push	r11
     daa:	cf 92       	push	r12
     dac:	df 92       	push	r13
     dae:	ef 92       	push	r14
     db0:	ff 92       	push	r15
     db2:	0f 93       	push	r16
     db4:	1f 93       	push	r17
     db6:	cf 93       	push	r28
     db8:	df 93       	push	r29
     dba:	1f 92       	push	r1
     dbc:	cd b7       	in	r28, 0x3d	; 61
     dbe:	de b7       	in	r29, 0x3e	; 62
     dc0:	6c 01       	movw	r12, r24
     dc2:	b6 2e       	mov	r11, r22
     dc4:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dc6:	86 2f       	mov	r24, r22
     dc8:	83 70       	andi	r24, 0x03	; 3
     dca:	29 f4       	brne	.+10     	; 0xdd6 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     dcc:	96 2f       	mov	r25, r22
     dce:	96 95       	lsr	r25
     dd0:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     dd2:	82 e0       	ldi	r24, 0x02	; 2
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dd6:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     dd8:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     dda:	90 ff       	sbrs	r25, 0
		index++;
     ddc:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     dde:	86 01       	movw	r16, r12
     de0:	00 5e       	subi	r16, 0xE0	; 224
     de2:	1f 4f       	sbci	r17, 0xFF	; 255
     de4:	98 e0       	ldi	r25, 0x08	; 8
     de6:	89 9f       	mul	r24, r25
     de8:	00 0d       	add	r16, r0
     dea:	11 1d       	adc	r17, r1
     dec:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     dee:	8f b7       	in	r24, 0x3f	; 63
     df0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     df2:	f8 94       	cli
	return flags;
     df4:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     df6:	c6 01       	movw	r24, r12
     df8:	c2 da       	rcall	.-2684   	; 0x37e <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     dfa:	f8 01       	movw	r30, r16
     dfc:	80 81       	ld	r24, Z
     dfe:	f7 01       	movw	r30, r14
     e00:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     e02:	f8 01       	movw	r30, r16
     e04:	82 81       	ldd	r24, Z+2	; 0x02
     e06:	f7 01       	movw	r30, r14
     e08:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     e0a:	f8 01       	movw	r30, r16
     e0c:	81 81       	ldd	r24, Z+1	; 0x01
     e0e:	f7 01       	movw	r30, r14
     e10:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     e12:	b0 fe       	sbrs	r11, 0
     e14:	04 c0       	rjmp	.+8      	; 0xe1e <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     e16:	f8 01       	movw	r30, r16
     e18:	86 81       	ldd	r24, Z+6	; 0x06
     e1a:	f7 01       	movw	r30, r14
     e1c:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     e1e:	c6 01       	movw	r24, r12
     e20:	cd da       	rcall	.-2662   	; 0x3bc <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e22:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     e24:	0f 90       	pop	r0
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	1f 91       	pop	r17
     e2c:	0f 91       	pop	r16
     e2e:	ff 90       	pop	r15
     e30:	ef 90       	pop	r14
     e32:	df 90       	pop	r13
     e34:	cf 90       	pop	r12
     e36:	bf 90       	pop	r11
     e38:	af 90       	pop	r10
     e3a:	08 95       	ret

00000e3c <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     e3c:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     e3e:	80 91 1e 20 	lds	r24, 0x201E	; 0x80201e <stdio_base>
     e42:	90 91 1f 20 	lds	r25, 0x201F	; 0x80201f <stdio_base+0x1>
     e46:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <ptr_put>
     e4a:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <ptr_put+0x1>
     e4e:	19 95       	eicall
     e50:	99 23       	and	r25, r25
     e52:	1c f0       	brlt	.+6      	; 0xe5a <_write+0x1e>
		return -1;
	}
	return 1;
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     e5a:	8f ef       	ldi	r24, 0xFF	; 255
     e5c:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     e5e:	08 95       	ret

00000e60 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     e60:	cf 93       	push	r28
     e62:	df 93       	push	r29
     e64:	1f 92       	push	r1
     e66:	1f 92       	push	r1
     e68:	cd b7       	in	r28, 0x3d	; 61
     e6a:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     e6c:	8f ef       	ldi	r24, 0xFF	; 255
     e6e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     e72:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     e76:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     e7a:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     e7e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     e82:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     e86:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e8a:	8f b7       	in	r24, 0x3f	; 63
     e8c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     e8e:	f8 94       	cli
	return flags;
     e90:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     e92:	e0 e5       	ldi	r30, 0x50	; 80
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	82 60       	ori	r24, 0x02	; 2
     e9a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e9c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     e9e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     ea0:	81 ff       	sbrs	r24, 1
     ea2:	fd cf       	rjmp	.-6      	; 0xe9e <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     ea4:	61 e0       	ldi	r22, 0x01	; 1
     ea6:	80 e4       	ldi	r24, 0x40	; 64
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	44 d0       	rcall	.+136    	; 0xf34 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     eac:	8f b7       	in	r24, 0x3f	; 63
     eae:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     eb0:	f8 94       	cli
	return flags;
     eb2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     eb4:	e0 e5       	ldi	r30, 0x50	; 80
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	8e 7f       	andi	r24, 0xFE	; 254
     ebc:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ebe:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     ec0:	0f 90       	pop	r0
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	1f 92       	push	r1
     ed0:	cd b7       	in	r28, 0x3d	; 61
     ed2:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ed4:	9f b7       	in	r25, 0x3f	; 63
     ed6:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     ed8:	f8 94       	cli
	return flags;
     eda:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     edc:	e8 2f       	mov	r30, r24
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	e0 59       	subi	r30, 0x90	; 144
     ee2:	ff 4f       	sbci	r31, 0xFF	; 255
     ee4:	60 95       	com	r22
     ee6:	80 81       	ld	r24, Z
     ee8:	68 23       	and	r22, r24
     eea:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     eec:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     eee:	0f 90       	pop	r0
     ef0:	df 91       	pop	r29
     ef2:	cf 91       	pop	r28
     ef4:	08 95       	ret

00000ef6 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     ef6:	cf 93       	push	r28
     ef8:	df 93       	push	r29
     efa:	1f 92       	push	r1
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f00:	9f b7       	in	r25, 0x3f	; 63
     f02:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     f04:	f8 94       	cli
	return flags;
     f06:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     f08:	e8 2f       	mov	r30, r24
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	e0 59       	subi	r30, 0x90	; 144
     f0e:	ff 4f       	sbci	r31, 0xFF	; 255
     f10:	80 81       	ld	r24, Z
     f12:	68 2b       	or	r22, r24
     f14:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f16:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     f18:	0f 90       	pop	r0
     f1a:	df 91       	pop	r29
     f1c:	cf 91       	pop	r28
     f1e:	08 95       	ret

00000f20 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     f20:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     f24:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     f26:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     f28:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     f2c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     f2e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     f32:	08 95       	ret

00000f34 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     f34:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     f36:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     f38:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     f3a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     f3c:	60 83       	st	Z, r22
	ret                             // Return to caller
     f3e:	08 95       	ret

00000f40 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     f40:	cf 93       	push	r28
     f42:	df 93       	push	r29
     f44:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     f46:	8b da       	rcall	.-2794   	; 0x45e <usart_getchar>
     f48:	88 83       	st	Y, r24
}
     f4a:	df 91       	pop	r29
     f4c:	cf 91       	pop	r28
     f4e:	08 95       	ret

00000f50 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     f50:	7e ca       	rjmp	.-2820   	; 0x44e <usart_putchar>
}
     f52:	08 95       	ret

00000f54 <main>:
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_PIN5, GAIN);
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     f54:	cf 93       	push	r28
     f56:	df 93       	push	r29
     f58:	cd b7       	in	r28, 0x3d	; 61
     f5a:	de b7       	in	r29, 0x3e	; 62
     f5c:	2c 97       	sbiw	r28, 0x0c	; 12
     f5e:	cd bf       	out	0x3d, r28	; 61
     f60:	de bf       	out	0x3e, r29	; 62
		.charlength = USART_CHSIZE_8BIT_gc,
		.paritytype = USART_PMODE_DISABLED_gc,
		.stopbits = false
	};
	
	sysclk_init();
     f62:	7e df       	rcall	.-260    	; 0xe60 <sysclk_init>

static void adc_init(void) {
	
	struct adc_config adc_conf;
	struct adc_channel_config adcch_conf;
	adc_read_configuration(&MY_ADC, &adc_conf);
     f64:	be 01       	movw	r22, r28
     f66:	6f 5f       	subi	r22, 0xFF	; 255
     f68:	7f 4f       	sbci	r23, 0xFF	; 255
     f6a:	80 e0       	ldi	r24, 0x00	; 0
     f6c:	92 e0       	ldi	r25, 0x02	; 2
     f6e:	97 de       	rcall	.-722    	; 0xc9e <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
     f70:	ae 01       	movw	r20, r28
     f72:	48 5f       	subi	r20, 0xF8	; 248
     f74:	5f 4f       	sbci	r21, 0xFF	; 255
     f76:	61 e0       	ldi	r22, 0x01	; 1
     f78:	80 e0       	ldi	r24, 0x00	; 0
     f7a:	92 e0       	ldi	r25, 0x02	; 2
     f7c:	14 df       	rcall	.-472    	; 0xda6 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     f7e:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     f80:	9b 81       	ldd	r25, Y+3	; 0x03
     f82:	9f 78       	andi	r25, 0x8F	; 143
     f84:	9b 83       	std	Y+3, r25	; 0x03
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     f86:	81 7e       	andi	r24, 0xE1	; 225
     f88:	80 61       	ori	r24, 0x10	; 16
     f8a:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     f8c:	1c 82       	std	Y+4, r1	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     f8e:	84 e0       	ldi	r24, 0x04	; 4
     f90:	8d 83       	std	Y+5, r24	; 0x05
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
     f92:	8b e1       	ldi	r24, 0x1B	; 27
     f94:	88 87       	std	Y+8, r24	; 0x08
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     f96:	89 e0       	ldi	r24, 0x09	; 9
     f98:	89 87       	std	Y+9, r24	; 0x09
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_ON, ADC_RES_12, ADC_REF_BANDGAP);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_set_clock_rate(&adc_conf, 500000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_PIN5, GAIN);
	adc_write_configuration(&MY_ADC, &adc_conf);
     f9a:	be 01       	movw	r22, r28
     f9c:	6f 5f       	subi	r22, 0xFF	; 255
     f9e:	7f 4f       	sbci	r23, 0xFF	; 255
     fa0:	80 e0       	ldi	r24, 0x00	; 0
     fa2:	92 e0       	ldi	r25, 0x02	; 2
     fa4:	16 de       	rcall	.-980    	; 0xbd2 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
     fa6:	ae 01       	movw	r20, r28
     fa8:	48 5f       	subi	r20, 0xF8	; 248
     faa:	5f 4f       	sbci	r21, 0xFF	; 255
     fac:	61 e0       	ldi	r22, 0x01	; 1
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	92 e0       	ldi	r25, 0x02	; 2
     fb2:	ae de       	rcall	.-676    	; 0xd10 <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     fb4:	80 ea       	ldi	r24, 0xA0	; 160
     fb6:	9a e0       	ldi	r25, 0x0A	; 10
     fb8:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <stdio_base>
     fbc:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     fc0:	88 ea       	ldi	r24, 0xA8	; 168
     fc2:	97 e0       	ldi	r25, 0x07	; 7
     fc4:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <ptr_put>
     fc8:	90 93 1d 20 	sts	0x201D, r25	; 0x80201d <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     fcc:	80 ea       	ldi	r24, 0xA0	; 160
     fce:	97 e0       	ldi	r25, 0x07	; 7
     fd0:	80 93 16 20 	sts	0x2016, r24	; 0x802016 <ptr_get>
     fd4:	90 93 17 20 	sts	0x2017, r25	; 0x802017 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     fd8:	e6 e0       	ldi	r30, 0x06	; 6
     fda:	f0 e2       	ldi	r31, 0x20	; 32
     fdc:	84 81       	ldd	r24, Z+4	; 0x04
     fde:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     fe0:	85 81       	ldd	r24, Z+5	; 0x05
     fe2:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     fe4:	86 81       	ldd	r24, Z+6	; 0x06
     fe6:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     fe8:	80 81       	ld	r24, Z
     fea:	91 81       	ldd	r25, Z+1	; 0x01
     fec:	a2 81       	ldd	r26, Z+2	; 0x02
     fee:	b3 81       	ldd	r27, Z+3	; 0x03
     ff0:	89 83       	std	Y+1, r24	; 0x01
     ff2:	9a 83       	std	Y+2, r25	; 0x02
     ff4:	ab 83       	std	Y+3, r26	; 0x03
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     ff6:	bc 83       	std	Y+4, r27	; 0x04
     ff8:	60 e1       	ldi	r22, 0x10	; 16
     ffa:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     ffc:	66 df       	rcall	.-308    	; 0xeca <sysclk_enable_module>
     ffe:	be 01       	movw	r22, r28
    1000:	6f 5f       	subi	r22, 0xFF	; 255
    1002:	7f 4f       	sbci	r23, 0xFF	; 255
    1004:	80 ea       	ldi	r24, 0xA0	; 160
    1006:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    1008:	43 db       	rcall	.-2426   	; 0x690 <usart_init_rs232>
    100a:	66 ea       	ldi	r22, 0xA6	; 166
    100c:	71 e0       	ldi	r23, 0x01	; 1
    100e:	8e e1       	ldi	r24, 0x1E	; 30
    1010:	97 e0       	ldi	r25, 0x07	; 7
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1012:	c7 d6       	rcall	.+3470   	; 0x1da2 <fdevopen>
    1014:	88 e0       	ldi	r24, 0x08	; 8
    1016:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x700681>
	adc_init();
	
	stdio_serial_init(&USARTE0, &USART_SERIAL_OPTIONS);
	ioport_set_pin_dir(UART_TXPIN, IOPORT_DIR_OUTPUT);
	
	adc_enable(&MY_ADC);
    101a:	80 e0       	ldi	r24, 0x00	; 0
    101c:	92 e0       	ldi	r25, 0x02	; 2
    101e:	eb d9       	rcall	.-3114   	; 0x3f6 <adc_enable>
	while(1) {
		
		float result = 0;
		char buffer;
		
		scanf("%c", &buffer);
    1020:	3e 01       	movw	r6, r28
    1022:	8c e0       	ldi	r24, 0x0C	; 12
    1024:	68 0e       	add	r6, r24
    1026:	71 1c       	adc	r7, r1
    1028:	0f 2e       	mov	r0, r31
    102a:	fd e0       	ldi	r31, 0x0D	; 13
    102c:	4f 2e       	mov	r4, r31
    102e:	f0 e2       	ldi	r31, 0x20	; 32
    1030:	5f 2e       	mov	r5, r31
    1032:	f0 2d       	mov	r31, r0
    1034:	81 2c       	mov	r8, r1
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    1036:	00 e0       	ldi	r16, 0x00	; 0
    1038:	12 e0       	ldi	r17, 0x02	; 2
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    103a:	99 24       	eor	r9, r9
    103c:	93 94       	inc	r9
				adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
				result += adc_get_signed_result(&MY_ADC, MY_ADC_CH);
			}
			result /= SAMPLES_PER_MEASUREMENT;
			result = (result * REF_VOLTAGE_mV) / (GAIN * 2048);
			printf("%f\n", result);
    103e:	0f 2e       	mov	r0, r31
    1040:	f0 e1       	ldi	r31, 0x10	; 16
    1042:	2f 2e       	mov	r2, r31
    1044:	f0 e2       	ldi	r31, 0x20	; 32
    1046:	3f 2e       	mov	r3, r31
	while(1) {
		
		float result = 0;
		char buffer;
		
		scanf("%c", &buffer);
    1048:	f0 2d       	mov	r31, r0
    104a:	7f 92       	push	r7
    104c:	6f 92       	push	r6
    104e:	5f 92       	push	r5
    1050:	4f 92       	push	r4
    1052:	40 d7       	rcall	.+3712   	; 0x1ed4 <scanf>
		if(buffer){
    1054:	0f 90       	pop	r0
    1056:	0f 90       	pop	r0
    1058:	0f 90       	pop	r0
    105a:	0f 90       	pop	r0
    105c:	8c 85       	ldd	r24, Y+12	; 0x0c
    105e:	88 23       	and	r24, r24
    1060:	a1 f3       	breq	.-24     	; 0x104a <main+0xf6>
    1062:	0f 2e       	mov	r0, r31
    1064:	f4 e1       	ldi	r31, 0x14	; 20
    1066:	ef 2e       	mov	r14, r31
    1068:	f1 2c       	mov	r15, r1
    106a:	f0 2d       	mov	r31, r0
    106c:	a8 2c       	mov	r10, r8
    106e:	b1 2c       	mov	r11, r1
    1070:	c1 2c       	mov	r12, r1
    1072:	d1 2c       	mov	r13, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1074:	8f b7       	in	r24, 0x3f	; 63
    1076:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1078:	f8 94       	cli
	return flags;
    107a:	99 81       	ldd	r25, Y+1	; 0x01
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    107c:	f8 01       	movw	r30, r16
    107e:	80 81       	ld	r24, Z
    1080:	84 60       	ori	r24, 0x04	; 4
    1082:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1084:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
    1086:	f8 01       	movw	r30, r16
    1088:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
    108a:	80 ff       	sbrs	r24, 0
    108c:	fc cf       	rjmp	.-8      	; 0x1086 <main+0x132>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    108e:	96 82       	std	Z+6, r9	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1090:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1092:	88 87       	std	Y+8, r24	; 0x08
	return flags;
    1094:	f8 94       	cli
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
    1096:	88 85       	ldd	r24, Y+8	; 0x08
    1098:	64 a1       	ldd	r22, Z+36	; 0x24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    109a:	75 a1       	ldd	r23, Z+37	; 0x25
			for(int sampleCounter = 0; sampleCounter < SAMPLES_PER_MEASUREMENT; sampleCounter++){
				adc_start_conversion(&MY_ADC, MY_ADC_CH);
				adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
				result += adc_get_signed_result(&MY_ADC, MY_ADC_CH);
    109c:	8f bf       	out	0x3f, r24	; 63
    109e:	07 2e       	mov	r0, r23
    10a0:	00 0c       	add	r0, r0
    10a2:	88 0b       	sbc	r24, r24
    10a4:	99 0b       	sbc	r25, r25
    10a6:	fb d0       	rcall	.+502    	; 0x129e <__floatsisf>
    10a8:	9b 01       	movw	r18, r22
    10aa:	ac 01       	movw	r20, r24
    10ac:	6a 2d       	mov	r22, r10
    10ae:	7b 2d       	mov	r23, r11
    10b0:	8c 2d       	mov	r24, r12
    10b2:	9d 2d       	mov	r25, r13
    10b4:	26 d0       	rcall	.+76     	; 0x1102 <__addsf3>
    10b6:	a6 2e       	mov	r10, r22
    10b8:	b7 2e       	mov	r11, r23
    10ba:	c8 2e       	mov	r12, r24
    10bc:	d9 2e       	mov	r13, r25
    10be:	f1 e0       	ldi	r31, 0x01	; 1
    10c0:	ef 1a       	sub	r14, r31
		float result = 0;
		char buffer;
		
		scanf("%c", &buffer);
		if(buffer){
			for(int sampleCounter = 0; sampleCounter < SAMPLES_PER_MEASUREMENT; sampleCounter++){
    10c2:	f1 08       	sbc	r15, r1
				adc_start_conversion(&MY_ADC, MY_ADC_CH);
				adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
				result += adc_get_signed_result(&MY_ADC, MY_ADC_CH);
			}
			result /= SAMPLES_PER_MEASUREMENT;
			result = (result * REF_VOLTAGE_mV) / (GAIN * 2048);
    10c4:	b9 f6       	brne	.-82     	; 0x1074 <main+0x120>
    10c6:	20 e0       	ldi	r18, 0x00	; 0
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	40 ea       	ldi	r20, 0xA0	; 160
    10cc:	51 e4       	ldi	r21, 0x41	; 65
    10ce:	7d d0       	rcall	.+250    	; 0x11ca <__divsf3>
    10d0:	20 e0       	ldi	r18, 0x00	; 0
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	4a e7       	ldi	r20, 0x7A	; 122
    10d6:	54 e4       	ldi	r21, 0x44	; 68
			printf("%f\n", result);
    10d8:	6e d1       	rcall	.+732    	; 0x13b6 <__mulsf3>
    10da:	28 2d       	mov	r18, r8
    10dc:	30 e0       	ldi	r19, 0x00	; 0
    10de:	40 e0       	ldi	r20, 0x00	; 0
    10e0:	50 e0       	ldi	r21, 0x00	; 0
    10e2:	73 d0       	rcall	.+230    	; 0x11ca <__divsf3>
    10e4:	9f 93       	push	r25
    10e6:	8f 93       	push	r24
    10e8:	7f 93       	push	r23
    10ea:	6f 93       	push	r22
    10ec:	3f 92       	push	r3
    10ee:	2f 92       	push	r2
    10f0:	de d6       	rcall	.+3516   	; 0x1eae <printf>
    10f2:	0f 90       	pop	r0
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	0f 90       	pop	r0
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	a5 cf       	rjmp	.-182    	; 0x104a <main+0xf6>

00001100 <__subsf3>:
		}		
	}
    1100:	50 58       	subi	r21, 0x80	; 128

00001102 <__addsf3>:
    1102:	bb 27       	eor	r27, r27
    1104:	aa 27       	eor	r26, r26
    1106:	0e d0       	rcall	.+28     	; 0x1124 <__addsf3x>
    1108:	1c c1       	rjmp	.+568    	; 0x1342 <__fp_round>
    110a:	0d d1       	rcall	.+538    	; 0x1326 <__fp_pscA>
    110c:	30 f0       	brcs	.+12     	; 0x111a <__addsf3+0x18>
    110e:	12 d1       	rcall	.+548    	; 0x1334 <__fp_pscB>
    1110:	20 f0       	brcs	.+8      	; 0x111a <__addsf3+0x18>
    1112:	31 f4       	brne	.+12     	; 0x1120 <__addsf3+0x1e>
    1114:	9f 3f       	cpi	r25, 0xFF	; 255
    1116:	11 f4       	brne	.+4      	; 0x111c <__addsf3+0x1a>
    1118:	1e f4       	brtc	.+6      	; 0x1120 <__addsf3+0x1e>
    111a:	02 c1       	rjmp	.+516    	; 0x1320 <__fp_nan>
    111c:	0e f4       	brtc	.+2      	; 0x1120 <__addsf3+0x1e>
    111e:	e0 95       	com	r30
    1120:	e7 fb       	bst	r30, 7
    1122:	f8 c0       	rjmp	.+496    	; 0x1314 <__fp_inf>

00001124 <__addsf3x>:
    1124:	e9 2f       	mov	r30, r25
    1126:	1e d1       	rcall	.+572    	; 0x1364 <__fp_split3>
    1128:	80 f3       	brcs	.-32     	; 0x110a <__addsf3+0x8>
    112a:	ba 17       	cp	r27, r26
    112c:	62 07       	cpc	r22, r18
    112e:	73 07       	cpc	r23, r19
    1130:	84 07       	cpc	r24, r20
    1132:	95 07       	cpc	r25, r21
    1134:	18 f0       	brcs	.+6      	; 0x113c <__addsf3x+0x18>
    1136:	71 f4       	brne	.+28     	; 0x1154 <__addsf3x+0x30>
    1138:	9e f5       	brtc	.+102    	; 0x11a0 <__addsf3x+0x7c>
    113a:	36 c1       	rjmp	.+620    	; 0x13a8 <__fp_zero>
    113c:	0e f4       	brtc	.+2      	; 0x1140 <__addsf3x+0x1c>
    113e:	e0 95       	com	r30
    1140:	0b 2e       	mov	r0, r27
    1142:	ba 2f       	mov	r27, r26
    1144:	a0 2d       	mov	r26, r0
    1146:	0b 01       	movw	r0, r22
    1148:	b9 01       	movw	r22, r18
    114a:	90 01       	movw	r18, r0
    114c:	0c 01       	movw	r0, r24
    114e:	ca 01       	movw	r24, r20
    1150:	a0 01       	movw	r20, r0
    1152:	11 24       	eor	r1, r1
    1154:	ff 27       	eor	r31, r31
    1156:	59 1b       	sub	r21, r25
    1158:	99 f0       	breq	.+38     	; 0x1180 <__addsf3x+0x5c>
    115a:	59 3f       	cpi	r21, 0xF9	; 249
    115c:	50 f4       	brcc	.+20     	; 0x1172 <__addsf3x+0x4e>
    115e:	50 3e       	cpi	r21, 0xE0	; 224
    1160:	68 f1       	brcs	.+90     	; 0x11bc <__addsf3x+0x98>
    1162:	1a 16       	cp	r1, r26
    1164:	f0 40       	sbci	r31, 0x00	; 0
    1166:	a2 2f       	mov	r26, r18
    1168:	23 2f       	mov	r18, r19
    116a:	34 2f       	mov	r19, r20
    116c:	44 27       	eor	r20, r20
    116e:	58 5f       	subi	r21, 0xF8	; 248
    1170:	f3 cf       	rjmp	.-26     	; 0x1158 <__addsf3x+0x34>
    1172:	46 95       	lsr	r20
    1174:	37 95       	ror	r19
    1176:	27 95       	ror	r18
    1178:	a7 95       	ror	r26
    117a:	f0 40       	sbci	r31, 0x00	; 0
    117c:	53 95       	inc	r21
    117e:	c9 f7       	brne	.-14     	; 0x1172 <__addsf3x+0x4e>
    1180:	7e f4       	brtc	.+30     	; 0x11a0 <__addsf3x+0x7c>
    1182:	1f 16       	cp	r1, r31
    1184:	ba 0b       	sbc	r27, r26
    1186:	62 0b       	sbc	r22, r18
    1188:	73 0b       	sbc	r23, r19
    118a:	84 0b       	sbc	r24, r20
    118c:	ba f0       	brmi	.+46     	; 0x11bc <__addsf3x+0x98>
    118e:	91 50       	subi	r25, 0x01	; 1
    1190:	a1 f0       	breq	.+40     	; 0x11ba <__addsf3x+0x96>
    1192:	ff 0f       	add	r31, r31
    1194:	bb 1f       	adc	r27, r27
    1196:	66 1f       	adc	r22, r22
    1198:	77 1f       	adc	r23, r23
    119a:	88 1f       	adc	r24, r24
    119c:	c2 f7       	brpl	.-16     	; 0x118e <__addsf3x+0x6a>
    119e:	0e c0       	rjmp	.+28     	; 0x11bc <__addsf3x+0x98>
    11a0:	ba 0f       	add	r27, r26
    11a2:	62 1f       	adc	r22, r18
    11a4:	73 1f       	adc	r23, r19
    11a6:	84 1f       	adc	r24, r20
    11a8:	48 f4       	brcc	.+18     	; 0x11bc <__addsf3x+0x98>
    11aa:	87 95       	ror	r24
    11ac:	77 95       	ror	r23
    11ae:	67 95       	ror	r22
    11b0:	b7 95       	ror	r27
    11b2:	f7 95       	ror	r31
    11b4:	9e 3f       	cpi	r25, 0xFE	; 254
    11b6:	08 f0       	brcs	.+2      	; 0x11ba <__addsf3x+0x96>
    11b8:	b3 cf       	rjmp	.-154    	; 0x1120 <__addsf3+0x1e>
    11ba:	93 95       	inc	r25
    11bc:	88 0f       	add	r24, r24
    11be:	08 f0       	brcs	.+2      	; 0x11c2 <__addsf3x+0x9e>
    11c0:	99 27       	eor	r25, r25
    11c2:	ee 0f       	add	r30, r30
    11c4:	97 95       	ror	r25
    11c6:	87 95       	ror	r24
    11c8:	08 95       	ret

000011ca <__divsf3>:
    11ca:	0c d0       	rcall	.+24     	; 0x11e4 <__divsf3x>
    11cc:	ba c0       	rjmp	.+372    	; 0x1342 <__fp_round>
    11ce:	b2 d0       	rcall	.+356    	; 0x1334 <__fp_pscB>
    11d0:	40 f0       	brcs	.+16     	; 0x11e2 <__divsf3+0x18>
    11d2:	a9 d0       	rcall	.+338    	; 0x1326 <__fp_pscA>
    11d4:	30 f0       	brcs	.+12     	; 0x11e2 <__divsf3+0x18>
    11d6:	21 f4       	brne	.+8      	; 0x11e0 <__divsf3+0x16>
    11d8:	5f 3f       	cpi	r21, 0xFF	; 255
    11da:	19 f0       	breq	.+6      	; 0x11e2 <__divsf3+0x18>
    11dc:	9b c0       	rjmp	.+310    	; 0x1314 <__fp_inf>
    11de:	51 11       	cpse	r21, r1
    11e0:	e4 c0       	rjmp	.+456    	; 0x13aa <__fp_szero>
    11e2:	9e c0       	rjmp	.+316    	; 0x1320 <__fp_nan>

000011e4 <__divsf3x>:
    11e4:	bf d0       	rcall	.+382    	; 0x1364 <__fp_split3>
    11e6:	98 f3       	brcs	.-26     	; 0x11ce <__divsf3+0x4>

000011e8 <__divsf3_pse>:
    11e8:	99 23       	and	r25, r25
    11ea:	c9 f3       	breq	.-14     	; 0x11de <__divsf3+0x14>
    11ec:	55 23       	and	r21, r21
    11ee:	b1 f3       	breq	.-20     	; 0x11dc <__divsf3+0x12>
    11f0:	95 1b       	sub	r25, r21
    11f2:	55 0b       	sbc	r21, r21
    11f4:	bb 27       	eor	r27, r27
    11f6:	aa 27       	eor	r26, r26
    11f8:	62 17       	cp	r22, r18
    11fa:	73 07       	cpc	r23, r19
    11fc:	84 07       	cpc	r24, r20
    11fe:	38 f0       	brcs	.+14     	; 0x120e <__divsf3_pse+0x26>
    1200:	9f 5f       	subi	r25, 0xFF	; 255
    1202:	5f 4f       	sbci	r21, 0xFF	; 255
    1204:	22 0f       	add	r18, r18
    1206:	33 1f       	adc	r19, r19
    1208:	44 1f       	adc	r20, r20
    120a:	aa 1f       	adc	r26, r26
    120c:	a9 f3       	breq	.-22     	; 0x11f8 <__divsf3_pse+0x10>
    120e:	33 d0       	rcall	.+102    	; 0x1276 <__divsf3_pse+0x8e>
    1210:	0e 2e       	mov	r0, r30
    1212:	3a f0       	brmi	.+14     	; 0x1222 <__divsf3_pse+0x3a>
    1214:	e0 e8       	ldi	r30, 0x80	; 128
    1216:	30 d0       	rcall	.+96     	; 0x1278 <__divsf3_pse+0x90>
    1218:	91 50       	subi	r25, 0x01	; 1
    121a:	50 40       	sbci	r21, 0x00	; 0
    121c:	e6 95       	lsr	r30
    121e:	00 1c       	adc	r0, r0
    1220:	ca f7       	brpl	.-14     	; 0x1214 <__divsf3_pse+0x2c>
    1222:	29 d0       	rcall	.+82     	; 0x1276 <__divsf3_pse+0x8e>
    1224:	fe 2f       	mov	r31, r30
    1226:	27 d0       	rcall	.+78     	; 0x1276 <__divsf3_pse+0x8e>
    1228:	66 0f       	add	r22, r22
    122a:	77 1f       	adc	r23, r23
    122c:	88 1f       	adc	r24, r24
    122e:	bb 1f       	adc	r27, r27
    1230:	26 17       	cp	r18, r22
    1232:	37 07       	cpc	r19, r23
    1234:	48 07       	cpc	r20, r24
    1236:	ab 07       	cpc	r26, r27
    1238:	b0 e8       	ldi	r27, 0x80	; 128
    123a:	09 f0       	breq	.+2      	; 0x123e <__divsf3_pse+0x56>
    123c:	bb 0b       	sbc	r27, r27
    123e:	80 2d       	mov	r24, r0
    1240:	bf 01       	movw	r22, r30
    1242:	ff 27       	eor	r31, r31
    1244:	93 58       	subi	r25, 0x83	; 131
    1246:	5f 4f       	sbci	r21, 0xFF	; 255
    1248:	2a f0       	brmi	.+10     	; 0x1254 <__divsf3_pse+0x6c>
    124a:	9e 3f       	cpi	r25, 0xFE	; 254
    124c:	51 05       	cpc	r21, r1
    124e:	68 f0       	brcs	.+26     	; 0x126a <__divsf3_pse+0x82>
    1250:	61 c0       	rjmp	.+194    	; 0x1314 <__fp_inf>
    1252:	ab c0       	rjmp	.+342    	; 0x13aa <__fp_szero>
    1254:	5f 3f       	cpi	r21, 0xFF	; 255
    1256:	ec f3       	brlt	.-6      	; 0x1252 <__divsf3_pse+0x6a>
    1258:	98 3e       	cpi	r25, 0xE8	; 232
    125a:	dc f3       	brlt	.-10     	; 0x1252 <__divsf3_pse+0x6a>
    125c:	86 95       	lsr	r24
    125e:	77 95       	ror	r23
    1260:	67 95       	ror	r22
    1262:	b7 95       	ror	r27
    1264:	f7 95       	ror	r31
    1266:	9f 5f       	subi	r25, 0xFF	; 255
    1268:	c9 f7       	brne	.-14     	; 0x125c <__divsf3_pse+0x74>
    126a:	88 0f       	add	r24, r24
    126c:	91 1d       	adc	r25, r1
    126e:	96 95       	lsr	r25
    1270:	87 95       	ror	r24
    1272:	97 f9       	bld	r25, 7
    1274:	08 95       	ret
    1276:	e1 e0       	ldi	r30, 0x01	; 1
    1278:	66 0f       	add	r22, r22
    127a:	77 1f       	adc	r23, r23
    127c:	88 1f       	adc	r24, r24
    127e:	bb 1f       	adc	r27, r27
    1280:	62 17       	cp	r22, r18
    1282:	73 07       	cpc	r23, r19
    1284:	84 07       	cpc	r24, r20
    1286:	ba 07       	cpc	r27, r26
    1288:	20 f0       	brcs	.+8      	; 0x1292 <__divsf3_pse+0xaa>
    128a:	62 1b       	sub	r22, r18
    128c:	73 0b       	sbc	r23, r19
    128e:	84 0b       	sbc	r24, r20
    1290:	ba 0b       	sbc	r27, r26
    1292:	ee 1f       	adc	r30, r30
    1294:	88 f7       	brcc	.-30     	; 0x1278 <__divsf3_pse+0x90>
    1296:	e0 95       	com	r30
    1298:	08 95       	ret

0000129a <__floatunsisf>:
    129a:	e8 94       	clt
    129c:	09 c0       	rjmp	.+18     	; 0x12b0 <__floatsisf+0x12>

0000129e <__floatsisf>:
    129e:	97 fb       	bst	r25, 7
    12a0:	3e f4       	brtc	.+14     	; 0x12b0 <__floatsisf+0x12>
    12a2:	90 95       	com	r25
    12a4:	80 95       	com	r24
    12a6:	70 95       	com	r23
    12a8:	61 95       	neg	r22
    12aa:	7f 4f       	sbci	r23, 0xFF	; 255
    12ac:	8f 4f       	sbci	r24, 0xFF	; 255
    12ae:	9f 4f       	sbci	r25, 0xFF	; 255
    12b0:	99 23       	and	r25, r25
    12b2:	a9 f0       	breq	.+42     	; 0x12de <__floatsisf+0x40>
    12b4:	f9 2f       	mov	r31, r25
    12b6:	96 e9       	ldi	r25, 0x96	; 150
    12b8:	bb 27       	eor	r27, r27
    12ba:	93 95       	inc	r25
    12bc:	f6 95       	lsr	r31
    12be:	87 95       	ror	r24
    12c0:	77 95       	ror	r23
    12c2:	67 95       	ror	r22
    12c4:	b7 95       	ror	r27
    12c6:	f1 11       	cpse	r31, r1
    12c8:	f8 cf       	rjmp	.-16     	; 0x12ba <__floatsisf+0x1c>
    12ca:	fa f4       	brpl	.+62     	; 0x130a <__floatsisf+0x6c>
    12cc:	bb 0f       	add	r27, r27
    12ce:	11 f4       	brne	.+4      	; 0x12d4 <__floatsisf+0x36>
    12d0:	60 ff       	sbrs	r22, 0
    12d2:	1b c0       	rjmp	.+54     	; 0x130a <__floatsisf+0x6c>
    12d4:	6f 5f       	subi	r22, 0xFF	; 255
    12d6:	7f 4f       	sbci	r23, 0xFF	; 255
    12d8:	8f 4f       	sbci	r24, 0xFF	; 255
    12da:	9f 4f       	sbci	r25, 0xFF	; 255
    12dc:	16 c0       	rjmp	.+44     	; 0x130a <__floatsisf+0x6c>
    12de:	88 23       	and	r24, r24
    12e0:	11 f0       	breq	.+4      	; 0x12e6 <__floatsisf+0x48>
    12e2:	96 e9       	ldi	r25, 0x96	; 150
    12e4:	11 c0       	rjmp	.+34     	; 0x1308 <__floatsisf+0x6a>
    12e6:	77 23       	and	r23, r23
    12e8:	21 f0       	breq	.+8      	; 0x12f2 <__floatsisf+0x54>
    12ea:	9e e8       	ldi	r25, 0x8E	; 142
    12ec:	87 2f       	mov	r24, r23
    12ee:	76 2f       	mov	r23, r22
    12f0:	05 c0       	rjmp	.+10     	; 0x12fc <__floatsisf+0x5e>
    12f2:	66 23       	and	r22, r22
    12f4:	71 f0       	breq	.+28     	; 0x1312 <__floatsisf+0x74>
    12f6:	96 e8       	ldi	r25, 0x86	; 134
    12f8:	86 2f       	mov	r24, r22
    12fa:	70 e0       	ldi	r23, 0x00	; 0
    12fc:	60 e0       	ldi	r22, 0x00	; 0
    12fe:	2a f0       	brmi	.+10     	; 0x130a <__floatsisf+0x6c>
    1300:	9a 95       	dec	r25
    1302:	66 0f       	add	r22, r22
    1304:	77 1f       	adc	r23, r23
    1306:	88 1f       	adc	r24, r24
    1308:	da f7       	brpl	.-10     	; 0x1300 <__floatsisf+0x62>
    130a:	88 0f       	add	r24, r24
    130c:	96 95       	lsr	r25
    130e:	87 95       	ror	r24
    1310:	97 f9       	bld	r25, 7
    1312:	08 95       	ret

00001314 <__fp_inf>:
    1314:	97 f9       	bld	r25, 7
    1316:	9f 67       	ori	r25, 0x7F	; 127
    1318:	80 e8       	ldi	r24, 0x80	; 128
    131a:	70 e0       	ldi	r23, 0x00	; 0
    131c:	60 e0       	ldi	r22, 0x00	; 0
    131e:	08 95       	ret

00001320 <__fp_nan>:
    1320:	9f ef       	ldi	r25, 0xFF	; 255
    1322:	80 ec       	ldi	r24, 0xC0	; 192
    1324:	08 95       	ret

00001326 <__fp_pscA>:
    1326:	00 24       	eor	r0, r0
    1328:	0a 94       	dec	r0
    132a:	16 16       	cp	r1, r22
    132c:	17 06       	cpc	r1, r23
    132e:	18 06       	cpc	r1, r24
    1330:	09 06       	cpc	r0, r25
    1332:	08 95       	ret

00001334 <__fp_pscB>:
    1334:	00 24       	eor	r0, r0
    1336:	0a 94       	dec	r0
    1338:	12 16       	cp	r1, r18
    133a:	13 06       	cpc	r1, r19
    133c:	14 06       	cpc	r1, r20
    133e:	05 06       	cpc	r0, r21
    1340:	08 95       	ret

00001342 <__fp_round>:
    1342:	09 2e       	mov	r0, r25
    1344:	03 94       	inc	r0
    1346:	00 0c       	add	r0, r0
    1348:	11 f4       	brne	.+4      	; 0x134e <__fp_round+0xc>
    134a:	88 23       	and	r24, r24
    134c:	52 f0       	brmi	.+20     	; 0x1362 <__fp_round+0x20>
    134e:	bb 0f       	add	r27, r27
    1350:	40 f4       	brcc	.+16     	; 0x1362 <__fp_round+0x20>
    1352:	bf 2b       	or	r27, r31
    1354:	11 f4       	brne	.+4      	; 0x135a <__fp_round+0x18>
    1356:	60 ff       	sbrs	r22, 0
    1358:	04 c0       	rjmp	.+8      	; 0x1362 <__fp_round+0x20>
    135a:	6f 5f       	subi	r22, 0xFF	; 255
    135c:	7f 4f       	sbci	r23, 0xFF	; 255
    135e:	8f 4f       	sbci	r24, 0xFF	; 255
    1360:	9f 4f       	sbci	r25, 0xFF	; 255
    1362:	08 95       	ret

00001364 <__fp_split3>:
    1364:	57 fd       	sbrc	r21, 7
    1366:	90 58       	subi	r25, 0x80	; 128
    1368:	44 0f       	add	r20, r20
    136a:	55 1f       	adc	r21, r21
    136c:	59 f0       	breq	.+22     	; 0x1384 <__fp_splitA+0x10>
    136e:	5f 3f       	cpi	r21, 0xFF	; 255
    1370:	71 f0       	breq	.+28     	; 0x138e <__fp_splitA+0x1a>
    1372:	47 95       	ror	r20

00001374 <__fp_splitA>:
    1374:	88 0f       	add	r24, r24
    1376:	97 fb       	bst	r25, 7
    1378:	99 1f       	adc	r25, r25
    137a:	61 f0       	breq	.+24     	; 0x1394 <__fp_splitA+0x20>
    137c:	9f 3f       	cpi	r25, 0xFF	; 255
    137e:	79 f0       	breq	.+30     	; 0x139e <__fp_splitA+0x2a>
    1380:	87 95       	ror	r24
    1382:	08 95       	ret
    1384:	12 16       	cp	r1, r18
    1386:	13 06       	cpc	r1, r19
    1388:	14 06       	cpc	r1, r20
    138a:	55 1f       	adc	r21, r21
    138c:	f2 cf       	rjmp	.-28     	; 0x1372 <__fp_split3+0xe>
    138e:	46 95       	lsr	r20
    1390:	f1 df       	rcall	.-30     	; 0x1374 <__fp_splitA>
    1392:	08 c0       	rjmp	.+16     	; 0x13a4 <__fp_splitA+0x30>
    1394:	16 16       	cp	r1, r22
    1396:	17 06       	cpc	r1, r23
    1398:	18 06       	cpc	r1, r24
    139a:	99 1f       	adc	r25, r25
    139c:	f1 cf       	rjmp	.-30     	; 0x1380 <__fp_splitA+0xc>
    139e:	86 95       	lsr	r24
    13a0:	71 05       	cpc	r23, r1
    13a2:	61 05       	cpc	r22, r1
    13a4:	08 94       	sec
    13a6:	08 95       	ret

000013a8 <__fp_zero>:
    13a8:	e8 94       	clt

000013aa <__fp_szero>:
    13aa:	bb 27       	eor	r27, r27
    13ac:	66 27       	eor	r22, r22
    13ae:	77 27       	eor	r23, r23
    13b0:	cb 01       	movw	r24, r22
    13b2:	97 f9       	bld	r25, 7
    13b4:	08 95       	ret

000013b6 <__mulsf3>:
    13b6:	0b d0       	rcall	.+22     	; 0x13ce <__mulsf3x>
    13b8:	c4 cf       	rjmp	.-120    	; 0x1342 <__fp_round>
    13ba:	b5 df       	rcall	.-150    	; 0x1326 <__fp_pscA>
    13bc:	28 f0       	brcs	.+10     	; 0x13c8 <__mulsf3+0x12>
    13be:	ba df       	rcall	.-140    	; 0x1334 <__fp_pscB>
    13c0:	18 f0       	brcs	.+6      	; 0x13c8 <__mulsf3+0x12>
    13c2:	95 23       	and	r25, r21
    13c4:	09 f0       	breq	.+2      	; 0x13c8 <__mulsf3+0x12>
    13c6:	a6 cf       	rjmp	.-180    	; 0x1314 <__fp_inf>
    13c8:	ab cf       	rjmp	.-170    	; 0x1320 <__fp_nan>
    13ca:	11 24       	eor	r1, r1
    13cc:	ee cf       	rjmp	.-36     	; 0x13aa <__fp_szero>

000013ce <__mulsf3x>:
    13ce:	ca df       	rcall	.-108    	; 0x1364 <__fp_split3>
    13d0:	a0 f3       	brcs	.-24     	; 0x13ba <__mulsf3+0x4>

000013d2 <__mulsf3_pse>:
    13d2:	95 9f       	mul	r25, r21
    13d4:	d1 f3       	breq	.-12     	; 0x13ca <__mulsf3+0x14>
    13d6:	95 0f       	add	r25, r21
    13d8:	50 e0       	ldi	r21, 0x00	; 0
    13da:	55 1f       	adc	r21, r21
    13dc:	62 9f       	mul	r22, r18
    13de:	f0 01       	movw	r30, r0
    13e0:	72 9f       	mul	r23, r18
    13e2:	bb 27       	eor	r27, r27
    13e4:	f0 0d       	add	r31, r0
    13e6:	b1 1d       	adc	r27, r1
    13e8:	63 9f       	mul	r22, r19
    13ea:	aa 27       	eor	r26, r26
    13ec:	f0 0d       	add	r31, r0
    13ee:	b1 1d       	adc	r27, r1
    13f0:	aa 1f       	adc	r26, r26
    13f2:	64 9f       	mul	r22, r20
    13f4:	66 27       	eor	r22, r22
    13f6:	b0 0d       	add	r27, r0
    13f8:	a1 1d       	adc	r26, r1
    13fa:	66 1f       	adc	r22, r22
    13fc:	82 9f       	mul	r24, r18
    13fe:	22 27       	eor	r18, r18
    1400:	b0 0d       	add	r27, r0
    1402:	a1 1d       	adc	r26, r1
    1404:	62 1f       	adc	r22, r18
    1406:	73 9f       	mul	r23, r19
    1408:	b0 0d       	add	r27, r0
    140a:	a1 1d       	adc	r26, r1
    140c:	62 1f       	adc	r22, r18
    140e:	83 9f       	mul	r24, r19
    1410:	a0 0d       	add	r26, r0
    1412:	61 1d       	adc	r22, r1
    1414:	22 1f       	adc	r18, r18
    1416:	74 9f       	mul	r23, r20
    1418:	33 27       	eor	r19, r19
    141a:	a0 0d       	add	r26, r0
    141c:	61 1d       	adc	r22, r1
    141e:	23 1f       	adc	r18, r19
    1420:	84 9f       	mul	r24, r20
    1422:	60 0d       	add	r22, r0
    1424:	21 1d       	adc	r18, r1
    1426:	82 2f       	mov	r24, r18
    1428:	76 2f       	mov	r23, r22
    142a:	6a 2f       	mov	r22, r26
    142c:	11 24       	eor	r1, r1
    142e:	9f 57       	subi	r25, 0x7F	; 127
    1430:	50 40       	sbci	r21, 0x00	; 0
    1432:	8a f0       	brmi	.+34     	; 0x1456 <__mulsf3_pse+0x84>
    1434:	e1 f0       	breq	.+56     	; 0x146e <__mulsf3_pse+0x9c>
    1436:	88 23       	and	r24, r24
    1438:	4a f0       	brmi	.+18     	; 0x144c <__mulsf3_pse+0x7a>
    143a:	ee 0f       	add	r30, r30
    143c:	ff 1f       	adc	r31, r31
    143e:	bb 1f       	adc	r27, r27
    1440:	66 1f       	adc	r22, r22
    1442:	77 1f       	adc	r23, r23
    1444:	88 1f       	adc	r24, r24
    1446:	91 50       	subi	r25, 0x01	; 1
    1448:	50 40       	sbci	r21, 0x00	; 0
    144a:	a9 f7       	brne	.-22     	; 0x1436 <__mulsf3_pse+0x64>
    144c:	9e 3f       	cpi	r25, 0xFE	; 254
    144e:	51 05       	cpc	r21, r1
    1450:	70 f0       	brcs	.+28     	; 0x146e <__mulsf3_pse+0x9c>
    1452:	60 cf       	rjmp	.-320    	; 0x1314 <__fp_inf>
    1454:	aa cf       	rjmp	.-172    	; 0x13aa <__fp_szero>
    1456:	5f 3f       	cpi	r21, 0xFF	; 255
    1458:	ec f3       	brlt	.-6      	; 0x1454 <__mulsf3_pse+0x82>
    145a:	98 3e       	cpi	r25, 0xE8	; 232
    145c:	dc f3       	brlt	.-10     	; 0x1454 <__mulsf3_pse+0x82>
    145e:	86 95       	lsr	r24
    1460:	77 95       	ror	r23
    1462:	67 95       	ror	r22
    1464:	b7 95       	ror	r27
    1466:	f7 95       	ror	r31
    1468:	e7 95       	ror	r30
    146a:	9f 5f       	subi	r25, 0xFF	; 255
    146c:	c1 f7       	brne	.-16     	; 0x145e <__mulsf3_pse+0x8c>
    146e:	fe 2b       	or	r31, r30
    1470:	88 0f       	add	r24, r24
    1472:	91 1d       	adc	r25, r1
    1474:	96 95       	lsr	r25
    1476:	87 95       	ror	r24
    1478:	97 f9       	bld	r25, 7
    147a:	08 95       	ret

0000147c <vfprintf>:
    147c:	2f 92       	push	r2
    147e:	3f 92       	push	r3
    1480:	4f 92       	push	r4
    1482:	5f 92       	push	r5
    1484:	6f 92       	push	r6
    1486:	7f 92       	push	r7
    1488:	8f 92       	push	r8
    148a:	9f 92       	push	r9
    148c:	af 92       	push	r10
    148e:	bf 92       	push	r11
    1490:	cf 92       	push	r12
    1492:	df 92       	push	r13
    1494:	ef 92       	push	r14
    1496:	ff 92       	push	r15
    1498:	0f 93       	push	r16
    149a:	1f 93       	push	r17
    149c:	cf 93       	push	r28
    149e:	df 93       	push	r29
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	60 97       	sbiw	r28, 0x10	; 16
    14a6:	cd bf       	out	0x3d, r28	; 61
    14a8:	de bf       	out	0x3e, r29	; 62
    14aa:	7c 01       	movw	r14, r24
    14ac:	1b 01       	movw	r2, r22
    14ae:	6a 01       	movw	r12, r20
    14b0:	fc 01       	movw	r30, r24
    14b2:	16 82       	std	Z+6, r1	; 0x06
    14b4:	17 82       	std	Z+7, r1	; 0x07
    14b6:	83 81       	ldd	r24, Z+3	; 0x03
    14b8:	81 ff       	sbrs	r24, 1
    14ba:	2a c3       	rjmp	.+1620   	; 0x1b10 <vfprintf+0x694>
    14bc:	9e 01       	movw	r18, r28
    14be:	2f 5f       	subi	r18, 0xFF	; 255
    14c0:	3f 4f       	sbci	r19, 0xFF	; 255
    14c2:	39 01       	movw	r6, r18
    14c4:	f7 01       	movw	r30, r14
    14c6:	93 81       	ldd	r25, Z+3	; 0x03
    14c8:	f1 01       	movw	r30, r2
    14ca:	93 fd       	sbrc	r25, 3
    14cc:	85 91       	lpm	r24, Z+
    14ce:	93 ff       	sbrs	r25, 3
    14d0:	81 91       	ld	r24, Z+
    14d2:	1f 01       	movw	r2, r30
    14d4:	88 23       	and	r24, r24
    14d6:	09 f4       	brne	.+2      	; 0x14da <vfprintf+0x5e>
    14d8:	17 c3       	rjmp	.+1582   	; 0x1b08 <vfprintf+0x68c>
    14da:	85 32       	cpi	r24, 0x25	; 37
    14dc:	39 f4       	brne	.+14     	; 0x14ec <vfprintf+0x70>
    14de:	93 fd       	sbrc	r25, 3
    14e0:	85 91       	lpm	r24, Z+
    14e2:	93 ff       	sbrs	r25, 3
    14e4:	81 91       	ld	r24, Z+
    14e6:	1f 01       	movw	r2, r30
    14e8:	85 32       	cpi	r24, 0x25	; 37
    14ea:	31 f4       	brne	.+12     	; 0x14f8 <vfprintf+0x7c>
    14ec:	b7 01       	movw	r22, r14
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	a2 d4       	rcall	.+2372   	; 0x1e36 <fputc>
    14f2:	56 01       	movw	r10, r12
    14f4:	65 01       	movw	r12, r10
    14f6:	e6 cf       	rjmp	.-52     	; 0x14c4 <vfprintf+0x48>
    14f8:	10 e0       	ldi	r17, 0x00	; 0
    14fa:	51 2c       	mov	r5, r1
    14fc:	91 2c       	mov	r9, r1
    14fe:	ff e1       	ldi	r31, 0x1F	; 31
    1500:	f9 15       	cp	r31, r9
    1502:	d8 f0       	brcs	.+54     	; 0x153a <vfprintf+0xbe>
    1504:	8b 32       	cpi	r24, 0x2B	; 43
    1506:	79 f0       	breq	.+30     	; 0x1526 <vfprintf+0xaa>
    1508:	38 f4       	brcc	.+14     	; 0x1518 <vfprintf+0x9c>
    150a:	80 32       	cpi	r24, 0x20	; 32
    150c:	79 f0       	breq	.+30     	; 0x152c <vfprintf+0xb0>
    150e:	83 32       	cpi	r24, 0x23	; 35
    1510:	a1 f4       	brne	.+40     	; 0x153a <vfprintf+0xbe>
    1512:	f9 2d       	mov	r31, r9
    1514:	f0 61       	ori	r31, 0x10	; 16
    1516:	2e c0       	rjmp	.+92     	; 0x1574 <vfprintf+0xf8>
    1518:	8d 32       	cpi	r24, 0x2D	; 45
    151a:	61 f0       	breq	.+24     	; 0x1534 <vfprintf+0xb8>
    151c:	80 33       	cpi	r24, 0x30	; 48
    151e:	69 f4       	brne	.+26     	; 0x153a <vfprintf+0xbe>
    1520:	29 2d       	mov	r18, r9
    1522:	21 60       	ori	r18, 0x01	; 1
    1524:	2d c0       	rjmp	.+90     	; 0x1580 <vfprintf+0x104>
    1526:	39 2d       	mov	r19, r9
    1528:	32 60       	ori	r19, 0x02	; 2
    152a:	93 2e       	mov	r9, r19
    152c:	89 2d       	mov	r24, r9
    152e:	84 60       	ori	r24, 0x04	; 4
    1530:	98 2e       	mov	r9, r24
    1532:	2a c0       	rjmp	.+84     	; 0x1588 <vfprintf+0x10c>
    1534:	e9 2d       	mov	r30, r9
    1536:	e8 60       	ori	r30, 0x08	; 8
    1538:	15 c0       	rjmp	.+42     	; 0x1564 <vfprintf+0xe8>
    153a:	97 fc       	sbrc	r9, 7
    153c:	2d c0       	rjmp	.+90     	; 0x1598 <vfprintf+0x11c>
    153e:	20 ed       	ldi	r18, 0xD0	; 208
    1540:	28 0f       	add	r18, r24
    1542:	2a 30       	cpi	r18, 0x0A	; 10
    1544:	88 f4       	brcc	.+34     	; 0x1568 <vfprintf+0xec>
    1546:	96 fe       	sbrs	r9, 6
    1548:	06 c0       	rjmp	.+12     	; 0x1556 <vfprintf+0xda>
    154a:	3a e0       	ldi	r19, 0x0A	; 10
    154c:	13 9f       	mul	r17, r19
    154e:	20 0d       	add	r18, r0
    1550:	11 24       	eor	r1, r1
    1552:	12 2f       	mov	r17, r18
    1554:	19 c0       	rjmp	.+50     	; 0x1588 <vfprintf+0x10c>
    1556:	8a e0       	ldi	r24, 0x0A	; 10
    1558:	58 9e       	mul	r5, r24
    155a:	20 0d       	add	r18, r0
    155c:	11 24       	eor	r1, r1
    155e:	52 2e       	mov	r5, r18
    1560:	e9 2d       	mov	r30, r9
    1562:	e0 62       	ori	r30, 0x20	; 32
    1564:	9e 2e       	mov	r9, r30
    1566:	10 c0       	rjmp	.+32     	; 0x1588 <vfprintf+0x10c>
    1568:	8e 32       	cpi	r24, 0x2E	; 46
    156a:	31 f4       	brne	.+12     	; 0x1578 <vfprintf+0xfc>
    156c:	96 fc       	sbrc	r9, 6
    156e:	cc c2       	rjmp	.+1432   	; 0x1b08 <vfprintf+0x68c>
    1570:	f9 2d       	mov	r31, r9
    1572:	f0 64       	ori	r31, 0x40	; 64
    1574:	9f 2e       	mov	r9, r31
    1576:	08 c0       	rjmp	.+16     	; 0x1588 <vfprintf+0x10c>
    1578:	8c 36       	cpi	r24, 0x6C	; 108
    157a:	21 f4       	brne	.+8      	; 0x1584 <vfprintf+0x108>
    157c:	29 2d       	mov	r18, r9
    157e:	20 68       	ori	r18, 0x80	; 128
    1580:	92 2e       	mov	r9, r18
    1582:	02 c0       	rjmp	.+4      	; 0x1588 <vfprintf+0x10c>
    1584:	88 36       	cpi	r24, 0x68	; 104
    1586:	41 f4       	brne	.+16     	; 0x1598 <vfprintf+0x11c>
    1588:	f1 01       	movw	r30, r2
    158a:	93 fd       	sbrc	r25, 3
    158c:	85 91       	lpm	r24, Z+
    158e:	93 ff       	sbrs	r25, 3
    1590:	81 91       	ld	r24, Z+
    1592:	1f 01       	movw	r2, r30
    1594:	81 11       	cpse	r24, r1
    1596:	b3 cf       	rjmp	.-154    	; 0x14fe <vfprintf+0x82>
    1598:	9b eb       	ldi	r25, 0xBB	; 187
    159a:	98 0f       	add	r25, r24
    159c:	93 30       	cpi	r25, 0x03	; 3
    159e:	20 f4       	brcc	.+8      	; 0x15a8 <vfprintf+0x12c>
    15a0:	99 2d       	mov	r25, r9
    15a2:	90 61       	ori	r25, 0x10	; 16
    15a4:	80 5e       	subi	r24, 0xE0	; 224
    15a6:	07 c0       	rjmp	.+14     	; 0x15b6 <vfprintf+0x13a>
    15a8:	9b e9       	ldi	r25, 0x9B	; 155
    15aa:	98 0f       	add	r25, r24
    15ac:	93 30       	cpi	r25, 0x03	; 3
    15ae:	08 f0       	brcs	.+2      	; 0x15b2 <vfprintf+0x136>
    15b0:	59 c1       	rjmp	.+690    	; 0x1864 <vfprintf+0x3e8>
    15b2:	99 2d       	mov	r25, r9
    15b4:	9f 7e       	andi	r25, 0xEF	; 239
    15b6:	96 ff       	sbrs	r25, 6
    15b8:	16 e0       	ldi	r17, 0x06	; 6
    15ba:	9f 73       	andi	r25, 0x3F	; 63
    15bc:	99 2e       	mov	r9, r25
    15be:	85 36       	cpi	r24, 0x65	; 101
    15c0:	19 f4       	brne	.+6      	; 0x15c8 <vfprintf+0x14c>
    15c2:	90 64       	ori	r25, 0x40	; 64
    15c4:	99 2e       	mov	r9, r25
    15c6:	08 c0       	rjmp	.+16     	; 0x15d8 <vfprintf+0x15c>
    15c8:	86 36       	cpi	r24, 0x66	; 102
    15ca:	21 f4       	brne	.+8      	; 0x15d4 <vfprintf+0x158>
    15cc:	39 2f       	mov	r19, r25
    15ce:	30 68       	ori	r19, 0x80	; 128
    15d0:	93 2e       	mov	r9, r19
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <vfprintf+0x15c>
    15d4:	11 11       	cpse	r17, r1
    15d6:	11 50       	subi	r17, 0x01	; 1
    15d8:	97 fe       	sbrs	r9, 7
    15da:	07 c0       	rjmp	.+14     	; 0x15ea <vfprintf+0x16e>
    15dc:	1c 33       	cpi	r17, 0x3C	; 60
    15de:	50 f4       	brcc	.+20     	; 0x15f4 <vfprintf+0x178>
    15e0:	44 24       	eor	r4, r4
    15e2:	43 94       	inc	r4
    15e4:	41 0e       	add	r4, r17
    15e6:	27 e0       	ldi	r18, 0x07	; 7
    15e8:	0b c0       	rjmp	.+22     	; 0x1600 <vfprintf+0x184>
    15ea:	18 30       	cpi	r17, 0x08	; 8
    15ec:	38 f0       	brcs	.+14     	; 0x15fc <vfprintf+0x180>
    15ee:	27 e0       	ldi	r18, 0x07	; 7
    15f0:	17 e0       	ldi	r17, 0x07	; 7
    15f2:	05 c0       	rjmp	.+10     	; 0x15fe <vfprintf+0x182>
    15f4:	27 e0       	ldi	r18, 0x07	; 7
    15f6:	9c e3       	ldi	r25, 0x3C	; 60
    15f8:	49 2e       	mov	r4, r25
    15fa:	02 c0       	rjmp	.+4      	; 0x1600 <vfprintf+0x184>
    15fc:	21 2f       	mov	r18, r17
    15fe:	41 2c       	mov	r4, r1
    1600:	56 01       	movw	r10, r12
    1602:	84 e0       	ldi	r24, 0x04	; 4
    1604:	a8 0e       	add	r10, r24
    1606:	b1 1c       	adc	r11, r1
    1608:	f6 01       	movw	r30, r12
    160a:	60 81       	ld	r22, Z
    160c:	71 81       	ldd	r23, Z+1	; 0x01
    160e:	82 81       	ldd	r24, Z+2	; 0x02
    1610:	93 81       	ldd	r25, Z+3	; 0x03
    1612:	04 2d       	mov	r16, r4
    1614:	a3 01       	movw	r20, r6
    1616:	d7 d2       	rcall	.+1454   	; 0x1bc6 <__ftoa_engine>
    1618:	6c 01       	movw	r12, r24
    161a:	f9 81       	ldd	r31, Y+1	; 0x01
    161c:	fc 87       	std	Y+12, r31	; 0x0c
    161e:	f0 ff       	sbrs	r31, 0
    1620:	02 c0       	rjmp	.+4      	; 0x1626 <vfprintf+0x1aa>
    1622:	f3 ff       	sbrs	r31, 3
    1624:	06 c0       	rjmp	.+12     	; 0x1632 <vfprintf+0x1b6>
    1626:	91 fc       	sbrc	r9, 1
    1628:	06 c0       	rjmp	.+12     	; 0x1636 <vfprintf+0x1ba>
    162a:	92 fe       	sbrs	r9, 2
    162c:	06 c0       	rjmp	.+12     	; 0x163a <vfprintf+0x1be>
    162e:	00 e2       	ldi	r16, 0x20	; 32
    1630:	05 c0       	rjmp	.+10     	; 0x163c <vfprintf+0x1c0>
    1632:	0d e2       	ldi	r16, 0x2D	; 45
    1634:	03 c0       	rjmp	.+6      	; 0x163c <vfprintf+0x1c0>
    1636:	0b e2       	ldi	r16, 0x2B	; 43
    1638:	01 c0       	rjmp	.+2      	; 0x163c <vfprintf+0x1c0>
    163a:	00 e0       	ldi	r16, 0x00	; 0
    163c:	8c 85       	ldd	r24, Y+12	; 0x0c
    163e:	8c 70       	andi	r24, 0x0C	; 12
    1640:	19 f0       	breq	.+6      	; 0x1648 <vfprintf+0x1cc>
    1642:	01 11       	cpse	r16, r1
    1644:	43 c2       	rjmp	.+1158   	; 0x1acc <vfprintf+0x650>
    1646:	80 c2       	rjmp	.+1280   	; 0x1b48 <vfprintf+0x6cc>
    1648:	97 fe       	sbrs	r9, 7
    164a:	10 c0       	rjmp	.+32     	; 0x166c <vfprintf+0x1f0>
    164c:	4c 0c       	add	r4, r12
    164e:	fc 85       	ldd	r31, Y+12	; 0x0c
    1650:	f4 ff       	sbrs	r31, 4
    1652:	04 c0       	rjmp	.+8      	; 0x165c <vfprintf+0x1e0>
    1654:	8a 81       	ldd	r24, Y+2	; 0x02
    1656:	81 33       	cpi	r24, 0x31	; 49
    1658:	09 f4       	brne	.+2      	; 0x165c <vfprintf+0x1e0>
    165a:	4a 94       	dec	r4
    165c:	14 14       	cp	r1, r4
    165e:	74 f5       	brge	.+92     	; 0x16bc <vfprintf+0x240>
    1660:	28 e0       	ldi	r18, 0x08	; 8
    1662:	24 15       	cp	r18, r4
    1664:	78 f5       	brcc	.+94     	; 0x16c4 <vfprintf+0x248>
    1666:	88 e0       	ldi	r24, 0x08	; 8
    1668:	48 2e       	mov	r4, r24
    166a:	2c c0       	rjmp	.+88     	; 0x16c4 <vfprintf+0x248>
    166c:	96 fc       	sbrc	r9, 6
    166e:	2a c0       	rjmp	.+84     	; 0x16c4 <vfprintf+0x248>
    1670:	81 2f       	mov	r24, r17
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	8c 15       	cp	r24, r12
    1676:	9d 05       	cpc	r25, r13
    1678:	9c f0       	brlt	.+38     	; 0x16a0 <vfprintf+0x224>
    167a:	3c ef       	ldi	r19, 0xFC	; 252
    167c:	c3 16       	cp	r12, r19
    167e:	3f ef       	ldi	r19, 0xFF	; 255
    1680:	d3 06       	cpc	r13, r19
    1682:	74 f0       	brlt	.+28     	; 0x16a0 <vfprintf+0x224>
    1684:	89 2d       	mov	r24, r9
    1686:	80 68       	ori	r24, 0x80	; 128
    1688:	98 2e       	mov	r9, r24
    168a:	0a c0       	rjmp	.+20     	; 0x16a0 <vfprintf+0x224>
    168c:	e2 e0       	ldi	r30, 0x02	; 2
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	ec 0f       	add	r30, r28
    1692:	fd 1f       	adc	r31, r29
    1694:	e1 0f       	add	r30, r17
    1696:	f1 1d       	adc	r31, r1
    1698:	80 81       	ld	r24, Z
    169a:	80 33       	cpi	r24, 0x30	; 48
    169c:	19 f4       	brne	.+6      	; 0x16a4 <vfprintf+0x228>
    169e:	11 50       	subi	r17, 0x01	; 1
    16a0:	11 11       	cpse	r17, r1
    16a2:	f4 cf       	rjmp	.-24     	; 0x168c <vfprintf+0x210>
    16a4:	97 fe       	sbrs	r9, 7
    16a6:	0e c0       	rjmp	.+28     	; 0x16c4 <vfprintf+0x248>
    16a8:	44 24       	eor	r4, r4
    16aa:	43 94       	inc	r4
    16ac:	41 0e       	add	r4, r17
    16ae:	81 2f       	mov	r24, r17
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	c8 16       	cp	r12, r24
    16b4:	d9 06       	cpc	r13, r25
    16b6:	2c f4       	brge	.+10     	; 0x16c2 <vfprintf+0x246>
    16b8:	1c 19       	sub	r17, r12
    16ba:	04 c0       	rjmp	.+8      	; 0x16c4 <vfprintf+0x248>
    16bc:	44 24       	eor	r4, r4
    16be:	43 94       	inc	r4
    16c0:	01 c0       	rjmp	.+2      	; 0x16c4 <vfprintf+0x248>
    16c2:	10 e0       	ldi	r17, 0x00	; 0
    16c4:	97 fe       	sbrs	r9, 7
    16c6:	06 c0       	rjmp	.+12     	; 0x16d4 <vfprintf+0x258>
    16c8:	1c 14       	cp	r1, r12
    16ca:	1d 04       	cpc	r1, r13
    16cc:	34 f4       	brge	.+12     	; 0x16da <vfprintf+0x25e>
    16ce:	c6 01       	movw	r24, r12
    16d0:	01 96       	adiw	r24, 0x01	; 1
    16d2:	05 c0       	rjmp	.+10     	; 0x16de <vfprintf+0x262>
    16d4:	85 e0       	ldi	r24, 0x05	; 5
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <vfprintf+0x262>
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	01 11       	cpse	r16, r1
    16e0:	01 96       	adiw	r24, 0x01	; 1
    16e2:	11 23       	and	r17, r17
    16e4:	31 f0       	breq	.+12     	; 0x16f2 <vfprintf+0x276>
    16e6:	21 2f       	mov	r18, r17
    16e8:	30 e0       	ldi	r19, 0x00	; 0
    16ea:	2f 5f       	subi	r18, 0xFF	; 255
    16ec:	3f 4f       	sbci	r19, 0xFF	; 255
    16ee:	82 0f       	add	r24, r18
    16f0:	93 1f       	adc	r25, r19
    16f2:	25 2d       	mov	r18, r5
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	82 17       	cp	r24, r18
    16f8:	93 07       	cpc	r25, r19
    16fa:	14 f4       	brge	.+4      	; 0x1700 <vfprintf+0x284>
    16fc:	58 1a       	sub	r5, r24
    16fe:	01 c0       	rjmp	.+2      	; 0x1702 <vfprintf+0x286>
    1700:	51 2c       	mov	r5, r1
    1702:	89 2d       	mov	r24, r9
    1704:	89 70       	andi	r24, 0x09	; 9
    1706:	41 f4       	brne	.+16     	; 0x1718 <vfprintf+0x29c>
    1708:	55 20       	and	r5, r5
    170a:	31 f0       	breq	.+12     	; 0x1718 <vfprintf+0x29c>
    170c:	b7 01       	movw	r22, r14
    170e:	80 e2       	ldi	r24, 0x20	; 32
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	91 d3       	rcall	.+1826   	; 0x1e36 <fputc>
    1714:	5a 94       	dec	r5
    1716:	f8 cf       	rjmp	.-16     	; 0x1708 <vfprintf+0x28c>
    1718:	00 23       	and	r16, r16
    171a:	21 f0       	breq	.+8      	; 0x1724 <vfprintf+0x2a8>
    171c:	b7 01       	movw	r22, r14
    171e:	80 2f       	mov	r24, r16
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	89 d3       	rcall	.+1810   	; 0x1e36 <fputc>
    1724:	93 fc       	sbrc	r9, 3
    1726:	08 c0       	rjmp	.+16     	; 0x1738 <vfprintf+0x2bc>
    1728:	55 20       	and	r5, r5
    172a:	31 f0       	breq	.+12     	; 0x1738 <vfprintf+0x2bc>
    172c:	b7 01       	movw	r22, r14
    172e:	80 e3       	ldi	r24, 0x30	; 48
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	81 d3       	rcall	.+1794   	; 0x1e36 <fputc>
    1734:	5a 94       	dec	r5
    1736:	f8 cf       	rjmp	.-16     	; 0x1728 <vfprintf+0x2ac>
    1738:	97 fe       	sbrs	r9, 7
    173a:	4a c0       	rjmp	.+148    	; 0x17d0 <vfprintf+0x354>
    173c:	46 01       	movw	r8, r12
    173e:	d7 fe       	sbrs	r13, 7
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <vfprintf+0x2ca>
    1742:	81 2c       	mov	r8, r1
    1744:	91 2c       	mov	r9, r1
    1746:	c6 01       	movw	r24, r12
    1748:	88 19       	sub	r24, r8
    174a:	99 09       	sbc	r25, r9
    174c:	f3 01       	movw	r30, r6
    174e:	e8 0f       	add	r30, r24
    1750:	f9 1f       	adc	r31, r25
    1752:	ed 87       	std	Y+13, r30	; 0x0d
    1754:	fe 87       	std	Y+14, r31	; 0x0e
    1756:	96 01       	movw	r18, r12
    1758:	24 19       	sub	r18, r4
    175a:	31 09       	sbc	r19, r1
    175c:	2f 87       	std	Y+15, r18	; 0x0f
    175e:	38 8b       	std	Y+16, r19	; 0x10
    1760:	01 2f       	mov	r16, r17
    1762:	10 e0       	ldi	r17, 0x00	; 0
    1764:	11 95       	neg	r17
    1766:	01 95       	neg	r16
    1768:	11 09       	sbc	r17, r1
    176a:	3f ef       	ldi	r19, 0xFF	; 255
    176c:	83 16       	cp	r8, r19
    176e:	93 06       	cpc	r9, r19
    1770:	21 f4       	brne	.+8      	; 0x177a <vfprintf+0x2fe>
    1772:	b7 01       	movw	r22, r14
    1774:	8e e2       	ldi	r24, 0x2E	; 46
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	5e d3       	rcall	.+1724   	; 0x1e36 <fputc>
    177a:	c8 14       	cp	r12, r8
    177c:	d9 04       	cpc	r13, r9
    177e:	4c f0       	brlt	.+18     	; 0x1792 <vfprintf+0x316>
    1780:	8f 85       	ldd	r24, Y+15	; 0x0f
    1782:	98 89       	ldd	r25, Y+16	; 0x10
    1784:	88 15       	cp	r24, r8
    1786:	99 05       	cpc	r25, r9
    1788:	24 f4       	brge	.+8      	; 0x1792 <vfprintf+0x316>
    178a:	ed 85       	ldd	r30, Y+13	; 0x0d
    178c:	fe 85       	ldd	r31, Y+14	; 0x0e
    178e:	81 81       	ldd	r24, Z+1	; 0x01
    1790:	01 c0       	rjmp	.+2      	; 0x1794 <vfprintf+0x318>
    1792:	80 e3       	ldi	r24, 0x30	; 48
    1794:	f1 e0       	ldi	r31, 0x01	; 1
    1796:	8f 1a       	sub	r8, r31
    1798:	91 08       	sbc	r9, r1
    179a:	2d 85       	ldd	r18, Y+13	; 0x0d
    179c:	3e 85       	ldd	r19, Y+14	; 0x0e
    179e:	2f 5f       	subi	r18, 0xFF	; 255
    17a0:	3f 4f       	sbci	r19, 0xFF	; 255
    17a2:	2d 87       	std	Y+13, r18	; 0x0d
    17a4:	3e 87       	std	Y+14, r19	; 0x0e
    17a6:	80 16       	cp	r8, r16
    17a8:	91 06       	cpc	r9, r17
    17aa:	24 f0       	brlt	.+8      	; 0x17b4 <vfprintf+0x338>
    17ac:	b7 01       	movw	r22, r14
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	42 d3       	rcall	.+1668   	; 0x1e36 <fputc>
    17b2:	db cf       	rjmp	.-74     	; 0x176a <vfprintf+0x2ee>
    17b4:	c8 14       	cp	r12, r8
    17b6:	d9 04       	cpc	r13, r9
    17b8:	41 f4       	brne	.+16     	; 0x17ca <vfprintf+0x34e>
    17ba:	9a 81       	ldd	r25, Y+2	; 0x02
    17bc:	96 33       	cpi	r25, 0x36	; 54
    17be:	20 f4       	brcc	.+8      	; 0x17c8 <vfprintf+0x34c>
    17c0:	95 33       	cpi	r25, 0x35	; 53
    17c2:	19 f4       	brne	.+6      	; 0x17ca <vfprintf+0x34e>
    17c4:	3c 85       	ldd	r19, Y+12	; 0x0c
    17c6:	34 ff       	sbrs	r19, 4
    17c8:	81 e3       	ldi	r24, 0x31	; 49
    17ca:	b7 01       	movw	r22, r14
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	48 c0       	rjmp	.+144    	; 0x1860 <vfprintf+0x3e4>
    17d0:	8a 81       	ldd	r24, Y+2	; 0x02
    17d2:	81 33       	cpi	r24, 0x31	; 49
    17d4:	19 f0       	breq	.+6      	; 0x17dc <vfprintf+0x360>
    17d6:	9c 85       	ldd	r25, Y+12	; 0x0c
    17d8:	9f 7e       	andi	r25, 0xEF	; 239
    17da:	9c 87       	std	Y+12, r25	; 0x0c
    17dc:	b7 01       	movw	r22, r14
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	2a d3       	rcall	.+1620   	; 0x1e36 <fputc>
    17e2:	11 11       	cpse	r17, r1
    17e4:	05 c0       	rjmp	.+10     	; 0x17f0 <vfprintf+0x374>
    17e6:	94 fc       	sbrc	r9, 4
    17e8:	16 c0       	rjmp	.+44     	; 0x1816 <vfprintf+0x39a>
    17ea:	85 e6       	ldi	r24, 0x65	; 101
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	15 c0       	rjmp	.+42     	; 0x181a <vfprintf+0x39e>
    17f0:	b7 01       	movw	r22, r14
    17f2:	8e e2       	ldi	r24, 0x2E	; 46
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	1f d3       	rcall	.+1598   	; 0x1e36 <fputc>
    17f8:	1e 5f       	subi	r17, 0xFE	; 254
    17fa:	82 e0       	ldi	r24, 0x02	; 2
    17fc:	01 e0       	ldi	r16, 0x01	; 1
    17fe:	08 0f       	add	r16, r24
    1800:	f3 01       	movw	r30, r6
    1802:	e8 0f       	add	r30, r24
    1804:	f1 1d       	adc	r31, r1
    1806:	80 81       	ld	r24, Z
    1808:	b7 01       	movw	r22, r14
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	14 d3       	rcall	.+1576   	; 0x1e36 <fputc>
    180e:	80 2f       	mov	r24, r16
    1810:	01 13       	cpse	r16, r17
    1812:	f4 cf       	rjmp	.-24     	; 0x17fc <vfprintf+0x380>
    1814:	e8 cf       	rjmp	.-48     	; 0x17e6 <vfprintf+0x36a>
    1816:	85 e4       	ldi	r24, 0x45	; 69
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	b7 01       	movw	r22, r14
    181c:	0c d3       	rcall	.+1560   	; 0x1e36 <fputc>
    181e:	d7 fc       	sbrc	r13, 7
    1820:	06 c0       	rjmp	.+12     	; 0x182e <vfprintf+0x3b2>
    1822:	c1 14       	cp	r12, r1
    1824:	d1 04       	cpc	r13, r1
    1826:	41 f4       	brne	.+16     	; 0x1838 <vfprintf+0x3bc>
    1828:	ec 85       	ldd	r30, Y+12	; 0x0c
    182a:	e4 ff       	sbrs	r30, 4
    182c:	05 c0       	rjmp	.+10     	; 0x1838 <vfprintf+0x3bc>
    182e:	d1 94       	neg	r13
    1830:	c1 94       	neg	r12
    1832:	d1 08       	sbc	r13, r1
    1834:	8d e2       	ldi	r24, 0x2D	; 45
    1836:	01 c0       	rjmp	.+2      	; 0x183a <vfprintf+0x3be>
    1838:	8b e2       	ldi	r24, 0x2B	; 43
    183a:	b7 01       	movw	r22, r14
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	fb d2       	rcall	.+1526   	; 0x1e36 <fputc>
    1840:	80 e3       	ldi	r24, 0x30	; 48
    1842:	2a e0       	ldi	r18, 0x0A	; 10
    1844:	c2 16       	cp	r12, r18
    1846:	d1 04       	cpc	r13, r1
    1848:	2c f0       	brlt	.+10     	; 0x1854 <vfprintf+0x3d8>
    184a:	8f 5f       	subi	r24, 0xFF	; 255
    184c:	fa e0       	ldi	r31, 0x0A	; 10
    184e:	cf 1a       	sub	r12, r31
    1850:	d1 08       	sbc	r13, r1
    1852:	f7 cf       	rjmp	.-18     	; 0x1842 <vfprintf+0x3c6>
    1854:	b7 01       	movw	r22, r14
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	ee d2       	rcall	.+1500   	; 0x1e36 <fputc>
    185a:	b7 01       	movw	r22, r14
    185c:	c6 01       	movw	r24, r12
    185e:	c0 96       	adiw	r24, 0x30	; 48
    1860:	ea d2       	rcall	.+1492   	; 0x1e36 <fputc>
    1862:	49 c1       	rjmp	.+658    	; 0x1af6 <vfprintf+0x67a>
    1864:	83 36       	cpi	r24, 0x63	; 99
    1866:	31 f0       	breq	.+12     	; 0x1874 <vfprintf+0x3f8>
    1868:	83 37       	cpi	r24, 0x73	; 115
    186a:	79 f0       	breq	.+30     	; 0x188a <vfprintf+0x40e>
    186c:	83 35       	cpi	r24, 0x53	; 83
    186e:	09 f0       	breq	.+2      	; 0x1872 <vfprintf+0x3f6>
    1870:	52 c0       	rjmp	.+164    	; 0x1916 <vfprintf+0x49a>
    1872:	1f c0       	rjmp	.+62     	; 0x18b2 <vfprintf+0x436>
    1874:	56 01       	movw	r10, r12
    1876:	32 e0       	ldi	r19, 0x02	; 2
    1878:	a3 0e       	add	r10, r19
    187a:	b1 1c       	adc	r11, r1
    187c:	f6 01       	movw	r30, r12
    187e:	80 81       	ld	r24, Z
    1880:	89 83       	std	Y+1, r24	; 0x01
    1882:	01 e0       	ldi	r16, 0x01	; 1
    1884:	10 e0       	ldi	r17, 0x00	; 0
    1886:	63 01       	movw	r12, r6
    1888:	11 c0       	rjmp	.+34     	; 0x18ac <vfprintf+0x430>
    188a:	56 01       	movw	r10, r12
    188c:	f2 e0       	ldi	r31, 0x02	; 2
    188e:	af 0e       	add	r10, r31
    1890:	b1 1c       	adc	r11, r1
    1892:	f6 01       	movw	r30, r12
    1894:	c0 80       	ld	r12, Z
    1896:	d1 80       	ldd	r13, Z+1	; 0x01
    1898:	96 fe       	sbrs	r9, 6
    189a:	03 c0       	rjmp	.+6      	; 0x18a2 <vfprintf+0x426>
    189c:	61 2f       	mov	r22, r17
    189e:	70 e0       	ldi	r23, 0x00	; 0
    18a0:	02 c0       	rjmp	.+4      	; 0x18a6 <vfprintf+0x42a>
    18a2:	6f ef       	ldi	r22, 0xFF	; 255
    18a4:	7f ef       	ldi	r23, 0xFF	; 255
    18a6:	c6 01       	movw	r24, r12
    18a8:	71 d2       	rcall	.+1250   	; 0x1d8c <strnlen>
    18aa:	8c 01       	movw	r16, r24
    18ac:	f9 2d       	mov	r31, r9
    18ae:	ff 77       	andi	r31, 0x7F	; 127
    18b0:	13 c0       	rjmp	.+38     	; 0x18d8 <vfprintf+0x45c>
    18b2:	56 01       	movw	r10, r12
    18b4:	22 e0       	ldi	r18, 0x02	; 2
    18b6:	a2 0e       	add	r10, r18
    18b8:	b1 1c       	adc	r11, r1
    18ba:	f6 01       	movw	r30, r12
    18bc:	c0 80       	ld	r12, Z
    18be:	d1 80       	ldd	r13, Z+1	; 0x01
    18c0:	96 fe       	sbrs	r9, 6
    18c2:	03 c0       	rjmp	.+6      	; 0x18ca <vfprintf+0x44e>
    18c4:	61 2f       	mov	r22, r17
    18c6:	70 e0       	ldi	r23, 0x00	; 0
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <vfprintf+0x452>
    18ca:	6f ef       	ldi	r22, 0xFF	; 255
    18cc:	7f ef       	ldi	r23, 0xFF	; 255
    18ce:	c6 01       	movw	r24, r12
    18d0:	52 d2       	rcall	.+1188   	; 0x1d76 <strnlen_P>
    18d2:	8c 01       	movw	r16, r24
    18d4:	f9 2d       	mov	r31, r9
    18d6:	f0 68       	ori	r31, 0x80	; 128
    18d8:	9f 2e       	mov	r9, r31
    18da:	f3 fd       	sbrc	r31, 3
    18dc:	18 c0       	rjmp	.+48     	; 0x190e <vfprintf+0x492>
    18de:	85 2d       	mov	r24, r5
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	08 17       	cp	r16, r24
    18e4:	19 07       	cpc	r17, r25
    18e6:	98 f4       	brcc	.+38     	; 0x190e <vfprintf+0x492>
    18e8:	b7 01       	movw	r22, r14
    18ea:	80 e2       	ldi	r24, 0x20	; 32
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	a3 d2       	rcall	.+1350   	; 0x1e36 <fputc>
    18f0:	5a 94       	dec	r5
    18f2:	f5 cf       	rjmp	.-22     	; 0x18de <vfprintf+0x462>
    18f4:	f6 01       	movw	r30, r12
    18f6:	97 fc       	sbrc	r9, 7
    18f8:	85 91       	lpm	r24, Z+
    18fa:	97 fe       	sbrs	r9, 7
    18fc:	81 91       	ld	r24, Z+
    18fe:	6f 01       	movw	r12, r30
    1900:	b7 01       	movw	r22, r14
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	98 d2       	rcall	.+1328   	; 0x1e36 <fputc>
    1906:	51 10       	cpse	r5, r1
    1908:	5a 94       	dec	r5
    190a:	01 50       	subi	r16, 0x01	; 1
    190c:	11 09       	sbc	r17, r1
    190e:	01 15       	cp	r16, r1
    1910:	11 05       	cpc	r17, r1
    1912:	81 f7       	brne	.-32     	; 0x18f4 <vfprintf+0x478>
    1914:	f0 c0       	rjmp	.+480    	; 0x1af6 <vfprintf+0x67a>
    1916:	84 36       	cpi	r24, 0x64	; 100
    1918:	11 f0       	breq	.+4      	; 0x191e <vfprintf+0x4a2>
    191a:	89 36       	cpi	r24, 0x69	; 105
    191c:	59 f5       	brne	.+86     	; 0x1974 <vfprintf+0x4f8>
    191e:	56 01       	movw	r10, r12
    1920:	97 fe       	sbrs	r9, 7
    1922:	09 c0       	rjmp	.+18     	; 0x1936 <vfprintf+0x4ba>
    1924:	24 e0       	ldi	r18, 0x04	; 4
    1926:	a2 0e       	add	r10, r18
    1928:	b1 1c       	adc	r11, r1
    192a:	f6 01       	movw	r30, r12
    192c:	60 81       	ld	r22, Z
    192e:	71 81       	ldd	r23, Z+1	; 0x01
    1930:	82 81       	ldd	r24, Z+2	; 0x02
    1932:	93 81       	ldd	r25, Z+3	; 0x03
    1934:	0a c0       	rjmp	.+20     	; 0x194a <vfprintf+0x4ce>
    1936:	f2 e0       	ldi	r31, 0x02	; 2
    1938:	af 0e       	add	r10, r31
    193a:	b1 1c       	adc	r11, r1
    193c:	f6 01       	movw	r30, r12
    193e:	60 81       	ld	r22, Z
    1940:	71 81       	ldd	r23, Z+1	; 0x01
    1942:	07 2e       	mov	r0, r23
    1944:	00 0c       	add	r0, r0
    1946:	88 0b       	sbc	r24, r24
    1948:	99 0b       	sbc	r25, r25
    194a:	f9 2d       	mov	r31, r9
    194c:	ff 76       	andi	r31, 0x6F	; 111
    194e:	9f 2e       	mov	r9, r31
    1950:	97 ff       	sbrs	r25, 7
    1952:	09 c0       	rjmp	.+18     	; 0x1966 <vfprintf+0x4ea>
    1954:	90 95       	com	r25
    1956:	80 95       	com	r24
    1958:	70 95       	com	r23
    195a:	61 95       	neg	r22
    195c:	7f 4f       	sbci	r23, 0xFF	; 255
    195e:	8f 4f       	sbci	r24, 0xFF	; 255
    1960:	9f 4f       	sbci	r25, 0xFF	; 255
    1962:	f0 68       	ori	r31, 0x80	; 128
    1964:	9f 2e       	mov	r9, r31
    1966:	2a e0       	ldi	r18, 0x0A	; 10
    1968:	30 e0       	ldi	r19, 0x00	; 0
    196a:	a3 01       	movw	r20, r6
    196c:	c6 d2       	rcall	.+1420   	; 0x1efa <__ultoa_invert>
    196e:	c8 2e       	mov	r12, r24
    1970:	c6 18       	sub	r12, r6
    1972:	3e c0       	rjmp	.+124    	; 0x19f0 <vfprintf+0x574>
    1974:	09 2d       	mov	r16, r9
    1976:	85 37       	cpi	r24, 0x75	; 117
    1978:	21 f4       	brne	.+8      	; 0x1982 <vfprintf+0x506>
    197a:	0f 7e       	andi	r16, 0xEF	; 239
    197c:	2a e0       	ldi	r18, 0x0A	; 10
    197e:	30 e0       	ldi	r19, 0x00	; 0
    1980:	1d c0       	rjmp	.+58     	; 0x19bc <vfprintf+0x540>
    1982:	09 7f       	andi	r16, 0xF9	; 249
    1984:	8f 36       	cpi	r24, 0x6F	; 111
    1986:	91 f0       	breq	.+36     	; 0x19ac <vfprintf+0x530>
    1988:	18 f4       	brcc	.+6      	; 0x1990 <vfprintf+0x514>
    198a:	88 35       	cpi	r24, 0x58	; 88
    198c:	59 f0       	breq	.+22     	; 0x19a4 <vfprintf+0x528>
    198e:	bc c0       	rjmp	.+376    	; 0x1b08 <vfprintf+0x68c>
    1990:	80 37       	cpi	r24, 0x70	; 112
    1992:	19 f0       	breq	.+6      	; 0x199a <vfprintf+0x51e>
    1994:	88 37       	cpi	r24, 0x78	; 120
    1996:	11 f0       	breq	.+4      	; 0x199c <vfprintf+0x520>
    1998:	b7 c0       	rjmp	.+366    	; 0x1b08 <vfprintf+0x68c>
    199a:	00 61       	ori	r16, 0x10	; 16
    199c:	04 ff       	sbrs	r16, 4
    199e:	09 c0       	rjmp	.+18     	; 0x19b2 <vfprintf+0x536>
    19a0:	04 60       	ori	r16, 0x04	; 4
    19a2:	07 c0       	rjmp	.+14     	; 0x19b2 <vfprintf+0x536>
    19a4:	94 fe       	sbrs	r9, 4
    19a6:	08 c0       	rjmp	.+16     	; 0x19b8 <vfprintf+0x53c>
    19a8:	06 60       	ori	r16, 0x06	; 6
    19aa:	06 c0       	rjmp	.+12     	; 0x19b8 <vfprintf+0x53c>
    19ac:	28 e0       	ldi	r18, 0x08	; 8
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	05 c0       	rjmp	.+10     	; 0x19bc <vfprintf+0x540>
    19b2:	20 e1       	ldi	r18, 0x10	; 16
    19b4:	30 e0       	ldi	r19, 0x00	; 0
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <vfprintf+0x540>
    19b8:	20 e1       	ldi	r18, 0x10	; 16
    19ba:	32 e0       	ldi	r19, 0x02	; 2
    19bc:	56 01       	movw	r10, r12
    19be:	07 ff       	sbrs	r16, 7
    19c0:	09 c0       	rjmp	.+18     	; 0x19d4 <vfprintf+0x558>
    19c2:	84 e0       	ldi	r24, 0x04	; 4
    19c4:	a8 0e       	add	r10, r24
    19c6:	b1 1c       	adc	r11, r1
    19c8:	f6 01       	movw	r30, r12
    19ca:	60 81       	ld	r22, Z
    19cc:	71 81       	ldd	r23, Z+1	; 0x01
    19ce:	82 81       	ldd	r24, Z+2	; 0x02
    19d0:	93 81       	ldd	r25, Z+3	; 0x03
    19d2:	08 c0       	rjmp	.+16     	; 0x19e4 <vfprintf+0x568>
    19d4:	f2 e0       	ldi	r31, 0x02	; 2
    19d6:	af 0e       	add	r10, r31
    19d8:	b1 1c       	adc	r11, r1
    19da:	f6 01       	movw	r30, r12
    19dc:	60 81       	ld	r22, Z
    19de:	71 81       	ldd	r23, Z+1	; 0x01
    19e0:	80 e0       	ldi	r24, 0x00	; 0
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	a3 01       	movw	r20, r6
    19e6:	89 d2       	rcall	.+1298   	; 0x1efa <__ultoa_invert>
    19e8:	c8 2e       	mov	r12, r24
    19ea:	c6 18       	sub	r12, r6
    19ec:	0f 77       	andi	r16, 0x7F	; 127
    19ee:	90 2e       	mov	r9, r16
    19f0:	96 fe       	sbrs	r9, 6
    19f2:	0b c0       	rjmp	.+22     	; 0x1a0a <vfprintf+0x58e>
    19f4:	09 2d       	mov	r16, r9
    19f6:	0e 7f       	andi	r16, 0xFE	; 254
    19f8:	c1 16       	cp	r12, r17
    19fa:	50 f4       	brcc	.+20     	; 0x1a10 <vfprintf+0x594>
    19fc:	94 fe       	sbrs	r9, 4
    19fe:	0a c0       	rjmp	.+20     	; 0x1a14 <vfprintf+0x598>
    1a00:	92 fc       	sbrc	r9, 2
    1a02:	08 c0       	rjmp	.+16     	; 0x1a14 <vfprintf+0x598>
    1a04:	09 2d       	mov	r16, r9
    1a06:	0e 7e       	andi	r16, 0xEE	; 238
    1a08:	05 c0       	rjmp	.+10     	; 0x1a14 <vfprintf+0x598>
    1a0a:	dc 2c       	mov	r13, r12
    1a0c:	09 2d       	mov	r16, r9
    1a0e:	03 c0       	rjmp	.+6      	; 0x1a16 <vfprintf+0x59a>
    1a10:	dc 2c       	mov	r13, r12
    1a12:	01 c0       	rjmp	.+2      	; 0x1a16 <vfprintf+0x59a>
    1a14:	d1 2e       	mov	r13, r17
    1a16:	04 ff       	sbrs	r16, 4
    1a18:	0d c0       	rjmp	.+26     	; 0x1a34 <vfprintf+0x5b8>
    1a1a:	fe 01       	movw	r30, r28
    1a1c:	ec 0d       	add	r30, r12
    1a1e:	f1 1d       	adc	r31, r1
    1a20:	80 81       	ld	r24, Z
    1a22:	80 33       	cpi	r24, 0x30	; 48
    1a24:	11 f4       	brne	.+4      	; 0x1a2a <vfprintf+0x5ae>
    1a26:	09 7e       	andi	r16, 0xE9	; 233
    1a28:	09 c0       	rjmp	.+18     	; 0x1a3c <vfprintf+0x5c0>
    1a2a:	02 ff       	sbrs	r16, 2
    1a2c:	06 c0       	rjmp	.+12     	; 0x1a3a <vfprintf+0x5be>
    1a2e:	d3 94       	inc	r13
    1a30:	d3 94       	inc	r13
    1a32:	04 c0       	rjmp	.+8      	; 0x1a3c <vfprintf+0x5c0>
    1a34:	80 2f       	mov	r24, r16
    1a36:	86 78       	andi	r24, 0x86	; 134
    1a38:	09 f0       	breq	.+2      	; 0x1a3c <vfprintf+0x5c0>
    1a3a:	d3 94       	inc	r13
    1a3c:	03 fd       	sbrc	r16, 3
    1a3e:	10 c0       	rjmp	.+32     	; 0x1a60 <vfprintf+0x5e4>
    1a40:	00 ff       	sbrs	r16, 0
    1a42:	06 c0       	rjmp	.+12     	; 0x1a50 <vfprintf+0x5d4>
    1a44:	1c 2d       	mov	r17, r12
    1a46:	d5 14       	cp	r13, r5
    1a48:	78 f4       	brcc	.+30     	; 0x1a68 <vfprintf+0x5ec>
    1a4a:	15 0d       	add	r17, r5
    1a4c:	1d 19       	sub	r17, r13
    1a4e:	0c c0       	rjmp	.+24     	; 0x1a68 <vfprintf+0x5ec>
    1a50:	d5 14       	cp	r13, r5
    1a52:	50 f4       	brcc	.+20     	; 0x1a68 <vfprintf+0x5ec>
    1a54:	b7 01       	movw	r22, r14
    1a56:	80 e2       	ldi	r24, 0x20	; 32
    1a58:	90 e0       	ldi	r25, 0x00	; 0
    1a5a:	ed d1       	rcall	.+986    	; 0x1e36 <fputc>
    1a5c:	d3 94       	inc	r13
    1a5e:	f8 cf       	rjmp	.-16     	; 0x1a50 <vfprintf+0x5d4>
    1a60:	d5 14       	cp	r13, r5
    1a62:	10 f4       	brcc	.+4      	; 0x1a68 <vfprintf+0x5ec>
    1a64:	5d 18       	sub	r5, r13
    1a66:	01 c0       	rjmp	.+2      	; 0x1a6a <vfprintf+0x5ee>
    1a68:	51 2c       	mov	r5, r1
    1a6a:	04 ff       	sbrs	r16, 4
    1a6c:	0f c0       	rjmp	.+30     	; 0x1a8c <vfprintf+0x610>
    1a6e:	b7 01       	movw	r22, r14
    1a70:	80 e3       	ldi	r24, 0x30	; 48
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	e0 d1       	rcall	.+960    	; 0x1e36 <fputc>
    1a76:	02 ff       	sbrs	r16, 2
    1a78:	16 c0       	rjmp	.+44     	; 0x1aa6 <vfprintf+0x62a>
    1a7a:	01 fd       	sbrc	r16, 1
    1a7c:	03 c0       	rjmp	.+6      	; 0x1a84 <vfprintf+0x608>
    1a7e:	88 e7       	ldi	r24, 0x78	; 120
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <vfprintf+0x60c>
    1a84:	88 e5       	ldi	r24, 0x58	; 88
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	b7 01       	movw	r22, r14
    1a8a:	0c c0       	rjmp	.+24     	; 0x1aa4 <vfprintf+0x628>
    1a8c:	80 2f       	mov	r24, r16
    1a8e:	86 78       	andi	r24, 0x86	; 134
    1a90:	51 f0       	breq	.+20     	; 0x1aa6 <vfprintf+0x62a>
    1a92:	01 ff       	sbrs	r16, 1
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <vfprintf+0x61e>
    1a96:	8b e2       	ldi	r24, 0x2B	; 43
    1a98:	01 c0       	rjmp	.+2      	; 0x1a9c <vfprintf+0x620>
    1a9a:	80 e2       	ldi	r24, 0x20	; 32
    1a9c:	07 fd       	sbrc	r16, 7
    1a9e:	8d e2       	ldi	r24, 0x2D	; 45
    1aa0:	b7 01       	movw	r22, r14
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	c8 d1       	rcall	.+912    	; 0x1e36 <fputc>
    1aa6:	c1 16       	cp	r12, r17
    1aa8:	30 f4       	brcc	.+12     	; 0x1ab6 <vfprintf+0x63a>
    1aaa:	b7 01       	movw	r22, r14
    1aac:	80 e3       	ldi	r24, 0x30	; 48
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	c2 d1       	rcall	.+900    	; 0x1e36 <fputc>
    1ab2:	11 50       	subi	r17, 0x01	; 1
    1ab4:	f8 cf       	rjmp	.-16     	; 0x1aa6 <vfprintf+0x62a>
    1ab6:	ca 94       	dec	r12
    1ab8:	f3 01       	movw	r30, r6
    1aba:	ec 0d       	add	r30, r12
    1abc:	f1 1d       	adc	r31, r1
    1abe:	80 81       	ld	r24, Z
    1ac0:	b7 01       	movw	r22, r14
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	b8 d1       	rcall	.+880    	; 0x1e36 <fputc>
    1ac6:	c1 10       	cpse	r12, r1
    1ac8:	f6 cf       	rjmp	.-20     	; 0x1ab6 <vfprintf+0x63a>
    1aca:	15 c0       	rjmp	.+42     	; 0x1af6 <vfprintf+0x67a>
    1acc:	f4 e0       	ldi	r31, 0x04	; 4
    1ace:	f5 15       	cp	r31, r5
    1ad0:	50 f5       	brcc	.+84     	; 0x1b26 <vfprintf+0x6aa>
    1ad2:	84 e0       	ldi	r24, 0x04	; 4
    1ad4:	58 1a       	sub	r5, r24
    1ad6:	93 fe       	sbrs	r9, 3
    1ad8:	1e c0       	rjmp	.+60     	; 0x1b16 <vfprintf+0x69a>
    1ada:	01 11       	cpse	r16, r1
    1adc:	25 c0       	rjmp	.+74     	; 0x1b28 <vfprintf+0x6ac>
    1ade:	2c 85       	ldd	r18, Y+12	; 0x0c
    1ae0:	23 ff       	sbrs	r18, 3
    1ae2:	27 c0       	rjmp	.+78     	; 0x1b32 <vfprintf+0x6b6>
    1ae4:	0c ef       	ldi	r16, 0xFC	; 252
    1ae6:	11 e0       	ldi	r17, 0x01	; 1
    1ae8:	39 2d       	mov	r19, r9
    1aea:	30 71       	andi	r19, 0x10	; 16
    1aec:	93 2e       	mov	r9, r19
    1aee:	f8 01       	movw	r30, r16
    1af0:	84 91       	lpm	r24, Z
    1af2:	81 11       	cpse	r24, r1
    1af4:	21 c0       	rjmp	.+66     	; 0x1b38 <vfprintf+0x6bc>
    1af6:	55 20       	and	r5, r5
    1af8:	09 f4       	brne	.+2      	; 0x1afc <vfprintf+0x680>
    1afa:	fc cc       	rjmp	.-1544   	; 0x14f4 <vfprintf+0x78>
    1afc:	b7 01       	movw	r22, r14
    1afe:	80 e2       	ldi	r24, 0x20	; 32
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	99 d1       	rcall	.+818    	; 0x1e36 <fputc>
    1b04:	5a 94       	dec	r5
    1b06:	f7 cf       	rjmp	.-18     	; 0x1af6 <vfprintf+0x67a>
    1b08:	f7 01       	movw	r30, r14
    1b0a:	86 81       	ldd	r24, Z+6	; 0x06
    1b0c:	97 81       	ldd	r25, Z+7	; 0x07
    1b0e:	23 c0       	rjmp	.+70     	; 0x1b56 <vfprintf+0x6da>
    1b10:	8f ef       	ldi	r24, 0xFF	; 255
    1b12:	9f ef       	ldi	r25, 0xFF	; 255
    1b14:	20 c0       	rjmp	.+64     	; 0x1b56 <vfprintf+0x6da>
    1b16:	b7 01       	movw	r22, r14
    1b18:	80 e2       	ldi	r24, 0x20	; 32
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	8c d1       	rcall	.+792    	; 0x1e36 <fputc>
    1b1e:	5a 94       	dec	r5
    1b20:	51 10       	cpse	r5, r1
    1b22:	f9 cf       	rjmp	.-14     	; 0x1b16 <vfprintf+0x69a>
    1b24:	da cf       	rjmp	.-76     	; 0x1ada <vfprintf+0x65e>
    1b26:	51 2c       	mov	r5, r1
    1b28:	b7 01       	movw	r22, r14
    1b2a:	80 2f       	mov	r24, r16
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	83 d1       	rcall	.+774    	; 0x1e36 <fputc>
    1b30:	d6 cf       	rjmp	.-84     	; 0x1ade <vfprintf+0x662>
    1b32:	00 e0       	ldi	r16, 0x00	; 0
    1b34:	12 e0       	ldi	r17, 0x02	; 2
    1b36:	d8 cf       	rjmp	.-80     	; 0x1ae8 <vfprintf+0x66c>
    1b38:	91 10       	cpse	r9, r1
    1b3a:	80 52       	subi	r24, 0x20	; 32
    1b3c:	b7 01       	movw	r22, r14
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	7a d1       	rcall	.+756    	; 0x1e36 <fputc>
    1b42:	0f 5f       	subi	r16, 0xFF	; 255
    1b44:	1f 4f       	sbci	r17, 0xFF	; 255
    1b46:	d3 cf       	rjmp	.-90     	; 0x1aee <vfprintf+0x672>
    1b48:	23 e0       	ldi	r18, 0x03	; 3
    1b4a:	25 15       	cp	r18, r5
    1b4c:	10 f4       	brcc	.+4      	; 0x1b52 <vfprintf+0x6d6>
    1b4e:	83 e0       	ldi	r24, 0x03	; 3
    1b50:	c1 cf       	rjmp	.-126    	; 0x1ad4 <vfprintf+0x658>
    1b52:	51 2c       	mov	r5, r1
    1b54:	c4 cf       	rjmp	.-120    	; 0x1ade <vfprintf+0x662>
    1b56:	60 96       	adiw	r28, 0x10	; 16
    1b58:	cd bf       	out	0x3d, r28	; 61
    1b5a:	de bf       	out	0x3e, r29	; 62
    1b5c:	df 91       	pop	r29
    1b5e:	cf 91       	pop	r28
    1b60:	1f 91       	pop	r17
    1b62:	0f 91       	pop	r16
    1b64:	ff 90       	pop	r15
    1b66:	ef 90       	pop	r14
    1b68:	df 90       	pop	r13
    1b6a:	cf 90       	pop	r12
    1b6c:	bf 90       	pop	r11
    1b6e:	af 90       	pop	r10
    1b70:	9f 90       	pop	r9
    1b72:	8f 90       	pop	r8
    1b74:	7f 90       	pop	r7
    1b76:	6f 90       	pop	r6
    1b78:	5f 90       	pop	r5
    1b7a:	4f 90       	pop	r4
    1b7c:	3f 90       	pop	r3
    1b7e:	2f 90       	pop	r2
    1b80:	08 95       	ret

00001b82 <__udivmodsi4>:
    1b82:	a1 e2       	ldi	r26, 0x21	; 33
    1b84:	1a 2e       	mov	r1, r26
    1b86:	aa 1b       	sub	r26, r26
    1b88:	bb 1b       	sub	r27, r27
    1b8a:	fd 01       	movw	r30, r26
    1b8c:	0d c0       	rjmp	.+26     	; 0x1ba8 <__udivmodsi4_ep>

00001b8e <__udivmodsi4_loop>:
    1b8e:	aa 1f       	adc	r26, r26
    1b90:	bb 1f       	adc	r27, r27
    1b92:	ee 1f       	adc	r30, r30
    1b94:	ff 1f       	adc	r31, r31
    1b96:	a2 17       	cp	r26, r18
    1b98:	b3 07       	cpc	r27, r19
    1b9a:	e4 07       	cpc	r30, r20
    1b9c:	f5 07       	cpc	r31, r21
    1b9e:	20 f0       	brcs	.+8      	; 0x1ba8 <__udivmodsi4_ep>
    1ba0:	a2 1b       	sub	r26, r18
    1ba2:	b3 0b       	sbc	r27, r19
    1ba4:	e4 0b       	sbc	r30, r20
    1ba6:	f5 0b       	sbc	r31, r21

00001ba8 <__udivmodsi4_ep>:
    1ba8:	66 1f       	adc	r22, r22
    1baa:	77 1f       	adc	r23, r23
    1bac:	88 1f       	adc	r24, r24
    1bae:	99 1f       	adc	r25, r25
    1bb0:	1a 94       	dec	r1
    1bb2:	69 f7       	brne	.-38     	; 0x1b8e <__udivmodsi4_loop>
    1bb4:	60 95       	com	r22
    1bb6:	70 95       	com	r23
    1bb8:	80 95       	com	r24
    1bba:	90 95       	com	r25
    1bbc:	9b 01       	movw	r18, r22
    1bbe:	ac 01       	movw	r20, r24
    1bc0:	bd 01       	movw	r22, r26
    1bc2:	cf 01       	movw	r24, r30
    1bc4:	08 95       	ret

00001bc6 <__ftoa_engine>:
    1bc6:	28 30       	cpi	r18, 0x08	; 8
    1bc8:	08 f0       	brcs	.+2      	; 0x1bcc <__ftoa_engine+0x6>
    1bca:	27 e0       	ldi	r18, 0x07	; 7
    1bcc:	33 27       	eor	r19, r19
    1bce:	da 01       	movw	r26, r20
    1bd0:	99 0f       	add	r25, r25
    1bd2:	31 1d       	adc	r19, r1
    1bd4:	87 fd       	sbrc	r24, 7
    1bd6:	91 60       	ori	r25, 0x01	; 1
    1bd8:	00 96       	adiw	r24, 0x00	; 0
    1bda:	61 05       	cpc	r22, r1
    1bdc:	71 05       	cpc	r23, r1
    1bde:	39 f4       	brne	.+14     	; 0x1bee <__ftoa_engine+0x28>
    1be0:	32 60       	ori	r19, 0x02	; 2
    1be2:	2e 5f       	subi	r18, 0xFE	; 254
    1be4:	3d 93       	st	X+, r19
    1be6:	30 e3       	ldi	r19, 0x30	; 48
    1be8:	2a 95       	dec	r18
    1bea:	e1 f7       	brne	.-8      	; 0x1be4 <__ftoa_engine+0x1e>
    1bec:	08 95       	ret
    1bee:	9f 3f       	cpi	r25, 0xFF	; 255
    1bf0:	30 f0       	brcs	.+12     	; 0x1bfe <__ftoa_engine+0x38>
    1bf2:	80 38       	cpi	r24, 0x80	; 128
    1bf4:	71 05       	cpc	r23, r1
    1bf6:	61 05       	cpc	r22, r1
    1bf8:	09 f0       	breq	.+2      	; 0x1bfc <__ftoa_engine+0x36>
    1bfa:	3c 5f       	subi	r19, 0xFC	; 252
    1bfc:	3c 5f       	subi	r19, 0xFC	; 252
    1bfe:	3d 93       	st	X+, r19
    1c00:	91 30       	cpi	r25, 0x01	; 1
    1c02:	08 f0       	brcs	.+2      	; 0x1c06 <__ftoa_engine+0x40>
    1c04:	80 68       	ori	r24, 0x80	; 128
    1c06:	91 1d       	adc	r25, r1
    1c08:	df 93       	push	r29
    1c0a:	cf 93       	push	r28
    1c0c:	1f 93       	push	r17
    1c0e:	0f 93       	push	r16
    1c10:	ff 92       	push	r15
    1c12:	ef 92       	push	r14
    1c14:	19 2f       	mov	r17, r25
    1c16:	98 7f       	andi	r25, 0xF8	; 248
    1c18:	96 95       	lsr	r25
    1c1a:	e9 2f       	mov	r30, r25
    1c1c:	96 95       	lsr	r25
    1c1e:	96 95       	lsr	r25
    1c20:	e9 0f       	add	r30, r25
    1c22:	ff 27       	eor	r31, r31
    1c24:	e2 5a       	subi	r30, 0xA2	; 162
    1c26:	fd 4f       	sbci	r31, 0xFD	; 253
    1c28:	99 27       	eor	r25, r25
    1c2a:	33 27       	eor	r19, r19
    1c2c:	ee 24       	eor	r14, r14
    1c2e:	ff 24       	eor	r15, r15
    1c30:	a7 01       	movw	r20, r14
    1c32:	e7 01       	movw	r28, r14
    1c34:	05 90       	lpm	r0, Z+
    1c36:	08 94       	sec
    1c38:	07 94       	ror	r0
    1c3a:	28 f4       	brcc	.+10     	; 0x1c46 <__ftoa_engine+0x80>
    1c3c:	36 0f       	add	r19, r22
    1c3e:	e7 1e       	adc	r14, r23
    1c40:	f8 1e       	adc	r15, r24
    1c42:	49 1f       	adc	r20, r25
    1c44:	51 1d       	adc	r21, r1
    1c46:	66 0f       	add	r22, r22
    1c48:	77 1f       	adc	r23, r23
    1c4a:	88 1f       	adc	r24, r24
    1c4c:	99 1f       	adc	r25, r25
    1c4e:	06 94       	lsr	r0
    1c50:	a1 f7       	brne	.-24     	; 0x1c3a <__ftoa_engine+0x74>
    1c52:	05 90       	lpm	r0, Z+
    1c54:	07 94       	ror	r0
    1c56:	28 f4       	brcc	.+10     	; 0x1c62 <__ftoa_engine+0x9c>
    1c58:	e7 0e       	add	r14, r23
    1c5a:	f8 1e       	adc	r15, r24
    1c5c:	49 1f       	adc	r20, r25
    1c5e:	56 1f       	adc	r21, r22
    1c60:	c1 1d       	adc	r28, r1
    1c62:	77 0f       	add	r23, r23
    1c64:	88 1f       	adc	r24, r24
    1c66:	99 1f       	adc	r25, r25
    1c68:	66 1f       	adc	r22, r22
    1c6a:	06 94       	lsr	r0
    1c6c:	a1 f7       	brne	.-24     	; 0x1c56 <__ftoa_engine+0x90>
    1c6e:	05 90       	lpm	r0, Z+
    1c70:	07 94       	ror	r0
    1c72:	28 f4       	brcc	.+10     	; 0x1c7e <__ftoa_engine+0xb8>
    1c74:	f8 0e       	add	r15, r24
    1c76:	49 1f       	adc	r20, r25
    1c78:	56 1f       	adc	r21, r22
    1c7a:	c7 1f       	adc	r28, r23
    1c7c:	d1 1d       	adc	r29, r1
    1c7e:	88 0f       	add	r24, r24
    1c80:	99 1f       	adc	r25, r25
    1c82:	66 1f       	adc	r22, r22
    1c84:	77 1f       	adc	r23, r23
    1c86:	06 94       	lsr	r0
    1c88:	a1 f7       	brne	.-24     	; 0x1c72 <__ftoa_engine+0xac>
    1c8a:	05 90       	lpm	r0, Z+
    1c8c:	07 94       	ror	r0
    1c8e:	20 f4       	brcc	.+8      	; 0x1c98 <__ftoa_engine+0xd2>
    1c90:	49 0f       	add	r20, r25
    1c92:	56 1f       	adc	r21, r22
    1c94:	c7 1f       	adc	r28, r23
    1c96:	d8 1f       	adc	r29, r24
    1c98:	99 0f       	add	r25, r25
    1c9a:	66 1f       	adc	r22, r22
    1c9c:	77 1f       	adc	r23, r23
    1c9e:	88 1f       	adc	r24, r24
    1ca0:	06 94       	lsr	r0
    1ca2:	a9 f7       	brne	.-22     	; 0x1c8e <__ftoa_engine+0xc8>
    1ca4:	84 91       	lpm	r24, Z
    1ca6:	10 95       	com	r17
    1ca8:	17 70       	andi	r17, 0x07	; 7
    1caa:	41 f0       	breq	.+16     	; 0x1cbc <__ftoa_engine+0xf6>
    1cac:	d6 95       	lsr	r29
    1cae:	c7 95       	ror	r28
    1cb0:	57 95       	ror	r21
    1cb2:	47 95       	ror	r20
    1cb4:	f7 94       	ror	r15
    1cb6:	e7 94       	ror	r14
    1cb8:	1a 95       	dec	r17
    1cba:	c1 f7       	brne	.-16     	; 0x1cac <__ftoa_engine+0xe6>
    1cbc:	e4 e0       	ldi	r30, 0x04	; 4
    1cbe:	f2 e0       	ldi	r31, 0x02	; 2
    1cc0:	68 94       	set
    1cc2:	15 90       	lpm	r1, Z+
    1cc4:	15 91       	lpm	r17, Z+
    1cc6:	35 91       	lpm	r19, Z+
    1cc8:	65 91       	lpm	r22, Z+
    1cca:	95 91       	lpm	r25, Z+
    1ccc:	05 90       	lpm	r0, Z+
    1cce:	7f e2       	ldi	r23, 0x2F	; 47
    1cd0:	73 95       	inc	r23
    1cd2:	e1 18       	sub	r14, r1
    1cd4:	f1 0a       	sbc	r15, r17
    1cd6:	43 0b       	sbc	r20, r19
    1cd8:	56 0b       	sbc	r21, r22
    1cda:	c9 0b       	sbc	r28, r25
    1cdc:	d0 09       	sbc	r29, r0
    1cde:	c0 f7       	brcc	.-16     	; 0x1cd0 <__ftoa_engine+0x10a>
    1ce0:	e1 0c       	add	r14, r1
    1ce2:	f1 1e       	adc	r15, r17
    1ce4:	43 1f       	adc	r20, r19
    1ce6:	56 1f       	adc	r21, r22
    1ce8:	c9 1f       	adc	r28, r25
    1cea:	d0 1d       	adc	r29, r0
    1cec:	7e f4       	brtc	.+30     	; 0x1d0c <__ftoa_engine+0x146>
    1cee:	70 33       	cpi	r23, 0x30	; 48
    1cf0:	11 f4       	brne	.+4      	; 0x1cf6 <__ftoa_engine+0x130>
    1cf2:	8a 95       	dec	r24
    1cf4:	e6 cf       	rjmp	.-52     	; 0x1cc2 <__ftoa_engine+0xfc>
    1cf6:	e8 94       	clt
    1cf8:	01 50       	subi	r16, 0x01	; 1
    1cfa:	30 f0       	brcs	.+12     	; 0x1d08 <__ftoa_engine+0x142>
    1cfc:	08 0f       	add	r16, r24
    1cfe:	0a f4       	brpl	.+2      	; 0x1d02 <__ftoa_engine+0x13c>
    1d00:	00 27       	eor	r16, r16
    1d02:	02 17       	cp	r16, r18
    1d04:	08 f4       	brcc	.+2      	; 0x1d08 <__ftoa_engine+0x142>
    1d06:	20 2f       	mov	r18, r16
    1d08:	23 95       	inc	r18
    1d0a:	02 2f       	mov	r16, r18
    1d0c:	7a 33       	cpi	r23, 0x3A	; 58
    1d0e:	28 f0       	brcs	.+10     	; 0x1d1a <__ftoa_engine+0x154>
    1d10:	79 e3       	ldi	r23, 0x39	; 57
    1d12:	7d 93       	st	X+, r23
    1d14:	2a 95       	dec	r18
    1d16:	e9 f7       	brne	.-6      	; 0x1d12 <__ftoa_engine+0x14c>
    1d18:	10 c0       	rjmp	.+32     	; 0x1d3a <__ftoa_engine+0x174>
    1d1a:	7d 93       	st	X+, r23
    1d1c:	2a 95       	dec	r18
    1d1e:	89 f6       	brne	.-94     	; 0x1cc2 <__ftoa_engine+0xfc>
    1d20:	06 94       	lsr	r0
    1d22:	97 95       	ror	r25
    1d24:	67 95       	ror	r22
    1d26:	37 95       	ror	r19
    1d28:	17 95       	ror	r17
    1d2a:	17 94       	ror	r1
    1d2c:	e1 18       	sub	r14, r1
    1d2e:	f1 0a       	sbc	r15, r17
    1d30:	43 0b       	sbc	r20, r19
    1d32:	56 0b       	sbc	r21, r22
    1d34:	c9 0b       	sbc	r28, r25
    1d36:	d0 09       	sbc	r29, r0
    1d38:	98 f0       	brcs	.+38     	; 0x1d60 <__ftoa_engine+0x19a>
    1d3a:	23 95       	inc	r18
    1d3c:	7e 91       	ld	r23, -X
    1d3e:	73 95       	inc	r23
    1d40:	7a 33       	cpi	r23, 0x3A	; 58
    1d42:	08 f0       	brcs	.+2      	; 0x1d46 <__ftoa_engine+0x180>
    1d44:	70 e3       	ldi	r23, 0x30	; 48
    1d46:	7c 93       	st	X, r23
    1d48:	20 13       	cpse	r18, r16
    1d4a:	b8 f7       	brcc	.-18     	; 0x1d3a <__ftoa_engine+0x174>
    1d4c:	7e 91       	ld	r23, -X
    1d4e:	70 61       	ori	r23, 0x10	; 16
    1d50:	7d 93       	st	X+, r23
    1d52:	30 f0       	brcs	.+12     	; 0x1d60 <__ftoa_engine+0x19a>
    1d54:	83 95       	inc	r24
    1d56:	71 e3       	ldi	r23, 0x31	; 49
    1d58:	7d 93       	st	X+, r23
    1d5a:	70 e3       	ldi	r23, 0x30	; 48
    1d5c:	2a 95       	dec	r18
    1d5e:	e1 f7       	brne	.-8      	; 0x1d58 <__ftoa_engine+0x192>
    1d60:	11 24       	eor	r1, r1
    1d62:	ef 90       	pop	r14
    1d64:	ff 90       	pop	r15
    1d66:	0f 91       	pop	r16
    1d68:	1f 91       	pop	r17
    1d6a:	cf 91       	pop	r28
    1d6c:	df 91       	pop	r29
    1d6e:	99 27       	eor	r25, r25
    1d70:	87 fd       	sbrc	r24, 7
    1d72:	90 95       	com	r25
    1d74:	08 95       	ret

00001d76 <strnlen_P>:
    1d76:	fc 01       	movw	r30, r24
    1d78:	05 90       	lpm	r0, Z+
    1d7a:	61 50       	subi	r22, 0x01	; 1
    1d7c:	70 40       	sbci	r23, 0x00	; 0
    1d7e:	01 10       	cpse	r0, r1
    1d80:	d8 f7       	brcc	.-10     	; 0x1d78 <strnlen_P+0x2>
    1d82:	80 95       	com	r24
    1d84:	90 95       	com	r25
    1d86:	8e 0f       	add	r24, r30
    1d88:	9f 1f       	adc	r25, r31
    1d8a:	08 95       	ret

00001d8c <strnlen>:
    1d8c:	fc 01       	movw	r30, r24
    1d8e:	61 50       	subi	r22, 0x01	; 1
    1d90:	70 40       	sbci	r23, 0x00	; 0
    1d92:	01 90       	ld	r0, Z+
    1d94:	01 10       	cpse	r0, r1
    1d96:	d8 f7       	brcc	.-10     	; 0x1d8e <strnlen+0x2>
    1d98:	80 95       	com	r24
    1d9a:	90 95       	com	r25
    1d9c:	8e 0f       	add	r24, r30
    1d9e:	9f 1f       	adc	r25, r31
    1da0:	08 95       	ret

00001da2 <fdevopen>:
    1da2:	0f 93       	push	r16
    1da4:	1f 93       	push	r17
    1da6:	cf 93       	push	r28
    1da8:	df 93       	push	r29
    1daa:	00 97       	sbiw	r24, 0x00	; 0
    1dac:	31 f4       	brne	.+12     	; 0x1dba <fdevopen+0x18>
    1dae:	61 15       	cp	r22, r1
    1db0:	71 05       	cpc	r23, r1
    1db2:	19 f4       	brne	.+6      	; 0x1dba <fdevopen+0x18>
    1db4:	80 e0       	ldi	r24, 0x00	; 0
    1db6:	90 e0       	ldi	r25, 0x00	; 0
    1db8:	39 c0       	rjmp	.+114    	; 0x1e2c <fdevopen+0x8a>
    1dba:	8b 01       	movw	r16, r22
    1dbc:	ec 01       	movw	r28, r24
    1dbe:	6e e0       	ldi	r22, 0x0E	; 14
    1dc0:	70 e0       	ldi	r23, 0x00	; 0
    1dc2:	81 e0       	ldi	r24, 0x01	; 1
    1dc4:	90 e0       	ldi	r25, 0x00	; 0
    1dc6:	ba d3       	rcall	.+1908   	; 0x253c <calloc>
    1dc8:	fc 01       	movw	r30, r24
    1dca:	89 2b       	or	r24, r25
    1dcc:	99 f3       	breq	.-26     	; 0x1db4 <fdevopen+0x12>
    1dce:	80 e8       	ldi	r24, 0x80	; 128
    1dd0:	83 83       	std	Z+3, r24	; 0x03
    1dd2:	01 15       	cp	r16, r1
    1dd4:	11 05       	cpc	r17, r1
    1dd6:	71 f0       	breq	.+28     	; 0x1df4 <fdevopen+0x52>
    1dd8:	02 87       	std	Z+10, r16	; 0x0a
    1dda:	13 87       	std	Z+11, r17	; 0x0b
    1ddc:	81 e8       	ldi	r24, 0x81	; 129
    1dde:	83 83       	std	Z+3, r24	; 0x03
    1de0:	80 91 26 20 	lds	r24, 0x2026	; 0x802026 <__iob>
    1de4:	90 91 27 20 	lds	r25, 0x2027	; 0x802027 <__iob+0x1>
    1de8:	89 2b       	or	r24, r25
    1dea:	21 f4       	brne	.+8      	; 0x1df4 <fdevopen+0x52>
    1dec:	e0 93 26 20 	sts	0x2026, r30	; 0x802026 <__iob>
    1df0:	f0 93 27 20 	sts	0x2027, r31	; 0x802027 <__iob+0x1>
    1df4:	20 97       	sbiw	r28, 0x00	; 0
    1df6:	c9 f0       	breq	.+50     	; 0x1e2a <fdevopen+0x88>
    1df8:	c0 87       	std	Z+8, r28	; 0x08
    1dfa:	d1 87       	std	Z+9, r29	; 0x09
    1dfc:	83 81       	ldd	r24, Z+3	; 0x03
    1dfe:	82 60       	ori	r24, 0x02	; 2
    1e00:	83 83       	std	Z+3, r24	; 0x03
    1e02:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <__iob+0x2>
    1e06:	90 91 29 20 	lds	r25, 0x2029	; 0x802029 <__iob+0x3>
    1e0a:	89 2b       	or	r24, r25
    1e0c:	71 f4       	brne	.+28     	; 0x1e2a <fdevopen+0x88>
    1e0e:	e0 93 28 20 	sts	0x2028, r30	; 0x802028 <__iob+0x2>
    1e12:	f0 93 29 20 	sts	0x2029, r31	; 0x802029 <__iob+0x3>
    1e16:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob+0x4>
    1e1a:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x5>
    1e1e:	89 2b       	or	r24, r25
    1e20:	21 f4       	brne	.+8      	; 0x1e2a <fdevopen+0x88>
    1e22:	e0 93 2a 20 	sts	0x202A, r30	; 0x80202a <__iob+0x4>
    1e26:	f0 93 2b 20 	sts	0x202B, r31	; 0x80202b <__iob+0x5>
    1e2a:	cf 01       	movw	r24, r30
    1e2c:	df 91       	pop	r29
    1e2e:	cf 91       	pop	r28
    1e30:	1f 91       	pop	r17
    1e32:	0f 91       	pop	r16
    1e34:	08 95       	ret

00001e36 <fputc>:
    1e36:	0f 93       	push	r16
    1e38:	1f 93       	push	r17
    1e3a:	cf 93       	push	r28
    1e3c:	df 93       	push	r29
    1e3e:	fb 01       	movw	r30, r22
    1e40:	23 81       	ldd	r18, Z+3	; 0x03
    1e42:	21 fd       	sbrc	r18, 1
    1e44:	03 c0       	rjmp	.+6      	; 0x1e4c <fputc+0x16>
    1e46:	8f ef       	ldi	r24, 0xFF	; 255
    1e48:	9f ef       	ldi	r25, 0xFF	; 255
    1e4a:	2c c0       	rjmp	.+88     	; 0x1ea4 <fputc+0x6e>
    1e4c:	22 ff       	sbrs	r18, 2
    1e4e:	16 c0       	rjmp	.+44     	; 0x1e7c <fputc+0x46>
    1e50:	46 81       	ldd	r20, Z+6	; 0x06
    1e52:	57 81       	ldd	r21, Z+7	; 0x07
    1e54:	24 81       	ldd	r18, Z+4	; 0x04
    1e56:	35 81       	ldd	r19, Z+5	; 0x05
    1e58:	42 17       	cp	r20, r18
    1e5a:	53 07       	cpc	r21, r19
    1e5c:	44 f4       	brge	.+16     	; 0x1e6e <fputc+0x38>
    1e5e:	a0 81       	ld	r26, Z
    1e60:	b1 81       	ldd	r27, Z+1	; 0x01
    1e62:	9d 01       	movw	r18, r26
    1e64:	2f 5f       	subi	r18, 0xFF	; 255
    1e66:	3f 4f       	sbci	r19, 0xFF	; 255
    1e68:	20 83       	st	Z, r18
    1e6a:	31 83       	std	Z+1, r19	; 0x01
    1e6c:	8c 93       	st	X, r24
    1e6e:	26 81       	ldd	r18, Z+6	; 0x06
    1e70:	37 81       	ldd	r19, Z+7	; 0x07
    1e72:	2f 5f       	subi	r18, 0xFF	; 255
    1e74:	3f 4f       	sbci	r19, 0xFF	; 255
    1e76:	26 83       	std	Z+6, r18	; 0x06
    1e78:	37 83       	std	Z+7, r19	; 0x07
    1e7a:	14 c0       	rjmp	.+40     	; 0x1ea4 <fputc+0x6e>
    1e7c:	8b 01       	movw	r16, r22
    1e7e:	ec 01       	movw	r28, r24
    1e80:	fb 01       	movw	r30, r22
    1e82:	00 84       	ldd	r0, Z+8	; 0x08
    1e84:	f1 85       	ldd	r31, Z+9	; 0x09
    1e86:	e0 2d       	mov	r30, r0
    1e88:	19 95       	eicall
    1e8a:	89 2b       	or	r24, r25
    1e8c:	e1 f6       	brne	.-72     	; 0x1e46 <fputc+0x10>
    1e8e:	d8 01       	movw	r26, r16
    1e90:	16 96       	adiw	r26, 0x06	; 6
    1e92:	8d 91       	ld	r24, X+
    1e94:	9c 91       	ld	r25, X
    1e96:	17 97       	sbiw	r26, 0x07	; 7
    1e98:	01 96       	adiw	r24, 0x01	; 1
    1e9a:	16 96       	adiw	r26, 0x06	; 6
    1e9c:	8d 93       	st	X+, r24
    1e9e:	9c 93       	st	X, r25
    1ea0:	17 97       	sbiw	r26, 0x07	; 7
    1ea2:	ce 01       	movw	r24, r28
    1ea4:	df 91       	pop	r29
    1ea6:	cf 91       	pop	r28
    1ea8:	1f 91       	pop	r17
    1eaa:	0f 91       	pop	r16
    1eac:	08 95       	ret

00001eae <printf>:
    1eae:	cf 93       	push	r28
    1eb0:	df 93       	push	r29
    1eb2:	cd b7       	in	r28, 0x3d	; 61
    1eb4:	de b7       	in	r29, 0x3e	; 62
    1eb6:	ae 01       	movw	r20, r28
    1eb8:	4a 5f       	subi	r20, 0xFA	; 250
    1eba:	5f 4f       	sbci	r21, 0xFF	; 255
    1ebc:	fa 01       	movw	r30, r20
    1ebe:	61 91       	ld	r22, Z+
    1ec0:	71 91       	ld	r23, Z+
    1ec2:	af 01       	movw	r20, r30
    1ec4:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <__iob+0x2>
    1ec8:	90 91 29 20 	lds	r25, 0x2029	; 0x802029 <__iob+0x3>
    1ecc:	d7 da       	rcall	.-2642   	; 0x147c <vfprintf>
    1ece:	df 91       	pop	r29
    1ed0:	cf 91       	pop	r28
    1ed2:	08 95       	ret

00001ed4 <scanf>:
    1ed4:	cf 93       	push	r28
    1ed6:	df 93       	push	r29
    1ed8:	cd b7       	in	r28, 0x3d	; 61
    1eda:	de b7       	in	r29, 0x3e	; 62
    1edc:	ae 01       	movw	r20, r28
    1ede:	4a 5f       	subi	r20, 0xFA	; 250
    1ee0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ee2:	fa 01       	movw	r30, r20
    1ee4:	61 91       	ld	r22, Z+
    1ee6:	71 91       	ld	r23, Z+
    1ee8:	af 01       	movw	r20, r30
    1eea:	80 91 26 20 	lds	r24, 0x2026	; 0x802026 <__iob>
    1eee:	90 91 27 20 	lds	r25, 0x2027	; 0x802027 <__iob+0x1>
    1ef2:	0d d2       	rcall	.+1050   	; 0x230e <vfscanf>
    1ef4:	df 91       	pop	r29
    1ef6:	cf 91       	pop	r28
    1ef8:	08 95       	ret

00001efa <__ultoa_invert>:
    1efa:	fa 01       	movw	r30, r20
    1efc:	aa 27       	eor	r26, r26
    1efe:	28 30       	cpi	r18, 0x08	; 8
    1f00:	51 f1       	breq	.+84     	; 0x1f56 <__ultoa_invert+0x5c>
    1f02:	20 31       	cpi	r18, 0x10	; 16
    1f04:	81 f1       	breq	.+96     	; 0x1f66 <__ultoa_invert+0x6c>
    1f06:	e8 94       	clt
    1f08:	6f 93       	push	r22
    1f0a:	6e 7f       	andi	r22, 0xFE	; 254
    1f0c:	6e 5f       	subi	r22, 0xFE	; 254
    1f0e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f10:	8f 4f       	sbci	r24, 0xFF	; 255
    1f12:	9f 4f       	sbci	r25, 0xFF	; 255
    1f14:	af 4f       	sbci	r26, 0xFF	; 255
    1f16:	b1 e0       	ldi	r27, 0x01	; 1
    1f18:	3e d0       	rcall	.+124    	; 0x1f96 <__ultoa_invert+0x9c>
    1f1a:	b4 e0       	ldi	r27, 0x04	; 4
    1f1c:	3c d0       	rcall	.+120    	; 0x1f96 <__ultoa_invert+0x9c>
    1f1e:	67 0f       	add	r22, r23
    1f20:	78 1f       	adc	r23, r24
    1f22:	89 1f       	adc	r24, r25
    1f24:	9a 1f       	adc	r25, r26
    1f26:	a1 1d       	adc	r26, r1
    1f28:	68 0f       	add	r22, r24
    1f2a:	79 1f       	adc	r23, r25
    1f2c:	8a 1f       	adc	r24, r26
    1f2e:	91 1d       	adc	r25, r1
    1f30:	a1 1d       	adc	r26, r1
    1f32:	6a 0f       	add	r22, r26
    1f34:	71 1d       	adc	r23, r1
    1f36:	81 1d       	adc	r24, r1
    1f38:	91 1d       	adc	r25, r1
    1f3a:	a1 1d       	adc	r26, r1
    1f3c:	20 d0       	rcall	.+64     	; 0x1f7e <__ultoa_invert+0x84>
    1f3e:	09 f4       	brne	.+2      	; 0x1f42 <__ultoa_invert+0x48>
    1f40:	68 94       	set
    1f42:	3f 91       	pop	r19
    1f44:	2a e0       	ldi	r18, 0x0A	; 10
    1f46:	26 9f       	mul	r18, r22
    1f48:	11 24       	eor	r1, r1
    1f4a:	30 19       	sub	r19, r0
    1f4c:	30 5d       	subi	r19, 0xD0	; 208
    1f4e:	31 93       	st	Z+, r19
    1f50:	de f6       	brtc	.-74     	; 0x1f08 <__ultoa_invert+0xe>
    1f52:	cf 01       	movw	r24, r30
    1f54:	08 95       	ret
    1f56:	46 2f       	mov	r20, r22
    1f58:	47 70       	andi	r20, 0x07	; 7
    1f5a:	40 5d       	subi	r20, 0xD0	; 208
    1f5c:	41 93       	st	Z+, r20
    1f5e:	b3 e0       	ldi	r27, 0x03	; 3
    1f60:	0f d0       	rcall	.+30     	; 0x1f80 <__ultoa_invert+0x86>
    1f62:	c9 f7       	brne	.-14     	; 0x1f56 <__ultoa_invert+0x5c>
    1f64:	f6 cf       	rjmp	.-20     	; 0x1f52 <__ultoa_invert+0x58>
    1f66:	46 2f       	mov	r20, r22
    1f68:	4f 70       	andi	r20, 0x0F	; 15
    1f6a:	40 5d       	subi	r20, 0xD0	; 208
    1f6c:	4a 33       	cpi	r20, 0x3A	; 58
    1f6e:	18 f0       	brcs	.+6      	; 0x1f76 <__ultoa_invert+0x7c>
    1f70:	49 5d       	subi	r20, 0xD9	; 217
    1f72:	31 fd       	sbrc	r19, 1
    1f74:	40 52       	subi	r20, 0x20	; 32
    1f76:	41 93       	st	Z+, r20
    1f78:	02 d0       	rcall	.+4      	; 0x1f7e <__ultoa_invert+0x84>
    1f7a:	a9 f7       	brne	.-22     	; 0x1f66 <__ultoa_invert+0x6c>
    1f7c:	ea cf       	rjmp	.-44     	; 0x1f52 <__ultoa_invert+0x58>
    1f7e:	b4 e0       	ldi	r27, 0x04	; 4
    1f80:	a6 95       	lsr	r26
    1f82:	97 95       	ror	r25
    1f84:	87 95       	ror	r24
    1f86:	77 95       	ror	r23
    1f88:	67 95       	ror	r22
    1f8a:	ba 95       	dec	r27
    1f8c:	c9 f7       	brne	.-14     	; 0x1f80 <__ultoa_invert+0x86>
    1f8e:	00 97       	sbiw	r24, 0x00	; 0
    1f90:	61 05       	cpc	r22, r1
    1f92:	71 05       	cpc	r23, r1
    1f94:	08 95       	ret
    1f96:	9b 01       	movw	r18, r22
    1f98:	ac 01       	movw	r20, r24
    1f9a:	0a 2e       	mov	r0, r26
    1f9c:	06 94       	lsr	r0
    1f9e:	57 95       	ror	r21
    1fa0:	47 95       	ror	r20
    1fa2:	37 95       	ror	r19
    1fa4:	27 95       	ror	r18
    1fa6:	ba 95       	dec	r27
    1fa8:	c9 f7       	brne	.-14     	; 0x1f9c <__ultoa_invert+0xa2>
    1faa:	62 0f       	add	r22, r18
    1fac:	73 1f       	adc	r23, r19
    1fae:	84 1f       	adc	r24, r20
    1fb0:	95 1f       	adc	r25, r21
    1fb2:	a0 1d       	adc	r26, r0
    1fb4:	08 95       	ret

00001fb6 <putval>:
    1fb6:	20 fd       	sbrc	r18, 0
    1fb8:	09 c0       	rjmp	.+18     	; 0x1fcc <putval+0x16>
    1fba:	fc 01       	movw	r30, r24
    1fbc:	23 fd       	sbrc	r18, 3
    1fbe:	05 c0       	rjmp	.+10     	; 0x1fca <putval+0x14>
    1fc0:	22 ff       	sbrs	r18, 2
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <putval+0x12>
    1fc4:	73 83       	std	Z+3, r23	; 0x03
    1fc6:	62 83       	std	Z+2, r22	; 0x02
    1fc8:	51 83       	std	Z+1, r21	; 0x01
    1fca:	40 83       	st	Z, r20
    1fcc:	08 95       	ret

00001fce <mulacc>:
    1fce:	44 fd       	sbrc	r20, 4
    1fd0:	17 c0       	rjmp	.+46     	; 0x2000 <mulacc+0x32>
    1fd2:	46 fd       	sbrc	r20, 6
    1fd4:	17 c0       	rjmp	.+46     	; 0x2004 <mulacc+0x36>
    1fd6:	ab 01       	movw	r20, r22
    1fd8:	bc 01       	movw	r22, r24
    1fda:	da 01       	movw	r26, r20
    1fdc:	fb 01       	movw	r30, r22
    1fde:	aa 0f       	add	r26, r26
    1fe0:	bb 1f       	adc	r27, r27
    1fe2:	ee 1f       	adc	r30, r30
    1fe4:	ff 1f       	adc	r31, r31
    1fe6:	10 94       	com	r1
    1fe8:	d1 f7       	brne	.-12     	; 0x1fde <mulacc+0x10>
    1fea:	4a 0f       	add	r20, r26
    1fec:	5b 1f       	adc	r21, r27
    1fee:	6e 1f       	adc	r22, r30
    1ff0:	7f 1f       	adc	r23, r31
    1ff2:	cb 01       	movw	r24, r22
    1ff4:	ba 01       	movw	r22, r20
    1ff6:	66 0f       	add	r22, r22
    1ff8:	77 1f       	adc	r23, r23
    1ffa:	88 1f       	adc	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	09 c0       	rjmp	.+18     	; 0x2012 <mulacc+0x44>
    2000:	33 e0       	ldi	r19, 0x03	; 3
    2002:	01 c0       	rjmp	.+2      	; 0x2006 <mulacc+0x38>
    2004:	34 e0       	ldi	r19, 0x04	; 4
    2006:	66 0f       	add	r22, r22
    2008:	77 1f       	adc	r23, r23
    200a:	88 1f       	adc	r24, r24
    200c:	99 1f       	adc	r25, r25
    200e:	31 50       	subi	r19, 0x01	; 1
    2010:	d1 f7       	brne	.-12     	; 0x2006 <mulacc+0x38>
    2012:	62 0f       	add	r22, r18
    2014:	71 1d       	adc	r23, r1
    2016:	81 1d       	adc	r24, r1
    2018:	91 1d       	adc	r25, r1
    201a:	08 95       	ret

0000201c <skip_spaces>:
    201c:	0f 93       	push	r16
    201e:	1f 93       	push	r17
    2020:	cf 93       	push	r28
    2022:	df 93       	push	r29
    2024:	8c 01       	movw	r16, r24
    2026:	c8 01       	movw	r24, r16
    2028:	de d3       	rcall	.+1980   	; 0x27e6 <fgetc>
    202a:	ec 01       	movw	r28, r24
    202c:	97 fd       	sbrc	r25, 7
    202e:	06 c0       	rjmp	.+12     	; 0x203c <skip_spaces+0x20>
    2030:	c0 d3       	rcall	.+1920   	; 0x27b2 <isspace>
    2032:	89 2b       	or	r24, r25
    2034:	c1 f7       	brne	.-16     	; 0x2026 <skip_spaces+0xa>
    2036:	b8 01       	movw	r22, r16
    2038:	ce 01       	movw	r24, r28
    203a:	13 d4       	rcall	.+2086   	; 0x2862 <ungetc>
    203c:	ce 01       	movw	r24, r28
    203e:	df 91       	pop	r29
    2040:	cf 91       	pop	r28
    2042:	1f 91       	pop	r17
    2044:	0f 91       	pop	r16
    2046:	08 95       	ret

00002048 <conv_int>:
    2048:	8f 92       	push	r8
    204a:	9f 92       	push	r9
    204c:	af 92       	push	r10
    204e:	bf 92       	push	r11
    2050:	ef 92       	push	r14
    2052:	ff 92       	push	r15
    2054:	0f 93       	push	r16
    2056:	1f 93       	push	r17
    2058:	cf 93       	push	r28
    205a:	df 93       	push	r29
    205c:	8c 01       	movw	r16, r24
    205e:	d6 2f       	mov	r29, r22
    2060:	7a 01       	movw	r14, r20
    2062:	b2 2e       	mov	r11, r18
    2064:	c0 d3       	rcall	.+1920   	; 0x27e6 <fgetc>
    2066:	9c 01       	movw	r18, r24
    2068:	33 27       	eor	r19, r19
    206a:	2b 32       	cpi	r18, 0x2B	; 43
    206c:	31 05       	cpc	r19, r1
    206e:	31 f0       	breq	.+12     	; 0x207c <conv_int+0x34>
    2070:	2d 32       	cpi	r18, 0x2D	; 45
    2072:	31 05       	cpc	r19, r1
    2074:	59 f4       	brne	.+22     	; 0x208c <conv_int+0x44>
    2076:	8b 2d       	mov	r24, r11
    2078:	80 68       	ori	r24, 0x80	; 128
    207a:	b8 2e       	mov	r11, r24
    207c:	d1 50       	subi	r29, 0x01	; 1
    207e:	11 f4       	brne	.+4      	; 0x2084 <conv_int+0x3c>
    2080:	80 e0       	ldi	r24, 0x00	; 0
    2082:	61 c0       	rjmp	.+194    	; 0x2146 <conv_int+0xfe>
    2084:	c8 01       	movw	r24, r16
    2086:	af d3       	rcall	.+1886   	; 0x27e6 <fgetc>
    2088:	97 fd       	sbrc	r25, 7
    208a:	fa cf       	rjmp	.-12     	; 0x2080 <conv_int+0x38>
    208c:	cb 2d       	mov	r28, r11
    208e:	cd 7f       	andi	r28, 0xFD	; 253
    2090:	2b 2d       	mov	r18, r11
    2092:	20 73       	andi	r18, 0x30	; 48
    2094:	f9 f4       	brne	.+62     	; 0x20d4 <conv_int+0x8c>
    2096:	80 33       	cpi	r24, 0x30	; 48
    2098:	e9 f4       	brne	.+58     	; 0x20d4 <conv_int+0x8c>
    209a:	aa 24       	eor	r10, r10
    209c:	aa 94       	dec	r10
    209e:	ad 0e       	add	r10, r29
    20a0:	09 f4       	brne	.+2      	; 0x20a4 <conv_int+0x5c>
    20a2:	3e c0       	rjmp	.+124    	; 0x2120 <conv_int+0xd8>
    20a4:	c8 01       	movw	r24, r16
    20a6:	9f d3       	rcall	.+1854   	; 0x27e6 <fgetc>
    20a8:	97 fd       	sbrc	r25, 7
    20aa:	3a c0       	rjmp	.+116    	; 0x2120 <conv_int+0xd8>
    20ac:	9c 01       	movw	r18, r24
    20ae:	2f 7d       	andi	r18, 0xDF	; 223
    20b0:	33 27       	eor	r19, r19
    20b2:	28 35       	cpi	r18, 0x58	; 88
    20b4:	31 05       	cpc	r19, r1
    20b6:	41 f4       	brne	.+16     	; 0x20c8 <conv_int+0x80>
    20b8:	c2 64       	ori	r28, 0x42	; 66
    20ba:	d2 50       	subi	r29, 0x02	; 2
    20bc:	89 f1       	breq	.+98     	; 0x2120 <conv_int+0xd8>
    20be:	c8 01       	movw	r24, r16
    20c0:	92 d3       	rcall	.+1828   	; 0x27e6 <fgetc>
    20c2:	97 ff       	sbrs	r25, 7
    20c4:	07 c0       	rjmp	.+14     	; 0x20d4 <conv_int+0x8c>
    20c6:	2c c0       	rjmp	.+88     	; 0x2120 <conv_int+0xd8>
    20c8:	b6 fe       	sbrs	r11, 6
    20ca:	02 c0       	rjmp	.+4      	; 0x20d0 <conv_int+0x88>
    20cc:	c2 60       	ori	r28, 0x02	; 2
    20ce:	01 c0       	rjmp	.+2      	; 0x20d2 <conv_int+0x8a>
    20d0:	c2 61       	ori	r28, 0x12	; 18
    20d2:	da 2d       	mov	r29, r10
    20d4:	81 2c       	mov	r8, r1
    20d6:	91 2c       	mov	r9, r1
    20d8:	54 01       	movw	r10, r8
    20da:	20 ed       	ldi	r18, 0xD0	; 208
    20dc:	28 0f       	add	r18, r24
    20de:	28 30       	cpi	r18, 0x08	; 8
    20e0:	78 f0       	brcs	.+30     	; 0x2100 <conv_int+0xb8>
    20e2:	c4 ff       	sbrs	r28, 4
    20e4:	03 c0       	rjmp	.+6      	; 0x20ec <conv_int+0xa4>
    20e6:	b8 01       	movw	r22, r16
    20e8:	bc d3       	rcall	.+1912   	; 0x2862 <ungetc>
    20ea:	17 c0       	rjmp	.+46     	; 0x211a <conv_int+0xd2>
    20ec:	2a 30       	cpi	r18, 0x0A	; 10
    20ee:	40 f0       	brcs	.+16     	; 0x2100 <conv_int+0xb8>
    20f0:	c6 ff       	sbrs	r28, 6
    20f2:	f9 cf       	rjmp	.-14     	; 0x20e6 <conv_int+0x9e>
    20f4:	2f 7d       	andi	r18, 0xDF	; 223
    20f6:	3f ee       	ldi	r19, 0xEF	; 239
    20f8:	32 0f       	add	r19, r18
    20fa:	36 30       	cpi	r19, 0x06	; 6
    20fc:	a0 f7       	brcc	.-24     	; 0x20e6 <conv_int+0x9e>
    20fe:	27 50       	subi	r18, 0x07	; 7
    2100:	4c 2f       	mov	r20, r28
    2102:	c5 01       	movw	r24, r10
    2104:	b4 01       	movw	r22, r8
    2106:	63 df       	rcall	.-314    	; 0x1fce <mulacc>
    2108:	4b 01       	movw	r8, r22
    210a:	5c 01       	movw	r10, r24
    210c:	c2 60       	ori	r28, 0x02	; 2
    210e:	d1 50       	subi	r29, 0x01	; 1
    2110:	51 f0       	breq	.+20     	; 0x2126 <conv_int+0xde>
    2112:	c8 01       	movw	r24, r16
    2114:	68 d3       	rcall	.+1744   	; 0x27e6 <fgetc>
    2116:	97 ff       	sbrs	r25, 7
    2118:	e0 cf       	rjmp	.-64     	; 0x20da <conv_int+0x92>
    211a:	c1 fd       	sbrc	r28, 1
    211c:	04 c0       	rjmp	.+8      	; 0x2126 <conv_int+0xde>
    211e:	b0 cf       	rjmp	.-160    	; 0x2080 <conv_int+0x38>
    2120:	81 2c       	mov	r8, r1
    2122:	91 2c       	mov	r9, r1
    2124:	54 01       	movw	r10, r8
    2126:	c7 ff       	sbrs	r28, 7
    2128:	08 c0       	rjmp	.+16     	; 0x213a <conv_int+0xf2>
    212a:	b0 94       	com	r11
    212c:	a0 94       	com	r10
    212e:	90 94       	com	r9
    2130:	80 94       	com	r8
    2132:	81 1c       	adc	r8, r1
    2134:	91 1c       	adc	r9, r1
    2136:	a1 1c       	adc	r10, r1
    2138:	b1 1c       	adc	r11, r1
    213a:	2c 2f       	mov	r18, r28
    213c:	b5 01       	movw	r22, r10
    213e:	a4 01       	movw	r20, r8
    2140:	c7 01       	movw	r24, r14
    2142:	39 df       	rcall	.-398    	; 0x1fb6 <putval>
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	df 91       	pop	r29
    2148:	cf 91       	pop	r28
    214a:	1f 91       	pop	r17
    214c:	0f 91       	pop	r16
    214e:	ff 90       	pop	r15
    2150:	ef 90       	pop	r14
    2152:	bf 90       	pop	r11
    2154:	af 90       	pop	r10
    2156:	9f 90       	pop	r9
    2158:	8f 90       	pop	r8
    215a:	08 95       	ret

0000215c <conv_brk>:
    215c:	5f 92       	push	r5
    215e:	6f 92       	push	r6
    2160:	7f 92       	push	r7
    2162:	8f 92       	push	r8
    2164:	9f 92       	push	r9
    2166:	af 92       	push	r10
    2168:	bf 92       	push	r11
    216a:	cf 92       	push	r12
    216c:	df 92       	push	r13
    216e:	ef 92       	push	r14
    2170:	ff 92       	push	r15
    2172:	0f 93       	push	r16
    2174:	1f 93       	push	r17
    2176:	cf 93       	push	r28
    2178:	df 93       	push	r29
    217a:	cd b7       	in	r28, 0x3d	; 61
    217c:	de b7       	in	r29, 0x3e	; 62
    217e:	a0 97       	sbiw	r28, 0x20	; 32
    2180:	cd bf       	out	0x3d, r28	; 61
    2182:	de bf       	out	0x3e, r29	; 62
    2184:	5c 01       	movw	r10, r24
    2186:	96 2e       	mov	r9, r22
    2188:	7a 01       	movw	r14, r20
    218a:	f9 01       	movw	r30, r18
    218c:	8e 01       	movw	r16, r28
    218e:	0f 5f       	subi	r16, 0xFF	; 255
    2190:	1f 4f       	sbci	r17, 0xFF	; 255
    2192:	68 01       	movw	r12, r16
    2194:	80 e2       	ldi	r24, 0x20	; 32
    2196:	d8 01       	movw	r26, r16
    2198:	1d 92       	st	X+, r1
    219a:	8a 95       	dec	r24
    219c:	e9 f7       	brne	.-6      	; 0x2198 <conv_brk+0x3c>
    219e:	d5 01       	movw	r26, r10
    21a0:	13 96       	adiw	r26, 0x03	; 3
    21a2:	8c 90       	ld	r8, X
    21a4:	80 e0       	ldi	r24, 0x00	; 0
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	61 2c       	mov	r6, r1
    21aa:	71 2c       	mov	r7, r1
    21ac:	30 e0       	ldi	r19, 0x00	; 0
    21ae:	61 e0       	ldi	r22, 0x01	; 1
    21b0:	70 e0       	ldi	r23, 0x00	; 0
    21b2:	83 fc       	sbrc	r8, 3
    21b4:	25 91       	lpm	r18, Z+
    21b6:	83 fe       	sbrs	r8, 3
    21b8:	21 91       	ld	r18, Z+
    21ba:	8f 01       	movw	r16, r30
    21bc:	52 2e       	mov	r5, r18
    21be:	21 11       	cpse	r18, r1
    21c0:	03 c0       	rjmp	.+6      	; 0x21c8 <conv_brk+0x6c>
    21c2:	80 e0       	ldi	r24, 0x00	; 0
    21c4:	90 e0       	ldi	r25, 0x00	; 0
    21c6:	90 c0       	rjmp	.+288    	; 0x22e8 <conv_brk+0x18c>
    21c8:	2e 35       	cpi	r18, 0x5E	; 94
    21ca:	11 f4       	brne	.+4      	; 0x21d0 <conv_brk+0x74>
    21cc:	00 97       	sbiw	r24, 0x00	; 0
    21ce:	51 f1       	breq	.+84     	; 0x2224 <conv_brk+0xc8>
    21d0:	43 2f       	mov	r20, r19
    21d2:	50 e0       	ldi	r21, 0x00	; 0
    21d4:	48 17       	cp	r20, r24
    21d6:	59 07       	cpc	r21, r25
    21d8:	3c f4       	brge	.+14     	; 0x21e8 <conv_brk+0x8c>
    21da:	2d 35       	cpi	r18, 0x5D	; 93
    21dc:	59 f1       	breq	.+86     	; 0x2234 <conv_brk+0xd8>
    21de:	2d 32       	cpi	r18, 0x2D	; 45
    21e0:	19 f4       	brne	.+6      	; 0x21e8 <conv_brk+0x8c>
    21e2:	77 20       	and	r7, r7
    21e4:	09 f1       	breq	.+66     	; 0x2228 <conv_brk+0xcc>
    21e6:	03 c0       	rjmp	.+6      	; 0x21ee <conv_brk+0x92>
    21e8:	77 20       	and	r7, r7
    21ea:	09 f4       	brne	.+2      	; 0x21ee <conv_brk+0x92>
    21ec:	68 c0       	rjmp	.+208    	; 0x22be <conv_brk+0x162>
    21ee:	45 2d       	mov	r20, r5
    21f0:	46 95       	lsr	r20
    21f2:	46 95       	lsr	r20
    21f4:	46 95       	lsr	r20
    21f6:	d6 01       	movw	r26, r12
    21f8:	a4 0f       	add	r26, r20
    21fa:	b1 1d       	adc	r27, r1
    21fc:	45 2d       	mov	r20, r5
    21fe:	47 70       	andi	r20, 0x07	; 7
    2200:	8b 01       	movw	r16, r22
    2202:	02 c0       	rjmp	.+4      	; 0x2208 <conv_brk+0xac>
    2204:	00 0f       	add	r16, r16
    2206:	11 1f       	adc	r17, r17
    2208:	4a 95       	dec	r20
    220a:	e2 f7       	brpl	.-8      	; 0x2204 <conv_brk+0xa8>
    220c:	a8 01       	movw	r20, r16
    220e:	5c 91       	ld	r21, X
    2210:	45 2b       	or	r20, r21
    2212:	4c 93       	st	X, r20
    2214:	65 14       	cp	r6, r5
    2216:	59 f0       	breq	.+22     	; 0x222e <conv_brk+0xd2>
    2218:	56 14       	cp	r5, r6
    221a:	10 f4       	brcc	.+4      	; 0x2220 <conv_brk+0xc4>
    221c:	53 94       	inc	r5
    221e:	e7 cf       	rjmp	.-50     	; 0x21ee <conv_brk+0x92>
    2220:	5a 94       	dec	r5
    2222:	e5 cf       	rjmp	.-54     	; 0x21ee <conv_brk+0x92>
    2224:	31 e0       	ldi	r19, 0x01	; 1
    2226:	04 c0       	rjmp	.+8      	; 0x2230 <conv_brk+0xd4>
    2228:	77 24       	eor	r7, r7
    222a:	73 94       	inc	r7
    222c:	01 c0       	rjmp	.+2      	; 0x2230 <conv_brk+0xd4>
    222e:	71 2c       	mov	r7, r1
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	bf cf       	rjmp	.-130    	; 0x21b2 <conv_brk+0x56>
    2234:	77 20       	and	r7, r7
    2236:	19 f0       	breq	.+6      	; 0x223e <conv_brk+0xe2>
    2238:	8e 81       	ldd	r24, Y+6	; 0x06
    223a:	80 62       	ori	r24, 0x20	; 32
    223c:	8e 83       	std	Y+6, r24	; 0x06
    223e:	31 11       	cpse	r19, r1
    2240:	03 c0       	rjmp	.+6      	; 0x2248 <conv_brk+0xec>
    2242:	88 24       	eor	r8, r8
    2244:	83 94       	inc	r8
    2246:	17 c0       	rjmp	.+46     	; 0x2276 <conv_brk+0x11a>
    2248:	f6 01       	movw	r30, r12
    224a:	9e 01       	movw	r18, r28
    224c:	2f 5d       	subi	r18, 0xDF	; 223
    224e:	3f 4f       	sbci	r19, 0xFF	; 255
    2250:	80 81       	ld	r24, Z
    2252:	80 95       	com	r24
    2254:	81 93       	st	Z+, r24
    2256:	2e 17       	cp	r18, r30
    2258:	3f 07       	cpc	r19, r31
    225a:	d1 f7       	brne	.-12     	; 0x2250 <conv_brk+0xf4>
    225c:	f2 cf       	rjmp	.-28     	; 0x2242 <conv_brk+0xe6>
    225e:	e1 14       	cp	r14, r1
    2260:	f1 04       	cpc	r15, r1
    2262:	29 f0       	breq	.+10     	; 0x226e <conv_brk+0x112>
    2264:	d7 01       	movw	r26, r14
    2266:	8c 93       	st	X, r24
    2268:	f7 01       	movw	r30, r14
    226a:	31 96       	adiw	r30, 0x01	; 1
    226c:	7f 01       	movw	r14, r30
    226e:	9a 94       	dec	r9
    2270:	81 2c       	mov	r8, r1
    2272:	99 20       	and	r9, r9
    2274:	e9 f0       	breq	.+58     	; 0x22b0 <conv_brk+0x154>
    2276:	c5 01       	movw	r24, r10
    2278:	b6 d2       	rcall	.+1388   	; 0x27e6 <fgetc>
    227a:	97 fd       	sbrc	r25, 7
    227c:	17 c0       	rjmp	.+46     	; 0x22ac <conv_brk+0x150>
    227e:	fc 01       	movw	r30, r24
    2280:	ff 27       	eor	r31, r31
    2282:	23 e0       	ldi	r18, 0x03	; 3
    2284:	f5 95       	asr	r31
    2286:	e7 95       	ror	r30
    2288:	2a 95       	dec	r18
    228a:	e1 f7       	brne	.-8      	; 0x2284 <conv_brk+0x128>
    228c:	ec 0d       	add	r30, r12
    228e:	fd 1d       	adc	r31, r13
    2290:	20 81       	ld	r18, Z
    2292:	30 e0       	ldi	r19, 0x00	; 0
    2294:	ac 01       	movw	r20, r24
    2296:	47 70       	andi	r20, 0x07	; 7
    2298:	55 27       	eor	r21, r21
    229a:	02 c0       	rjmp	.+4      	; 0x22a0 <conv_brk+0x144>
    229c:	35 95       	asr	r19
    229e:	27 95       	ror	r18
    22a0:	4a 95       	dec	r20
    22a2:	e2 f7       	brpl	.-8      	; 0x229c <conv_brk+0x140>
    22a4:	20 fd       	sbrc	r18, 0
    22a6:	db cf       	rjmp	.-74     	; 0x225e <conv_brk+0x102>
    22a8:	b5 01       	movw	r22, r10
    22aa:	db d2       	rcall	.+1462   	; 0x2862 <ungetc>
    22ac:	81 10       	cpse	r8, r1
    22ae:	89 cf       	rjmp	.-238    	; 0x21c2 <conv_brk+0x66>
    22b0:	e1 14       	cp	r14, r1
    22b2:	f1 04       	cpc	r15, r1
    22b4:	11 f0       	breq	.+4      	; 0x22ba <conv_brk+0x15e>
    22b6:	d7 01       	movw	r26, r14
    22b8:	1c 92       	st	X, r1
    22ba:	c8 01       	movw	r24, r16
    22bc:	15 c0       	rjmp	.+42     	; 0x22e8 <conv_brk+0x18c>
    22be:	42 2f       	mov	r20, r18
    22c0:	46 95       	lsr	r20
    22c2:	46 95       	lsr	r20
    22c4:	46 95       	lsr	r20
    22c6:	d6 01       	movw	r26, r12
    22c8:	a4 0f       	add	r26, r20
    22ca:	b1 1d       	adc	r27, r1
    22cc:	42 2f       	mov	r20, r18
    22ce:	47 70       	andi	r20, 0x07	; 7
    22d0:	8b 01       	movw	r16, r22
    22d2:	02 c0       	rjmp	.+4      	; 0x22d8 <conv_brk+0x17c>
    22d4:	00 0f       	add	r16, r16
    22d6:	11 1f       	adc	r17, r17
    22d8:	4a 95       	dec	r20
    22da:	e2 f7       	brpl	.-8      	; 0x22d4 <conv_brk+0x178>
    22dc:	a8 01       	movw	r20, r16
    22de:	5c 91       	ld	r21, X
    22e0:	45 2b       	or	r20, r21
    22e2:	4c 93       	st	X, r20
    22e4:	62 2e       	mov	r6, r18
    22e6:	a4 cf       	rjmp	.-184    	; 0x2230 <conv_brk+0xd4>
    22e8:	a0 96       	adiw	r28, 0x20	; 32
    22ea:	cd bf       	out	0x3d, r28	; 61
    22ec:	de bf       	out	0x3e, r29	; 62
    22ee:	df 91       	pop	r29
    22f0:	cf 91       	pop	r28
    22f2:	1f 91       	pop	r17
    22f4:	0f 91       	pop	r16
    22f6:	ff 90       	pop	r15
    22f8:	ef 90       	pop	r14
    22fa:	df 90       	pop	r13
    22fc:	cf 90       	pop	r12
    22fe:	bf 90       	pop	r11
    2300:	af 90       	pop	r10
    2302:	9f 90       	pop	r9
    2304:	8f 90       	pop	r8
    2306:	7f 90       	pop	r7
    2308:	6f 90       	pop	r6
    230a:	5f 90       	pop	r5
    230c:	08 95       	ret

0000230e <vfscanf>:
    230e:	5f 92       	push	r5
    2310:	6f 92       	push	r6
    2312:	7f 92       	push	r7
    2314:	8f 92       	push	r8
    2316:	9f 92       	push	r9
    2318:	af 92       	push	r10
    231a:	bf 92       	push	r11
    231c:	cf 92       	push	r12
    231e:	df 92       	push	r13
    2320:	ef 92       	push	r14
    2322:	ff 92       	push	r15
    2324:	0f 93       	push	r16
    2326:	1f 93       	push	r17
    2328:	cf 93       	push	r28
    232a:	df 93       	push	r29
    232c:	6c 01       	movw	r12, r24
    232e:	eb 01       	movw	r28, r22
    2330:	5a 01       	movw	r10, r20
    2332:	fc 01       	movw	r30, r24
    2334:	16 82       	std	Z+6, r1	; 0x06
    2336:	17 82       	std	Z+7, r1	; 0x07
    2338:	51 2c       	mov	r5, r1
    233a:	f6 01       	movw	r30, r12
    233c:	e3 80       	ldd	r14, Z+3	; 0x03
    233e:	fe 01       	movw	r30, r28
    2340:	e3 fc       	sbrc	r14, 3
    2342:	85 91       	lpm	r24, Z+
    2344:	e3 fe       	sbrs	r14, 3
    2346:	81 91       	ld	r24, Z+
    2348:	18 2f       	mov	r17, r24
    234a:	ef 01       	movw	r28, r30
    234c:	88 23       	and	r24, r24
    234e:	09 f4       	brne	.+2      	; 0x2352 <vfscanf+0x44>
    2350:	e0 c0       	rjmp	.+448    	; 0x2512 <vfscanf+0x204>
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	2e d2       	rcall	.+1116   	; 0x27b2 <isspace>
    2356:	89 2b       	or	r24, r25
    2358:	19 f0       	breq	.+6      	; 0x2360 <vfscanf+0x52>
    235a:	c6 01       	movw	r24, r12
    235c:	5f de       	rcall	.-834    	; 0x201c <skip_spaces>
    235e:	ed cf       	rjmp	.-38     	; 0x233a <vfscanf+0x2c>
    2360:	15 32       	cpi	r17, 0x25	; 37
    2362:	41 f4       	brne	.+16     	; 0x2374 <vfscanf+0x66>
    2364:	fe 01       	movw	r30, r28
    2366:	e3 fc       	sbrc	r14, 3
    2368:	15 91       	lpm	r17, Z+
    236a:	e3 fe       	sbrs	r14, 3
    236c:	11 91       	ld	r17, Z+
    236e:	ef 01       	movw	r28, r30
    2370:	15 32       	cpi	r17, 0x25	; 37
    2372:	71 f4       	brne	.+28     	; 0x2390 <vfscanf+0x82>
    2374:	c6 01       	movw	r24, r12
    2376:	37 d2       	rcall	.+1134   	; 0x27e6 <fgetc>
    2378:	97 fd       	sbrc	r25, 7
    237a:	c9 c0       	rjmp	.+402    	; 0x250e <vfscanf+0x200>
    237c:	41 2f       	mov	r20, r17
    237e:	50 e0       	ldi	r21, 0x00	; 0
    2380:	9c 01       	movw	r18, r24
    2382:	33 27       	eor	r19, r19
    2384:	24 17       	cp	r18, r20
    2386:	35 07       	cpc	r19, r21
    2388:	c1 f2       	breq	.-80     	; 0x233a <vfscanf+0x2c>
    238a:	b6 01       	movw	r22, r12
    238c:	6a d2       	rcall	.+1236   	; 0x2862 <ungetc>
    238e:	c1 c0       	rjmp	.+386    	; 0x2512 <vfscanf+0x204>
    2390:	1a 32       	cpi	r17, 0x2A	; 42
    2392:	39 f4       	brne	.+14     	; 0x23a2 <vfscanf+0x94>
    2394:	e3 fc       	sbrc	r14, 3
    2396:	15 91       	lpm	r17, Z+
    2398:	e3 fe       	sbrs	r14, 3
    239a:	11 91       	ld	r17, Z+
    239c:	ef 01       	movw	r28, r30
    239e:	01 e0       	ldi	r16, 0x01	; 1
    23a0:	01 c0       	rjmp	.+2      	; 0x23a4 <vfscanf+0x96>
    23a2:	00 e0       	ldi	r16, 0x00	; 0
    23a4:	f1 2c       	mov	r15, r1
    23a6:	20 ed       	ldi	r18, 0xD0	; 208
    23a8:	21 0f       	add	r18, r17
    23aa:	2a 30       	cpi	r18, 0x0A	; 10
    23ac:	78 f4       	brcc	.+30     	; 0x23cc <vfscanf+0xbe>
    23ae:	02 60       	ori	r16, 0x02	; 2
    23b0:	6f 2d       	mov	r22, r15
    23b2:	70 e0       	ldi	r23, 0x00	; 0
    23b4:	80 e0       	ldi	r24, 0x00	; 0
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	40 e2       	ldi	r20, 0x20	; 32
    23ba:	09 de       	rcall	.-1006   	; 0x1fce <mulacc>
    23bc:	f6 2e       	mov	r15, r22
    23be:	fe 01       	movw	r30, r28
    23c0:	e3 fc       	sbrc	r14, 3
    23c2:	15 91       	lpm	r17, Z+
    23c4:	e3 fe       	sbrs	r14, 3
    23c6:	11 91       	ld	r17, Z+
    23c8:	ef 01       	movw	r28, r30
    23ca:	ed cf       	rjmp	.-38     	; 0x23a6 <vfscanf+0x98>
    23cc:	01 ff       	sbrs	r16, 1
    23ce:	03 c0       	rjmp	.+6      	; 0x23d6 <vfscanf+0xc8>
    23d0:	f1 10       	cpse	r15, r1
    23d2:	03 c0       	rjmp	.+6      	; 0x23da <vfscanf+0xcc>
    23d4:	9e c0       	rjmp	.+316    	; 0x2512 <vfscanf+0x204>
    23d6:	ff 24       	eor	r15, r15
    23d8:	fa 94       	dec	r15
    23da:	18 36       	cpi	r17, 0x68	; 104
    23dc:	19 f0       	breq	.+6      	; 0x23e4 <vfscanf+0xd6>
    23de:	1c 36       	cpi	r17, 0x6C	; 108
    23e0:	51 f0       	breq	.+20     	; 0x23f6 <vfscanf+0xe8>
    23e2:	10 c0       	rjmp	.+32     	; 0x2404 <vfscanf+0xf6>
    23e4:	fe 01       	movw	r30, r28
    23e6:	e3 fc       	sbrc	r14, 3
    23e8:	15 91       	lpm	r17, Z+
    23ea:	e3 fe       	sbrs	r14, 3
    23ec:	11 91       	ld	r17, Z+
    23ee:	ef 01       	movw	r28, r30
    23f0:	18 36       	cpi	r17, 0x68	; 104
    23f2:	41 f4       	brne	.+16     	; 0x2404 <vfscanf+0xf6>
    23f4:	08 60       	ori	r16, 0x08	; 8
    23f6:	04 60       	ori	r16, 0x04	; 4
    23f8:	fe 01       	movw	r30, r28
    23fa:	e3 fc       	sbrc	r14, 3
    23fc:	15 91       	lpm	r17, Z+
    23fe:	e3 fe       	sbrs	r14, 3
    2400:	11 91       	ld	r17, Z+
    2402:	ef 01       	movw	r28, r30
    2404:	11 23       	and	r17, r17
    2406:	09 f4       	brne	.+2      	; 0x240a <vfscanf+0xfc>
    2408:	84 c0       	rjmp	.+264    	; 0x2512 <vfscanf+0x204>
    240a:	61 2f       	mov	r22, r17
    240c:	70 e0       	ldi	r23, 0x00	; 0
    240e:	8e ef       	ldi	r24, 0xFE	; 254
    2410:	92 e0       	ldi	r25, 0x02	; 2
    2412:	d7 d1       	rcall	.+942    	; 0x27c2 <strchr_P>
    2414:	89 2b       	or	r24, r25
    2416:	09 f4       	brne	.+2      	; 0x241a <vfscanf+0x10c>
    2418:	7c c0       	rjmp	.+248    	; 0x2512 <vfscanf+0x204>
    241a:	00 fd       	sbrc	r16, 0
    241c:	07 c0       	rjmp	.+14     	; 0x242c <vfscanf+0x11e>
    241e:	f5 01       	movw	r30, r10
    2420:	80 80       	ld	r8, Z
    2422:	91 80       	ldd	r9, Z+1	; 0x01
    2424:	c5 01       	movw	r24, r10
    2426:	02 96       	adiw	r24, 0x02	; 2
    2428:	5c 01       	movw	r10, r24
    242a:	02 c0       	rjmp	.+4      	; 0x2430 <vfscanf+0x122>
    242c:	81 2c       	mov	r8, r1
    242e:	91 2c       	mov	r9, r1
    2430:	1e 36       	cpi	r17, 0x6E	; 110
    2432:	49 f4       	brne	.+18     	; 0x2446 <vfscanf+0x138>
    2434:	f6 01       	movw	r30, r12
    2436:	46 81       	ldd	r20, Z+6	; 0x06
    2438:	57 81       	ldd	r21, Z+7	; 0x07
    243a:	60 e0       	ldi	r22, 0x00	; 0
    243c:	70 e0       	ldi	r23, 0x00	; 0
    243e:	20 2f       	mov	r18, r16
    2440:	c4 01       	movw	r24, r8
    2442:	b9 dd       	rcall	.-1166   	; 0x1fb6 <putval>
    2444:	7a cf       	rjmp	.-268    	; 0x233a <vfscanf+0x2c>
    2446:	13 36       	cpi	r17, 0x63	; 99
    2448:	a1 f4       	brne	.+40     	; 0x2472 <vfscanf+0x164>
    244a:	01 fd       	sbrc	r16, 1
    244c:	02 c0       	rjmp	.+4      	; 0x2452 <vfscanf+0x144>
    244e:	ff 24       	eor	r15, r15
    2450:	f3 94       	inc	r15
    2452:	c6 01       	movw	r24, r12
    2454:	c8 d1       	rcall	.+912    	; 0x27e6 <fgetc>
    2456:	97 fd       	sbrc	r25, 7
    2458:	5a c0       	rjmp	.+180    	; 0x250e <vfscanf+0x200>
    245a:	81 14       	cp	r8, r1
    245c:	91 04       	cpc	r9, r1
    245e:	29 f0       	breq	.+10     	; 0x246a <vfscanf+0x15c>
    2460:	f4 01       	movw	r30, r8
    2462:	80 83       	st	Z, r24
    2464:	c4 01       	movw	r24, r8
    2466:	01 96       	adiw	r24, 0x01	; 1
    2468:	4c 01       	movw	r8, r24
    246a:	fa 94       	dec	r15
    246c:	f1 10       	cpse	r15, r1
    246e:	f1 cf       	rjmp	.-30     	; 0x2452 <vfscanf+0x144>
    2470:	4a c0       	rjmp	.+148    	; 0x2506 <vfscanf+0x1f8>
    2472:	1b 35       	cpi	r17, 0x5B	; 91
    2474:	51 f4       	brne	.+20     	; 0x248a <vfscanf+0x17c>
    2476:	9e 01       	movw	r18, r28
    2478:	a4 01       	movw	r20, r8
    247a:	6f 2d       	mov	r22, r15
    247c:	c6 01       	movw	r24, r12
    247e:	6e de       	rcall	.-804    	; 0x215c <conv_brk>
    2480:	ec 01       	movw	r28, r24
    2482:	89 2b       	or	r24, r25
    2484:	09 f0       	breq	.+2      	; 0x2488 <vfscanf+0x17a>
    2486:	3f c0       	rjmp	.+126    	; 0x2506 <vfscanf+0x1f8>
    2488:	39 c0       	rjmp	.+114    	; 0x24fc <vfscanf+0x1ee>
    248a:	c6 01       	movw	r24, r12
    248c:	c7 dd       	rcall	.-1138   	; 0x201c <skip_spaces>
    248e:	97 fd       	sbrc	r25, 7
    2490:	3e c0       	rjmp	.+124    	; 0x250e <vfscanf+0x200>
    2492:	1f 36       	cpi	r17, 0x6F	; 111
    2494:	49 f1       	breq	.+82     	; 0x24e8 <vfscanf+0x1da>
    2496:	28 f4       	brcc	.+10     	; 0x24a2 <vfscanf+0x194>
    2498:	14 36       	cpi	r17, 0x64	; 100
    249a:	21 f1       	breq	.+72     	; 0x24e4 <vfscanf+0x1d6>
    249c:	19 36       	cpi	r17, 0x69	; 105
    249e:	39 f1       	breq	.+78     	; 0x24ee <vfscanf+0x1e0>
    24a0:	25 c0       	rjmp	.+74     	; 0x24ec <vfscanf+0x1de>
    24a2:	13 37       	cpi	r17, 0x73	; 115
    24a4:	71 f0       	breq	.+28     	; 0x24c2 <vfscanf+0x1b4>
    24a6:	15 37       	cpi	r17, 0x75	; 117
    24a8:	e9 f0       	breq	.+58     	; 0x24e4 <vfscanf+0x1d6>
    24aa:	20 c0       	rjmp	.+64     	; 0x24ec <vfscanf+0x1de>
    24ac:	81 14       	cp	r8, r1
    24ae:	91 04       	cpc	r9, r1
    24b0:	29 f0       	breq	.+10     	; 0x24bc <vfscanf+0x1ae>
    24b2:	f4 01       	movw	r30, r8
    24b4:	60 82       	st	Z, r6
    24b6:	c4 01       	movw	r24, r8
    24b8:	01 96       	adiw	r24, 0x01	; 1
    24ba:	4c 01       	movw	r8, r24
    24bc:	fa 94       	dec	r15
    24be:	ff 20       	and	r15, r15
    24c0:	59 f0       	breq	.+22     	; 0x24d8 <vfscanf+0x1ca>
    24c2:	c6 01       	movw	r24, r12
    24c4:	90 d1       	rcall	.+800    	; 0x27e6 <fgetc>
    24c6:	3c 01       	movw	r6, r24
    24c8:	97 fd       	sbrc	r25, 7
    24ca:	06 c0       	rjmp	.+12     	; 0x24d8 <vfscanf+0x1ca>
    24cc:	72 d1       	rcall	.+740    	; 0x27b2 <isspace>
    24ce:	89 2b       	or	r24, r25
    24d0:	69 f3       	breq	.-38     	; 0x24ac <vfscanf+0x19e>
    24d2:	b6 01       	movw	r22, r12
    24d4:	c3 01       	movw	r24, r6
    24d6:	c5 d1       	rcall	.+906    	; 0x2862 <ungetc>
    24d8:	81 14       	cp	r8, r1
    24da:	91 04       	cpc	r9, r1
    24dc:	a1 f0       	breq	.+40     	; 0x2506 <vfscanf+0x1f8>
    24de:	f4 01       	movw	r30, r8
    24e0:	10 82       	st	Z, r1
    24e2:	11 c0       	rjmp	.+34     	; 0x2506 <vfscanf+0x1f8>
    24e4:	00 62       	ori	r16, 0x20	; 32
    24e6:	03 c0       	rjmp	.+6      	; 0x24ee <vfscanf+0x1e0>
    24e8:	00 61       	ori	r16, 0x10	; 16
    24ea:	01 c0       	rjmp	.+2      	; 0x24ee <vfscanf+0x1e0>
    24ec:	00 64       	ori	r16, 0x40	; 64
    24ee:	20 2f       	mov	r18, r16
    24f0:	a4 01       	movw	r20, r8
    24f2:	6f 2d       	mov	r22, r15
    24f4:	c6 01       	movw	r24, r12
    24f6:	a8 dd       	rcall	.-1200   	; 0x2048 <conv_int>
    24f8:	81 11       	cpse	r24, r1
    24fa:	05 c0       	rjmp	.+10     	; 0x2506 <vfscanf+0x1f8>
    24fc:	f6 01       	movw	r30, r12
    24fe:	83 81       	ldd	r24, Z+3	; 0x03
    2500:	80 73       	andi	r24, 0x30	; 48
    2502:	29 f4       	brne	.+10     	; 0x250e <vfscanf+0x200>
    2504:	06 c0       	rjmp	.+12     	; 0x2512 <vfscanf+0x204>
    2506:	00 fd       	sbrc	r16, 0
    2508:	18 cf       	rjmp	.-464    	; 0x233a <vfscanf+0x2c>
    250a:	53 94       	inc	r5
    250c:	16 cf       	rjmp	.-468    	; 0x233a <vfscanf+0x2c>
    250e:	55 20       	and	r5, r5
    2510:	19 f0       	breq	.+6      	; 0x2518 <vfscanf+0x20a>
    2512:	85 2d       	mov	r24, r5
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	02 c0       	rjmp	.+4      	; 0x251c <vfscanf+0x20e>
    2518:	8f ef       	ldi	r24, 0xFF	; 255
    251a:	9f ef       	ldi	r25, 0xFF	; 255
    251c:	df 91       	pop	r29
    251e:	cf 91       	pop	r28
    2520:	1f 91       	pop	r17
    2522:	0f 91       	pop	r16
    2524:	ff 90       	pop	r15
    2526:	ef 90       	pop	r14
    2528:	df 90       	pop	r13
    252a:	cf 90       	pop	r12
    252c:	bf 90       	pop	r11
    252e:	af 90       	pop	r10
    2530:	9f 90       	pop	r9
    2532:	8f 90       	pop	r8
    2534:	7f 90       	pop	r7
    2536:	6f 90       	pop	r6
    2538:	5f 90       	pop	r5
    253a:	08 95       	ret

0000253c <calloc>:
    253c:	0f 93       	push	r16
    253e:	1f 93       	push	r17
    2540:	cf 93       	push	r28
    2542:	df 93       	push	r29
    2544:	86 9f       	mul	r24, r22
    2546:	80 01       	movw	r16, r0
    2548:	87 9f       	mul	r24, r23
    254a:	10 0d       	add	r17, r0
    254c:	96 9f       	mul	r25, r22
    254e:	10 0d       	add	r17, r0
    2550:	11 24       	eor	r1, r1
    2552:	c8 01       	movw	r24, r16
    2554:	0d d0       	rcall	.+26     	; 0x2570 <malloc>
    2556:	ec 01       	movw	r28, r24
    2558:	00 97       	sbiw	r24, 0x00	; 0
    255a:	21 f0       	breq	.+8      	; 0x2564 <calloc+0x28>
    255c:	a8 01       	movw	r20, r16
    255e:	60 e0       	ldi	r22, 0x00	; 0
    2560:	70 e0       	ldi	r23, 0x00	; 0
    2562:	3a d1       	rcall	.+628    	; 0x27d8 <memset>
    2564:	ce 01       	movw	r24, r28
    2566:	df 91       	pop	r29
    2568:	cf 91       	pop	r28
    256a:	1f 91       	pop	r17
    256c:	0f 91       	pop	r16
    256e:	08 95       	ret

00002570 <malloc>:
    2570:	0f 93       	push	r16
    2572:	1f 93       	push	r17
    2574:	cf 93       	push	r28
    2576:	df 93       	push	r29
    2578:	82 30       	cpi	r24, 0x02	; 2
    257a:	91 05       	cpc	r25, r1
    257c:	10 f4       	brcc	.+4      	; 0x2582 <malloc+0x12>
    257e:	82 e0       	ldi	r24, 0x02	; 2
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	e0 91 2e 20 	lds	r30, 0x202E	; 0x80202e <__flp>
    2586:	f0 91 2f 20 	lds	r31, 0x202F	; 0x80202f <__flp+0x1>
    258a:	20 e0       	ldi	r18, 0x00	; 0
    258c:	30 e0       	ldi	r19, 0x00	; 0
    258e:	a0 e0       	ldi	r26, 0x00	; 0
    2590:	b0 e0       	ldi	r27, 0x00	; 0
    2592:	30 97       	sbiw	r30, 0x00	; 0
    2594:	19 f1       	breq	.+70     	; 0x25dc <malloc+0x6c>
    2596:	40 81       	ld	r20, Z
    2598:	51 81       	ldd	r21, Z+1	; 0x01
    259a:	02 81       	ldd	r16, Z+2	; 0x02
    259c:	13 81       	ldd	r17, Z+3	; 0x03
    259e:	48 17       	cp	r20, r24
    25a0:	59 07       	cpc	r21, r25
    25a2:	c8 f0       	brcs	.+50     	; 0x25d6 <malloc+0x66>
    25a4:	84 17       	cp	r24, r20
    25a6:	95 07       	cpc	r25, r21
    25a8:	69 f4       	brne	.+26     	; 0x25c4 <malloc+0x54>
    25aa:	10 97       	sbiw	r26, 0x00	; 0
    25ac:	31 f0       	breq	.+12     	; 0x25ba <malloc+0x4a>
    25ae:	12 96       	adiw	r26, 0x02	; 2
    25b0:	0c 93       	st	X, r16
    25b2:	12 97       	sbiw	r26, 0x02	; 2
    25b4:	13 96       	adiw	r26, 0x03	; 3
    25b6:	1c 93       	st	X, r17
    25b8:	27 c0       	rjmp	.+78     	; 0x2608 <malloc+0x98>
    25ba:	00 93 2e 20 	sts	0x202E, r16	; 0x80202e <__flp>
    25be:	10 93 2f 20 	sts	0x202F, r17	; 0x80202f <__flp+0x1>
    25c2:	22 c0       	rjmp	.+68     	; 0x2608 <malloc+0x98>
    25c4:	21 15       	cp	r18, r1
    25c6:	31 05       	cpc	r19, r1
    25c8:	19 f0       	breq	.+6      	; 0x25d0 <malloc+0x60>
    25ca:	42 17       	cp	r20, r18
    25cc:	53 07       	cpc	r21, r19
    25ce:	18 f4       	brcc	.+6      	; 0x25d6 <malloc+0x66>
    25d0:	9a 01       	movw	r18, r20
    25d2:	bd 01       	movw	r22, r26
    25d4:	ef 01       	movw	r28, r30
    25d6:	df 01       	movw	r26, r30
    25d8:	f8 01       	movw	r30, r16
    25da:	db cf       	rjmp	.-74     	; 0x2592 <malloc+0x22>
    25dc:	21 15       	cp	r18, r1
    25de:	31 05       	cpc	r19, r1
    25e0:	f9 f0       	breq	.+62     	; 0x2620 <malloc+0xb0>
    25e2:	28 1b       	sub	r18, r24
    25e4:	39 0b       	sbc	r19, r25
    25e6:	24 30       	cpi	r18, 0x04	; 4
    25e8:	31 05       	cpc	r19, r1
    25ea:	80 f4       	brcc	.+32     	; 0x260c <malloc+0x9c>
    25ec:	8a 81       	ldd	r24, Y+2	; 0x02
    25ee:	9b 81       	ldd	r25, Y+3	; 0x03
    25f0:	61 15       	cp	r22, r1
    25f2:	71 05       	cpc	r23, r1
    25f4:	21 f0       	breq	.+8      	; 0x25fe <malloc+0x8e>
    25f6:	fb 01       	movw	r30, r22
    25f8:	82 83       	std	Z+2, r24	; 0x02
    25fa:	93 83       	std	Z+3, r25	; 0x03
    25fc:	04 c0       	rjmp	.+8      	; 0x2606 <malloc+0x96>
    25fe:	80 93 2e 20 	sts	0x202E, r24	; 0x80202e <__flp>
    2602:	90 93 2f 20 	sts	0x202F, r25	; 0x80202f <__flp+0x1>
    2606:	fe 01       	movw	r30, r28
    2608:	32 96       	adiw	r30, 0x02	; 2
    260a:	44 c0       	rjmp	.+136    	; 0x2694 <malloc+0x124>
    260c:	fe 01       	movw	r30, r28
    260e:	e2 0f       	add	r30, r18
    2610:	f3 1f       	adc	r31, r19
    2612:	81 93       	st	Z+, r24
    2614:	91 93       	st	Z+, r25
    2616:	22 50       	subi	r18, 0x02	; 2
    2618:	31 09       	sbc	r19, r1
    261a:	28 83       	st	Y, r18
    261c:	39 83       	std	Y+1, r19	; 0x01
    261e:	3a c0       	rjmp	.+116    	; 0x2694 <malloc+0x124>
    2620:	20 91 2c 20 	lds	r18, 0x202C	; 0x80202c <__brkval>
    2624:	30 91 2d 20 	lds	r19, 0x202D	; 0x80202d <__brkval+0x1>
    2628:	23 2b       	or	r18, r19
    262a:	41 f4       	brne	.+16     	; 0x263c <malloc+0xcc>
    262c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    2630:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    2634:	20 93 2c 20 	sts	0x202C, r18	; 0x80202c <__brkval>
    2638:	30 93 2d 20 	sts	0x202D, r19	; 0x80202d <__brkval+0x1>
    263c:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    2640:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    2644:	21 15       	cp	r18, r1
    2646:	31 05       	cpc	r19, r1
    2648:	41 f4       	brne	.+16     	; 0x265a <malloc+0xea>
    264a:	2d b7       	in	r18, 0x3d	; 61
    264c:	3e b7       	in	r19, 0x3e	; 62
    264e:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    2652:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    2656:	24 1b       	sub	r18, r20
    2658:	35 0b       	sbc	r19, r21
    265a:	e0 91 2c 20 	lds	r30, 0x202C	; 0x80202c <__brkval>
    265e:	f0 91 2d 20 	lds	r31, 0x202D	; 0x80202d <__brkval+0x1>
    2662:	e2 17       	cp	r30, r18
    2664:	f3 07       	cpc	r31, r19
    2666:	a0 f4       	brcc	.+40     	; 0x2690 <malloc+0x120>
    2668:	2e 1b       	sub	r18, r30
    266a:	3f 0b       	sbc	r19, r31
    266c:	28 17       	cp	r18, r24
    266e:	39 07       	cpc	r19, r25
    2670:	78 f0       	brcs	.+30     	; 0x2690 <malloc+0x120>
    2672:	ac 01       	movw	r20, r24
    2674:	4e 5f       	subi	r20, 0xFE	; 254
    2676:	5f 4f       	sbci	r21, 0xFF	; 255
    2678:	24 17       	cp	r18, r20
    267a:	35 07       	cpc	r19, r21
    267c:	48 f0       	brcs	.+18     	; 0x2690 <malloc+0x120>
    267e:	4e 0f       	add	r20, r30
    2680:	5f 1f       	adc	r21, r31
    2682:	40 93 2c 20 	sts	0x202C, r20	; 0x80202c <__brkval>
    2686:	50 93 2d 20 	sts	0x202D, r21	; 0x80202d <__brkval+0x1>
    268a:	81 93       	st	Z+, r24
    268c:	91 93       	st	Z+, r25
    268e:	02 c0       	rjmp	.+4      	; 0x2694 <malloc+0x124>
    2690:	e0 e0       	ldi	r30, 0x00	; 0
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	cf 01       	movw	r24, r30
    2696:	df 91       	pop	r29
    2698:	cf 91       	pop	r28
    269a:	1f 91       	pop	r17
    269c:	0f 91       	pop	r16
    269e:	08 95       	ret

000026a0 <free>:
    26a0:	cf 93       	push	r28
    26a2:	df 93       	push	r29
    26a4:	00 97       	sbiw	r24, 0x00	; 0
    26a6:	09 f4       	brne	.+2      	; 0x26aa <free+0xa>
    26a8:	81 c0       	rjmp	.+258    	; 0x27ac <free+0x10c>
    26aa:	fc 01       	movw	r30, r24
    26ac:	32 97       	sbiw	r30, 0x02	; 2
    26ae:	12 82       	std	Z+2, r1	; 0x02
    26b0:	13 82       	std	Z+3, r1	; 0x03
    26b2:	a0 91 2e 20 	lds	r26, 0x202E	; 0x80202e <__flp>
    26b6:	b0 91 2f 20 	lds	r27, 0x202F	; 0x80202f <__flp+0x1>
    26ba:	10 97       	sbiw	r26, 0x00	; 0
    26bc:	81 f4       	brne	.+32     	; 0x26de <free+0x3e>
    26be:	20 81       	ld	r18, Z
    26c0:	31 81       	ldd	r19, Z+1	; 0x01
    26c2:	82 0f       	add	r24, r18
    26c4:	93 1f       	adc	r25, r19
    26c6:	20 91 2c 20 	lds	r18, 0x202C	; 0x80202c <__brkval>
    26ca:	30 91 2d 20 	lds	r19, 0x202D	; 0x80202d <__brkval+0x1>
    26ce:	28 17       	cp	r18, r24
    26d0:	39 07       	cpc	r19, r25
    26d2:	51 f5       	brne	.+84     	; 0x2728 <free+0x88>
    26d4:	e0 93 2c 20 	sts	0x202C, r30	; 0x80202c <__brkval>
    26d8:	f0 93 2d 20 	sts	0x202D, r31	; 0x80202d <__brkval+0x1>
    26dc:	67 c0       	rjmp	.+206    	; 0x27ac <free+0x10c>
    26de:	ed 01       	movw	r28, r26
    26e0:	20 e0       	ldi	r18, 0x00	; 0
    26e2:	30 e0       	ldi	r19, 0x00	; 0
    26e4:	ce 17       	cp	r28, r30
    26e6:	df 07       	cpc	r29, r31
    26e8:	40 f4       	brcc	.+16     	; 0x26fa <free+0x5a>
    26ea:	4a 81       	ldd	r20, Y+2	; 0x02
    26ec:	5b 81       	ldd	r21, Y+3	; 0x03
    26ee:	9e 01       	movw	r18, r28
    26f0:	41 15       	cp	r20, r1
    26f2:	51 05       	cpc	r21, r1
    26f4:	f1 f0       	breq	.+60     	; 0x2732 <free+0x92>
    26f6:	ea 01       	movw	r28, r20
    26f8:	f5 cf       	rjmp	.-22     	; 0x26e4 <free+0x44>
    26fa:	c2 83       	std	Z+2, r28	; 0x02
    26fc:	d3 83       	std	Z+3, r29	; 0x03
    26fe:	40 81       	ld	r20, Z
    2700:	51 81       	ldd	r21, Z+1	; 0x01
    2702:	84 0f       	add	r24, r20
    2704:	95 1f       	adc	r25, r21
    2706:	c8 17       	cp	r28, r24
    2708:	d9 07       	cpc	r29, r25
    270a:	59 f4       	brne	.+22     	; 0x2722 <free+0x82>
    270c:	88 81       	ld	r24, Y
    270e:	99 81       	ldd	r25, Y+1	; 0x01
    2710:	84 0f       	add	r24, r20
    2712:	95 1f       	adc	r25, r21
    2714:	02 96       	adiw	r24, 0x02	; 2
    2716:	80 83       	st	Z, r24
    2718:	91 83       	std	Z+1, r25	; 0x01
    271a:	8a 81       	ldd	r24, Y+2	; 0x02
    271c:	9b 81       	ldd	r25, Y+3	; 0x03
    271e:	82 83       	std	Z+2, r24	; 0x02
    2720:	93 83       	std	Z+3, r25	; 0x03
    2722:	21 15       	cp	r18, r1
    2724:	31 05       	cpc	r19, r1
    2726:	29 f4       	brne	.+10     	; 0x2732 <free+0x92>
    2728:	e0 93 2e 20 	sts	0x202E, r30	; 0x80202e <__flp>
    272c:	f0 93 2f 20 	sts	0x202F, r31	; 0x80202f <__flp+0x1>
    2730:	3d c0       	rjmp	.+122    	; 0x27ac <free+0x10c>
    2732:	e9 01       	movw	r28, r18
    2734:	ea 83       	std	Y+2, r30	; 0x02
    2736:	fb 83       	std	Y+3, r31	; 0x03
    2738:	49 91       	ld	r20, Y+
    273a:	59 91       	ld	r21, Y+
    273c:	c4 0f       	add	r28, r20
    273e:	d5 1f       	adc	r29, r21
    2740:	ec 17       	cp	r30, r28
    2742:	fd 07       	cpc	r31, r29
    2744:	61 f4       	brne	.+24     	; 0x275e <free+0xbe>
    2746:	80 81       	ld	r24, Z
    2748:	91 81       	ldd	r25, Z+1	; 0x01
    274a:	84 0f       	add	r24, r20
    274c:	95 1f       	adc	r25, r21
    274e:	02 96       	adiw	r24, 0x02	; 2
    2750:	e9 01       	movw	r28, r18
    2752:	88 83       	st	Y, r24
    2754:	99 83       	std	Y+1, r25	; 0x01
    2756:	82 81       	ldd	r24, Z+2	; 0x02
    2758:	93 81       	ldd	r25, Z+3	; 0x03
    275a:	8a 83       	std	Y+2, r24	; 0x02
    275c:	9b 83       	std	Y+3, r25	; 0x03
    275e:	e0 e0       	ldi	r30, 0x00	; 0
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	12 96       	adiw	r26, 0x02	; 2
    2764:	8d 91       	ld	r24, X+
    2766:	9c 91       	ld	r25, X
    2768:	13 97       	sbiw	r26, 0x03	; 3
    276a:	00 97       	sbiw	r24, 0x00	; 0
    276c:	19 f0       	breq	.+6      	; 0x2774 <free+0xd4>
    276e:	fd 01       	movw	r30, r26
    2770:	dc 01       	movw	r26, r24
    2772:	f7 cf       	rjmp	.-18     	; 0x2762 <free+0xc2>
    2774:	8d 91       	ld	r24, X+
    2776:	9c 91       	ld	r25, X
    2778:	11 97       	sbiw	r26, 0x01	; 1
    277a:	9d 01       	movw	r18, r26
    277c:	2e 5f       	subi	r18, 0xFE	; 254
    277e:	3f 4f       	sbci	r19, 0xFF	; 255
    2780:	82 0f       	add	r24, r18
    2782:	93 1f       	adc	r25, r19
    2784:	20 91 2c 20 	lds	r18, 0x202C	; 0x80202c <__brkval>
    2788:	30 91 2d 20 	lds	r19, 0x202D	; 0x80202d <__brkval+0x1>
    278c:	28 17       	cp	r18, r24
    278e:	39 07       	cpc	r19, r25
    2790:	69 f4       	brne	.+26     	; 0x27ac <free+0x10c>
    2792:	30 97       	sbiw	r30, 0x00	; 0
    2794:	29 f4       	brne	.+10     	; 0x27a0 <free+0x100>
    2796:	10 92 2e 20 	sts	0x202E, r1	; 0x80202e <__flp>
    279a:	10 92 2f 20 	sts	0x202F, r1	; 0x80202f <__flp+0x1>
    279e:	02 c0       	rjmp	.+4      	; 0x27a4 <free+0x104>
    27a0:	12 82       	std	Z+2, r1	; 0x02
    27a2:	13 82       	std	Z+3, r1	; 0x03
    27a4:	a0 93 2c 20 	sts	0x202C, r26	; 0x80202c <__brkval>
    27a8:	b0 93 2d 20 	sts	0x202D, r27	; 0x80202d <__brkval+0x1>
    27ac:	df 91       	pop	r29
    27ae:	cf 91       	pop	r28
    27b0:	08 95       	ret

000027b2 <isspace>:
    27b2:	91 11       	cpse	r25, r1
    27b4:	6f c0       	rjmp	.+222    	; 0x2894 <__ctype_isfalse>
    27b6:	80 32       	cpi	r24, 0x20	; 32
    27b8:	19 f0       	breq	.+6      	; 0x27c0 <isspace+0xe>
    27ba:	89 50       	subi	r24, 0x09	; 9
    27bc:	85 50       	subi	r24, 0x05	; 5
    27be:	d0 f7       	brcc	.-12     	; 0x27b4 <isspace+0x2>
    27c0:	08 95       	ret

000027c2 <strchr_P>:
    27c2:	fc 01       	movw	r30, r24
    27c4:	05 90       	lpm	r0, Z+
    27c6:	06 16       	cp	r0, r22
    27c8:	21 f0       	breq	.+8      	; 0x27d2 <strchr_P+0x10>
    27ca:	00 20       	and	r0, r0
    27cc:	d9 f7       	brne	.-10     	; 0x27c4 <strchr_P+0x2>
    27ce:	c0 01       	movw	r24, r0
    27d0:	08 95       	ret
    27d2:	31 97       	sbiw	r30, 0x01	; 1
    27d4:	cf 01       	movw	r24, r30
    27d6:	08 95       	ret

000027d8 <memset>:
    27d8:	dc 01       	movw	r26, r24
    27da:	01 c0       	rjmp	.+2      	; 0x27de <memset+0x6>
    27dc:	6d 93       	st	X+, r22
    27de:	41 50       	subi	r20, 0x01	; 1
    27e0:	50 40       	sbci	r21, 0x00	; 0
    27e2:	e0 f7       	brcc	.-8      	; 0x27dc <memset+0x4>
    27e4:	08 95       	ret

000027e6 <fgetc>:
    27e6:	cf 93       	push	r28
    27e8:	df 93       	push	r29
    27ea:	ec 01       	movw	r28, r24
    27ec:	2b 81       	ldd	r18, Y+3	; 0x03
    27ee:	20 ff       	sbrs	r18, 0
    27f0:	33 c0       	rjmp	.+102    	; 0x2858 <fgetc+0x72>
    27f2:	26 ff       	sbrs	r18, 6
    27f4:	0a c0       	rjmp	.+20     	; 0x280a <fgetc+0x24>
    27f6:	2f 7b       	andi	r18, 0xBF	; 191
    27f8:	2b 83       	std	Y+3, r18	; 0x03
    27fa:	8e 81       	ldd	r24, Y+6	; 0x06
    27fc:	9f 81       	ldd	r25, Y+7	; 0x07
    27fe:	01 96       	adiw	r24, 0x01	; 1
    2800:	8e 83       	std	Y+6, r24	; 0x06
    2802:	9f 83       	std	Y+7, r25	; 0x07
    2804:	8a 81       	ldd	r24, Y+2	; 0x02
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	29 c0       	rjmp	.+82     	; 0x285c <fgetc+0x76>
    280a:	22 ff       	sbrs	r18, 2
    280c:	0f c0       	rjmp	.+30     	; 0x282c <fgetc+0x46>
    280e:	e8 81       	ld	r30, Y
    2810:	f9 81       	ldd	r31, Y+1	; 0x01
    2812:	80 81       	ld	r24, Z
    2814:	08 2e       	mov	r0, r24
    2816:	00 0c       	add	r0, r0
    2818:	99 0b       	sbc	r25, r25
    281a:	00 97       	sbiw	r24, 0x00	; 0
    281c:	19 f4       	brne	.+6      	; 0x2824 <fgetc+0x3e>
    281e:	20 62       	ori	r18, 0x20	; 32
    2820:	2b 83       	std	Y+3, r18	; 0x03
    2822:	1a c0       	rjmp	.+52     	; 0x2858 <fgetc+0x72>
    2824:	31 96       	adiw	r30, 0x01	; 1
    2826:	e8 83       	st	Y, r30
    2828:	f9 83       	std	Y+1, r31	; 0x01
    282a:	0e c0       	rjmp	.+28     	; 0x2848 <fgetc+0x62>
    282c:	ea 85       	ldd	r30, Y+10	; 0x0a
    282e:	fb 85       	ldd	r31, Y+11	; 0x0b
    2830:	19 95       	eicall
    2832:	97 ff       	sbrs	r25, 7
    2834:	09 c0       	rjmp	.+18     	; 0x2848 <fgetc+0x62>
    2836:	2b 81       	ldd	r18, Y+3	; 0x03
    2838:	01 96       	adiw	r24, 0x01	; 1
    283a:	11 f0       	breq	.+4      	; 0x2840 <fgetc+0x5a>
    283c:	80 e2       	ldi	r24, 0x20	; 32
    283e:	01 c0       	rjmp	.+2      	; 0x2842 <fgetc+0x5c>
    2840:	80 e1       	ldi	r24, 0x10	; 16
    2842:	82 2b       	or	r24, r18
    2844:	8b 83       	std	Y+3, r24	; 0x03
    2846:	08 c0       	rjmp	.+16     	; 0x2858 <fgetc+0x72>
    2848:	2e 81       	ldd	r18, Y+6	; 0x06
    284a:	3f 81       	ldd	r19, Y+7	; 0x07
    284c:	2f 5f       	subi	r18, 0xFF	; 255
    284e:	3f 4f       	sbci	r19, 0xFF	; 255
    2850:	2e 83       	std	Y+6, r18	; 0x06
    2852:	3f 83       	std	Y+7, r19	; 0x07
    2854:	99 27       	eor	r25, r25
    2856:	02 c0       	rjmp	.+4      	; 0x285c <fgetc+0x76>
    2858:	8f ef       	ldi	r24, 0xFF	; 255
    285a:	9f ef       	ldi	r25, 0xFF	; 255
    285c:	df 91       	pop	r29
    285e:	cf 91       	pop	r28
    2860:	08 95       	ret

00002862 <ungetc>:
    2862:	fb 01       	movw	r30, r22
    2864:	23 81       	ldd	r18, Z+3	; 0x03
    2866:	20 ff       	sbrs	r18, 0
    2868:	12 c0       	rjmp	.+36     	; 0x288e <ungetc+0x2c>
    286a:	26 fd       	sbrc	r18, 6
    286c:	10 c0       	rjmp	.+32     	; 0x288e <ungetc+0x2c>
    286e:	8f 3f       	cpi	r24, 0xFF	; 255
    2870:	3f ef       	ldi	r19, 0xFF	; 255
    2872:	93 07       	cpc	r25, r19
    2874:	61 f0       	breq	.+24     	; 0x288e <ungetc+0x2c>
    2876:	82 83       	std	Z+2, r24	; 0x02
    2878:	2f 7d       	andi	r18, 0xDF	; 223
    287a:	20 64       	ori	r18, 0x40	; 64
    287c:	23 83       	std	Z+3, r18	; 0x03
    287e:	26 81       	ldd	r18, Z+6	; 0x06
    2880:	37 81       	ldd	r19, Z+7	; 0x07
    2882:	21 50       	subi	r18, 0x01	; 1
    2884:	31 09       	sbc	r19, r1
    2886:	26 83       	std	Z+6, r18	; 0x06
    2888:	37 83       	std	Z+7, r19	; 0x07
    288a:	99 27       	eor	r25, r25
    288c:	08 95       	ret
    288e:	8f ef       	ldi	r24, 0xFF	; 255
    2890:	9f ef       	ldi	r25, 0xFF	; 255
    2892:	08 95       	ret

00002894 <__ctype_isfalse>:
    2894:	99 27       	eor	r25, r25
    2896:	88 27       	eor	r24, r24

00002898 <__ctype_istrue>:
    2898:	08 95       	ret

0000289a <_exit>:
    289a:	f8 94       	cli

0000289c <__stop_program>:
    289c:	ff cf       	rjmp	.-2      	; 0x289c <__stop_program>
