

================================================================
== Vitis HLS Report for 'my_prj'
================================================================
* Date:           Thu Aug 14 10:29:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.17 ns|  3.022 ns|     1.13 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  29.169 ns|  29.169 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decision_function_fu_91  |decision_function  |        6|        6|  25.002 ns|  25.002 ns|    1|    1|      yes|
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     7321|    21546|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        8|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     7329|    21548|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+----+------+-------+-----+
    |           Instance          |       Module      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------+-------------------+---------+----+------+-------+-----+
    |grp_decision_function_fu_91  |decision_function  |        0|   0|  7321|  21546|    0|
    +-----------------------------+-------------------+---------+----+------+-------+-----+
    |Total                        |                   |        0|   0|  7321|  21546|    0|
    +-----------------------------+-------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|x_0             |   in|   10|     ap_none|           x_0|       pointer|
|x_1             |   in|   10|     ap_none|           x_1|       pointer|
|x_2             |   in|   10|     ap_none|           x_2|       pointer|
|x_3             |   in|   10|     ap_none|           x_3|       pointer|
|x_4             |   in|   10|     ap_none|           x_4|       pointer|
|x_5             |   in|   10|     ap_none|           x_5|       pointer|
|x_6             |   in|   10|     ap_none|           x_6|       pointer|
|score_0         |  out|   12|      ap_vld|       score_0|       pointer|
|score_0_ap_vld  |  out|    1|      ap_vld|       score_0|       pointer|
|score_1         |   in|   12|     ap_none|       score_1|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

