
JECCbotECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a73c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  0800a850  0800a850  0001a850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aba8  0800aba8  0002034c  2**0
                  CONTENTS
  4 .ARM          00000000  0800aba8  0800aba8  0002034c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aba8  0800aba8  0002034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aba8  0800aba8  0001aba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800abac  0800abac  0001abac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  0800abb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000188c  2000034c  0800aefc  0002034c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001bd8  0800aefc  00021bd8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002034c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c8fa  00000000  00000000  00020375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003cb8  00000000  00000000  0003cc6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015c8  00000000  00000000  00040928  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001468  00000000  00000000  00041ef0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018d1f  00000000  00000000  00043358  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013142  00000000  00000000  0005c077  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007a020  00000000  00000000  0006f1b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e91d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066b8  00000000  00000000  000e9254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000034c 	.word	0x2000034c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a834 	.word	0x0800a834

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000350 	.word	0x20000350
 800014c:	0800a834 	.word	0x0800a834

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <apiInit>:
bool apiLocked;

ApiInstruction apiInstruction;

void apiInit()
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	e00c      	b.n	8000b62 <apiInit+0x26>
	{
		apiMemory[i] = 0;
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <apiInit+0x44>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		apiWriteables[i] = true;
 8000b52:	4a0c      	ldr	r2, [pc, #48]	; (8000b84 <apiInit+0x48>)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4413      	add	r3, r2
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000b68:	dbee      	blt.n	8000b48 <apiInit+0xc>
	}

	apiInstruction.set = false;
 8000b6a:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <apiInit+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
	apiLocked = false;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <apiInit+0x50>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr
 8000b80:	20000764 	.word	0x20000764
 8000b84:	200005a0 	.word	0x200005a0
 8000b88:	20000730 	.word	0x20000730
 8000b8c:	2000059c 	.word	0x2000059c

08000b90 <apiSetInstruction>:

void apiSetInstruction(char *instruction)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	apiInstruction.commandLen = strlen(instruction)+1;
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fad9 	bl	8000150 <strlen>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b07      	ldr	r3, [pc, #28]	; (8000bc4 <apiSetInstruction+0x34>)
 8000ba6:	619a      	str	r2, [r3, #24]
	strncpy(apiInstruction.command, instruction, apiInstruction.commandLen);
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <apiSetInstruction+0x34>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	461a      	mov	r2, r3
 8000bae:	6879      	ldr	r1, [r7, #4]
 8000bb0:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <apiSetInstruction+0x38>)
 8000bb2:	f007 fc17 	bl	80083e4 <strncpy>
	apiInstruction.set = true;
 8000bb6:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <apiSetInstruction+0x34>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000730 	.word	0x20000730
 8000bc8:	20000731 	.word	0x20000731

08000bcc <apiUpdate>:

ApiInstruction apiUpdate()
{
 8000bcc:	b5b0      	push	{r4, r5, r7, lr}
 8000bce:	b08a      	sub	sp, #40	; 0x28
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	apiInstruction.responseLen = 0;
 8000bd4:	4b5a      	ldr	r3, [pc, #360]	; (8000d40 <apiUpdate+0x174>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	631a      	str	r2, [r3, #48]	; 0x30

		if(apiInstruction.set)
 8000bda:	4b59      	ldr	r3, [pc, #356]	; (8000d40 <apiUpdate+0x174>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	f000 809a 	beq.w	8000d18 <apiUpdate+0x14c>
		{
			if(':' == apiInstruction.command[0] && '\n' == apiInstruction.command[apiInstruction.commandLen - 2])
 8000be4:	4b56      	ldr	r3, [pc, #344]	; (8000d40 <apiUpdate+0x174>)
 8000be6:	785b      	ldrb	r3, [r3, #1]
 8000be8:	2b3a      	cmp	r3, #58	; 0x3a
 8000bea:	f040 808d 	bne.w	8000d08 <apiUpdate+0x13c>
 8000bee:	4b54      	ldr	r3, [pc, #336]	; (8000d40 <apiUpdate+0x174>)
 8000bf0:	699b      	ldr	r3, [r3, #24]
 8000bf2:	3b02      	subs	r3, #2
 8000bf4:	4a52      	ldr	r2, [pc, #328]	; (8000d40 <apiUpdate+0x174>)
 8000bf6:	4413      	add	r3, r2
 8000bf8:	785b      	ldrb	r3, [r3, #1]
 8000bfa:	2b0a      	cmp	r3, #10
 8000bfc:	f040 8084 	bne.w	8000d08 <apiUpdate+0x13c>
				char addressStr[5];

				uint8_t instructor;
				uint16_t address;

				strncpy(instructorStr, &apiInstruction.command[1], 2);
 8000c00:	f107 031c 	add.w	r3, r7, #28
 8000c04:	2202      	movs	r2, #2
 8000c06:	494f      	ldr	r1, [pc, #316]	; (8000d44 <apiUpdate+0x178>)
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f007 fbeb 	bl	80083e4 <strncpy>
				instructorStr[2] = '\0';
 8000c0e:	2300      	movs	r3, #0
 8000c10:	77bb      	strb	r3, [r7, #30]
				strncpy(addressStr, &apiInstruction.command[3], 4);
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	2204      	movs	r2, #4
 8000c18:	494b      	ldr	r1, [pc, #300]	; (8000d48 <apiUpdate+0x17c>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f007 fbe2 	bl	80083e4 <strncpy>
				addressStr[4] = '\0';
 8000c20:	2300      	movs	r3, #0
 8000c22:	763b      	strb	r3, [r7, #24]


				instructor = strtol(instructorStr, NULL, 16);
 8000c24:	f107 031c 	add.w	r3, r7, #28
 8000c28:	2210      	movs	r2, #16
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f008 fa9d 	bl	800916c <strtol>
 8000c32:	4603      	mov	r3, r0
 8000c34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				address = strtol(addressStr, NULL, 16);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f008 fa93 	bl	800916c <strtol>
 8000c46:	4603      	mov	r3, r0
 8000c48:	84bb      	strh	r3, [r7, #36]	; 0x24


				if(address < API_MEMORY_SIZE)
 8000c4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c4c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000c50:	d251      	bcs.n	8000cf6 <apiUpdate+0x12a>
				{
//					while(apiLocked){}
//					apiLocked = true;
					if(API_INSTRUCTION_READ == instructor)
 8000c52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d10d      	bne.n	8000c76 <apiUpdate+0xaa>
					{
						apiInstruction.responseLen = sprintf(apiInstruction.response, "%04x%04x\n", address, apiMemory[address]);
 8000c5a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8000c5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c5e:	4a3b      	ldr	r2, [pc, #236]	; (8000d4c <apiUpdate+0x180>)
 8000c60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c64:	460a      	mov	r2, r1
 8000c66:	493a      	ldr	r1, [pc, #232]	; (8000d50 <apiUpdate+0x184>)
 8000c68:	483a      	ldr	r0, [pc, #232]	; (8000d54 <apiUpdate+0x188>)
 8000c6a:	f007 fb81 	bl	8008370 <siprintf>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	4b33      	ldr	r3, [pc, #204]	; (8000d40 <apiUpdate+0x174>)
 8000c72:	631a      	str	r2, [r3, #48]	; 0x30
			{
 8000c74:	e050      	b.n	8000d18 <apiUpdate+0x14c>
					}
					else if(API_INSTRUCTION_WRITE == instructor)
 8000c76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c7a:	2b04      	cmp	r3, #4
 8000c7c:	d132      	bne.n	8000ce4 <apiUpdate+0x118>
					{
						if(apiWriteables[address])
 8000c7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c80:	4a35      	ldr	r2, [pc, #212]	; (8000d58 <apiUpdate+0x18c>)
 8000c82:	5cd3      	ldrb	r3, [r2, r3]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d024      	beq.n	8000cd2 <apiUpdate+0x106>
						{
							char valueStr[5];
							uint16_t value;

							strncpy(valueStr, &apiInstruction.command[7], 4);
 8000c88:	f107 030c 	add.w	r3, r7, #12
 8000c8c:	2204      	movs	r2, #4
 8000c8e:	4933      	ldr	r1, [pc, #204]	; (8000d5c <apiUpdate+0x190>)
 8000c90:	4618      	mov	r0, r3
 8000c92:	f007 fba7 	bl	80083e4 <strncpy>
							valueStr[4] = '\0';
 8000c96:	2300      	movs	r3, #0
 8000c98:	743b      	strb	r3, [r7, #16]

							value = strtol(valueStr, NULL, 16);
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	2210      	movs	r2, #16
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f008 fa62 	bl	800916c <strtol>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	847b      	strh	r3, [r7, #34]	; 0x22

							apiMemory[address] = value;
 8000cac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000cae:	4927      	ldr	r1, [pc, #156]	; (8000d4c <apiUpdate+0x180>)
 8000cb0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000cb2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

							apiInstruction.responseLen = sprintf(apiInstruction.response, "%04x%04x\n", address, apiMemory[address]);
 8000cb6:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8000cb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000cba:	4a24      	ldr	r2, [pc, #144]	; (8000d4c <apiUpdate+0x180>)
 8000cbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cc0:	460a      	mov	r2, r1
 8000cc2:	4923      	ldr	r1, [pc, #140]	; (8000d50 <apiUpdate+0x184>)
 8000cc4:	4823      	ldr	r0, [pc, #140]	; (8000d54 <apiUpdate+0x188>)
 8000cc6:	f007 fb53 	bl	8008370 <siprintf>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <apiUpdate+0x174>)
 8000cce:	631a      	str	r2, [r3, #48]	; 0x30
			{
 8000cd0:	e022      	b.n	8000d18 <apiUpdate+0x14c>
						}
						else
						{
							apiInstruction.responseLen = sprintf(apiInstruction.response, "e%04x\n", API_ERROR_ACCESS_DENIED);
 8000cd2:	2203      	movs	r2, #3
 8000cd4:	4922      	ldr	r1, [pc, #136]	; (8000d60 <apiUpdate+0x194>)
 8000cd6:	481f      	ldr	r0, [pc, #124]	; (8000d54 <apiUpdate+0x188>)
 8000cd8:	f007 fb4a 	bl	8008370 <siprintf>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <apiUpdate+0x174>)
 8000ce0:	631a      	str	r2, [r3, #48]	; 0x30
			{
 8000ce2:	e019      	b.n	8000d18 <apiUpdate+0x14c>
						}
					}
					else
					{
						apiInstruction.responseLen = sprintf(apiInstruction.response, "e%04x\n", API_ERROR_WRONG_INSTRUCTOR);
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	491e      	ldr	r1, [pc, #120]	; (8000d60 <apiUpdate+0x194>)
 8000ce8:	481a      	ldr	r0, [pc, #104]	; (8000d54 <apiUpdate+0x188>)
 8000cea:	f007 fb41 	bl	8008370 <siprintf>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <apiUpdate+0x174>)
 8000cf2:	631a      	str	r2, [r3, #48]	; 0x30
			{
 8000cf4:	e010      	b.n	8000d18 <apiUpdate+0x14c>
					}
//					apiLocked = false;
				}
				else
				{
					apiInstruction.responseLen = sprintf(apiInstruction.response, "e%04x\n", API_ERROR_INVALID_ADDRESS);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4919      	ldr	r1, [pc, #100]	; (8000d60 <apiUpdate+0x194>)
 8000cfa:	4816      	ldr	r0, [pc, #88]	; (8000d54 <apiUpdate+0x188>)
 8000cfc:	f007 fb38 	bl	8008370 <siprintf>
 8000d00:	4602      	mov	r2, r0
 8000d02:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <apiUpdate+0x174>)
 8000d04:	631a      	str	r2, [r3, #48]	; 0x30
			{
 8000d06:	e007      	b.n	8000d18 <apiUpdate+0x14c>
				}

			}
			else
			{
				apiInstruction.responseLen = sprintf(apiInstruction.response, "e%04x\n", API_ERROR_WRONG_FORMAT);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4915      	ldr	r1, [pc, #84]	; (8000d60 <apiUpdate+0x194>)
 8000d0c:	4811      	ldr	r0, [pc, #68]	; (8000d54 <apiUpdate+0x188>)
 8000d0e:	f007 fb2f 	bl	8008370 <siprintf>
 8000d12:	4602      	mov	r2, r0
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <apiUpdate+0x174>)
 8000d16:	631a      	str	r2, [r3, #48]	; 0x30
			}
		}


	apiInstruction.set = false;
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <apiUpdate+0x174>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	701a      	strb	r2, [r3, #0]

	return apiInstruction;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <apiUpdate+0x174>)
 8000d22:	461c      	mov	r4, r3
 8000d24:	4615      	mov	r5, r2
 8000d26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d32:	682b      	ldr	r3, [r5, #0]
 8000d34:	6023      	str	r3, [r4, #0]
}
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	3728      	adds	r7, #40	; 0x28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000730 	.word	0x20000730
 8000d44:	20000732 	.word	0x20000732
 8000d48:	20000734 	.word	0x20000734
 8000d4c:	20000764 	.word	0x20000764
 8000d50:	0800a850 	.word	0x0800a850
 8000d54:	2000074c 	.word	0x2000074c
 8000d58:	200005a0 	.word	0x200005a0
 8000d5c:	20000738 	.word	0x20000738
 8000d60:	0800a85c 	.word	0x0800a85c

08000d64 <isApiAddressValid>:

bool isApiAddressValid(int address)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	if(address > 0 && address < API_MEMORY_SIZE)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dd05      	ble.n	8000d7e <isApiAddressValid+0x1a>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000d78:	da01      	bge.n	8000d7e <isApiAddressValid+0x1a>
	{
		return true;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e000      	b.n	8000d80 <isApiAddressValid+0x1c>
	}
	else
	{
		return false;
 8000d7e:	2300      	movs	r3, #0
	}
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
	...

08000d8c <apiWrite16>:

bool apiWrite16(int address, int16_t value)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
	if(isApiAddressValid(address))
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffe3 	bl	8000d64 <isApiAddressValid>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d007      	beq.n	8000db4 <apiWrite16+0x28>
	{
		memcpy(&apiMemory[address], &value, 2);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4a05      	ldr	r2, [pc, #20]	; (8000dc0 <apiWrite16+0x34>)
 8000daa:	4413      	add	r3, r2
 8000dac:	887a      	ldrh	r2, [r7, #2]
 8000dae:	801a      	strh	r2, [r3, #0]
		return true;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <apiWrite16+0x2a>
	}
	else
	{
		return false;
 8000db4:	2300      	movs	r3, #0
	}
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000764 	.word	0x20000764

08000dc4 <apiWrite32>:

	return val;
}

bool apiWrite32(int address, int32_t value)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	if(isApiAddressValid(address))
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff ffc8 	bl	8000d64 <isApiAddressValid>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d007      	beq.n	8000dea <apiWrite32+0x26>
	{
		memcpy(&apiMemory[address], &value, 4);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	4a05      	ldr	r2, [pc, #20]	; (8000df4 <apiWrite32+0x30>)
 8000de0:	4413      	add	r3, r2
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	601a      	str	r2, [r3, #0]
		return true;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e000      	b.n	8000dec <apiWrite32+0x28>
	}
	else
	{
		return false;
 8000dea:	2300      	movs	r3, #0
	}
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000764 	.word	0x20000764

08000df8 <apiRead32>:

int32_t apiRead32(int address)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	int32_t val = -1;
 8000e00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e04:	60fb      	str	r3, [r7, #12]

	if(isApiAddressValid(address))
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ffac 	bl	8000d64 <isApiAddressValid>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d005      	beq.n	8000e1e <apiRead32+0x26>
	{
		memcpy(&val, &apiMemory[address], 4);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <apiRead32+0x30>)
 8000e18:	4413      	add	r3, r2
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]
	}

	return val;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20000764 	.word	0x20000764

08000e2c <apiWriteFloat>:


bool apiWriteFloat(int address, float value)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
	if(isApiAddressValid(address))
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff ff94 	bl	8000d64 <isApiAddressValid>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d007      	beq.n	8000e52 <apiWriteFloat+0x26>
	{
		memcpy(&apiMemory[address], &value, 4);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	4a05      	ldr	r2, [pc, #20]	; (8000e5c <apiWriteFloat+0x30>)
 8000e48:	4413      	add	r3, r2
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	601a      	str	r2, [r3, #0]
		return true;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e000      	b.n	8000e54 <apiWriteFloat+0x28>
	}
	else
	{
		return false;
 8000e52:	2300      	movs	r3, #0
	}
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000764 	.word	0x20000764

08000e60 <apiReadFloat>:

float apiReadFloat(int address)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	float f =  -1.0;
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <apiReadFloat+0x30>)
 8000e6a:	60fb      	str	r3, [r7, #12]
	if(isApiAddressValid(address))
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff79 	bl	8000d64 <isApiAddressValid>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d005      	beq.n	8000e84 <apiReadFloat+0x24>
	{
		memcpy(&f, &apiMemory[address], 4);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4a05      	ldr	r2, [pc, #20]	; (8000e94 <apiReadFloat+0x34>)
 8000e7e:	4413      	add	r3, r2
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	60fb      	str	r3, [r7, #12]
	}

	return f;
 8000e84:	68fb      	ldr	r3, [r7, #12]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	bf800000 	.word	0xbf800000
 8000e94:	20000764 	.word	0x20000764

08000e98 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <HAL_UART_RxCpltCallback+0x40>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d102      	bne.n	8000eb2 <HAL_UART_RxCpltCallback+0x1a>
	{
		kvhFetch();
 8000eac:	f000 fb86 	bl	80015bc <kvhFetch>
	}
	else if(huart->Instance == huart3.Instance)
	{
		gpsFetch();
	}
}
 8000eb0:	e00d      	b.n	8000ece <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == huart2.Instance)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <HAL_UART_RxCpltCallback+0x44>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d007      	beq.n	8000ece <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == huart3.Instance)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <HAL_UART_RxCpltCallback+0x48>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d101      	bne.n	8000ece <HAL_UART_RxCpltCallback+0x36>
		gpsFetch();
 8000eca:	f000 fbd3 	bl	8001674 <gpsFetch>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000bec 	.word	0x20000bec
 8000edc:	20000c8c 	.word	0x20000c8c
 8000ee0:	20000ac4 	.word	0x20000ac4

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	; 0x38
 8000ee8:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eea:	f001 f865 	bl	8001fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eee:	f000 f85d 	bl	8000fac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef2:	f000 fa35 	bl	8001360 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000ef6:	f006 fd6d 	bl	80079d4 <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 8000efa:	f000 f9dd 	bl	80012b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000efe:	f000 f8af 	bl	8001060 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000f02:	f000 f8db 	bl	80010bc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f06:	f000 f953 	bl	80011b0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000f0a:	f000 f9ab 	bl	8001264 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f0e:	f000 f9fd 	bl	800130c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  apiInit();
 8000f12:	f7ff fe13 	bl	8000b3c <apiInit>

  powertrainInit();
 8000f16:	f000 fa6d 	bl	80013f4 <powertrainInit>

  kvhInit();
 8000f1a:	f000 fae7 	bl	80014ec <kvhInit>

  gpsInit();
 8000f1e:	f000 fb97 	bl	8001650 <gpsInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  insertSensordataToApi();
 8000f22:	f000 fbf3 	bl	800170c <insertSensordataToApi>

	  ApiInstruction ins = apiUpdate();
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fe4f 	bl	8000bcc <apiUpdate>
	  if(ins.responseLen > 0)
 8000f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	dd06      	ble.n	8000f42 <main+0x5e>
	  {
		  CDC_Transmit_FS(ins.response, ins.responseLen);
 8000f34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	331c      	adds	r3, #28
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fe0f 	bl	8007b60 <CDC_Transmit_FS>
	  }

	  if(API_STATE_JOYDRIVE == apiMemory[API_REG_STATE])
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <main+0xb4>)
 8000f44:	881b      	ldrh	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d109      	bne.n	8000f5e <main+0x7a>
	  {
		  powertrainSetSpeeds(apiMemory[API_REG_PWMLEFT], apiMemory[API_REG_PWMRIGHT]);
 8000f4a:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <main+0xb4>)
 8000f4c:	889b      	ldrh	r3, [r3, #4]
 8000f4e:	b21a      	sxth	r2, r3
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <main+0xb4>)
 8000f52:	891b      	ldrh	r3, [r3, #8]
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	4619      	mov	r1, r3
 8000f58:	4610      	mov	r0, r2
 8000f5a:	f000 fa81 	bl	8001460 <powertrainSetSpeeds>
	  }

	  heading = apiMemory[API_REG_HEADING_KVH];
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <main+0xb4>)
 8000f60:	f8b3 32f0 	ldrh.w	r3, [r3, #752]	; 0x2f0
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <main+0xb8>)
 8000f68:	601a      	str	r2, [r3, #0]
	  time = apiRead32(API_BENCH_GPS_START);
 8000f6a:	f240 1079 	movw	r0, #377	; 0x179
 8000f6e:	f7ff ff43 	bl	8000df8 <apiRead32>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <main+0xbc>)
 8000f78:	601a      	str	r2, [r3, #0]
	  latitude = apiReadFloat(API_BENCH_GPS_START+2);
 8000f7a:	f240 107b 	movw	r0, #379	; 0x17b
 8000f7e:	f7ff ff6f 	bl	8000e60 <apiReadFloat>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <main+0xc0>)
 8000f86:	601a      	str	r2, [r3, #0]
	  longitude = apiReadFloat(API_BENCH_GPS_START +4);
 8000f88:	f240 107d 	movw	r0, #381	; 0x17d
 8000f8c:	f7ff ff68 	bl	8000e60 <apiReadFloat>
 8000f90:	4602      	mov	r2, r0
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <main+0xc4>)
 8000f94:	601a      	str	r2, [r3, #0]
  {
 8000f96:	e7c4      	b.n	8000f22 <main+0x3e>
 8000f98:	20000764 	.word	0x20000764
 8000f9c:	20000ccc 	.word	0x20000ccc
 8000fa0:	20000c30 	.word	0x20000c30
 8000fa4:	20000c34 	.word	0x20000c34
 8000fa8:	20000c2c 	.word	0x20000c2c

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	; 0x50
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fb6:	2228      	movs	r2, #40	; 0x28
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f007 f9d0 	bl	8008360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fea:	2301      	movs	r3, #1
 8000fec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ff2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ff8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ffc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001002:	4618      	mov	r0, r3
 8001004:	f002 fb5c 	bl	80036c0 <HAL_RCC_OscConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800100e:	f000 fb85 	bl	800171c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001012:	230f      	movs	r3, #15
 8001014:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001016:	2302      	movs	r3, #2
 8001018:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001022:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	2102      	movs	r1, #2
 800102e:	4618      	mov	r0, r3
 8001030:	f002 fdc6 	bl	8003bc0 <HAL_RCC_ClockConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800103a:	f000 fb6f 	bl	800171c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800103e:	2310      	movs	r3, #16
 8001040:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	4618      	mov	r0, r3
 800104a:	f002 ff55 	bl	8003ef8 <HAL_RCCEx_PeriphCLKConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001054:	f000 fb62 	bl	800171c <Error_Handler>
  }
}
 8001058:	bf00      	nop
 800105a:	3750      	adds	r7, #80	; 0x50
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001066:	4a13      	ldr	r2, [pc, #76]	; (80010b4 <MX_I2C1_Init+0x54>)
 8001068:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <MX_I2C1_Init+0x50>)
 800106c:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x58>)
 800106e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <MX_I2C1_Init+0x50>)
 800107e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001082:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <MX_I2C1_Init+0x50>)
 800109e:	f001 fb05 	bl	80026ac <HAL_I2C_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a8:	f000 fb38 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000b04 	.word	0x20000b04
 80010b4:	40005400 	.word	0x40005400
 80010b8:	000186a0 	.word	0x000186a0

080010bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c2:	f107 0320 	add.w	r3, r7, #32
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]
 80010da:	615a      	str	r2, [r3, #20]
 80010dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010de:	4b32      	ldr	r3, [pc, #200]	; (80011a8 <MX_TIM3_Init+0xec>)
 80010e0:	4a32      	ldr	r2, [pc, #200]	; (80011ac <MX_TIM3_Init+0xf0>)
 80010e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010e4:	4b30      	ldr	r3, [pc, #192]	; (80011a8 <MX_TIM3_Init+0xec>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ea:	4b2f      	ldr	r3, [pc, #188]	; (80011a8 <MX_TIM3_Init+0xec>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0x7fff;
 80010f0:	4b2d      	ldr	r3, [pc, #180]	; (80011a8 <MX_TIM3_Init+0xec>)
 80010f2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80010f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f8:	4b2b      	ldr	r3, [pc, #172]	; (80011a8 <MX_TIM3_Init+0xec>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <MX_TIM3_Init+0xec>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001104:	4828      	ldr	r0, [pc, #160]	; (80011a8 <MX_TIM3_Init+0xec>)
 8001106:	f002 ffad 	bl	8004064 <HAL_TIM_PWM_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001110:	f000 fb04 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001118:	2300      	movs	r3, #0
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800111c:	f107 0320 	add.w	r3, r7, #32
 8001120:	4619      	mov	r1, r3
 8001122:	4821      	ldr	r0, [pc, #132]	; (80011a8 <MX_TIM3_Init+0xec>)
 8001124:	f003 fad0 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800112e:	f000 faf5 	bl	800171c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001132:	2360      	movs	r3, #96	; 0x60
 8001134:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	2200      	movs	r2, #0
 8001146:	4619      	mov	r1, r3
 8001148:	4817      	ldr	r0, [pc, #92]	; (80011a8 <MX_TIM3_Init+0xec>)
 800114a:	f002 ffe9 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001154:	f000 fae2 	bl	800171c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	2204      	movs	r2, #4
 800115c:	4619      	mov	r1, r3
 800115e:	4812      	ldr	r0, [pc, #72]	; (80011a8 <MX_TIM3_Init+0xec>)
 8001160:	f002 ffde 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800116a:	f000 fad7 	bl	800171c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2208      	movs	r2, #8
 8001172:	4619      	mov	r1, r3
 8001174:	480c      	ldr	r0, [pc, #48]	; (80011a8 <MX_TIM3_Init+0xec>)
 8001176:	f002 ffd3 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001180:	f000 facc 	bl	800171c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	220c      	movs	r2, #12
 8001188:	4619      	mov	r1, r3
 800118a:	4807      	ldr	r0, [pc, #28]	; (80011a8 <MX_TIM3_Init+0xec>)
 800118c:	f002 ffc8 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001196:	f000 fac1 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800119a:	4803      	ldr	r0, [pc, #12]	; (80011a8 <MX_TIM3_Init+0xec>)
 800119c:	f000 fcee 	bl	8001b7c <HAL_TIM_MspPostInit>

}
 80011a0:	bf00      	nop
 80011a2:	3728      	adds	r7, #40	; 0x28
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000b58 	.word	0x20000b58
 80011ac:	40000400 	.word	0x40000400

080011b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	; 0x28
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b6:	f107 0320 	add.w	r3, r7, #32
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
 80011d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <MX_TIM4_Init+0xac>)
 80011d4:	4a22      	ldr	r2, [pc, #136]	; (8001260 <MX_TIM4_Init+0xb0>)
 80011d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80011d8:	4b20      	ldr	r3, [pc, #128]	; (800125c <MX_TIM4_Init+0xac>)
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <MX_TIM4_Init+0xac>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 80011e4:	4b1d      	ldr	r3, [pc, #116]	; (800125c <MX_TIM4_Init+0xac>)
 80011e6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ec:	4b1b      	ldr	r3, [pc, #108]	; (800125c <MX_TIM4_Init+0xac>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <MX_TIM4_Init+0xac>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011f8:	4818      	ldr	r0, [pc, #96]	; (800125c <MX_TIM4_Init+0xac>)
 80011fa:	f002 ff33 	bl	8004064 <HAL_TIM_PWM_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001204:	f000 fa8a 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001208:	2300      	movs	r3, #0
 800120a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800120c:	2300      	movs	r3, #0
 800120e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001210:	f107 0320 	add.w	r3, r7, #32
 8001214:	4619      	mov	r1, r3
 8001216:	4811      	ldr	r0, [pc, #68]	; (800125c <MX_TIM4_Init+0xac>)
 8001218:	f003 fa56 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001222:	f000 fa7b 	bl	800171c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001226:	2360      	movs	r3, #96	; 0x60
 8001228:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1800;
 800122a:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800122e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	2208      	movs	r2, #8
 800123c:	4619      	mov	r1, r3
 800123e:	4807      	ldr	r0, [pc, #28]	; (800125c <MX_TIM4_Init+0xac>)
 8001240:	f002 ff6e 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800124a:	f000 fa67 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800124e:	4803      	ldr	r0, [pc, #12]	; (800125c <MX_TIM4_Init+0xac>)
 8001250:	f000 fc94 	bl	8001b7c <HAL_TIM_MspPostInit>

}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	; 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000a84 	.word	0x20000a84
 8001260:	40000800 	.word	0x40000800

08001264 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 800126a:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <MX_USART1_UART_Init+0x50>)
 800126c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 4800;
 800126e:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 8001270:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8001274:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800127c:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001288:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 800128a:	220c      	movs	r2, #12
 800128c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_USART1_UART_Init+0x4c>)
 800129c:	f003 fa58 	bl	8004750 <HAL_UART_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80012a6:	f000 fa39 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000bec 	.word	0x20000bec
 80012b4:	40013800 	.word	0x40013800

080012b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012be:	4a12      	ldr	r2, [pc, #72]	; (8001308 <MX_USART2_UART_Init+0x50>)
 80012c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012c2:	4b10      	ldr	r3, [pc, #64]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012de:	220c      	movs	r2, #12
 80012e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ee:	4805      	ldr	r0, [pc, #20]	; (8001304 <MX_USART2_UART_Init+0x4c>)
 80012f0:	f003 fa2e 	bl	8004750 <HAL_UART_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012fa:	f000 fa0f 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000c8c 	.word	0x20000c8c
 8001308:	40004400 	.word	0x40004400

0800130c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001312:	4a12      	ldr	r2, [pc, #72]	; (800135c <MX_USART3_UART_Init+0x50>)
 8001314:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001318:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800131c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800132a:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b09      	ldr	r3, [pc, #36]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_USART3_UART_Init+0x4c>)
 8001344:	f003 fa04 	bl	8004750 <HAL_UART_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800134e:	f000 f9e5 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000ac4 	.word	0x20000ac4
 800135c:	40004800 	.word	0x40004800

08001360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001374:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <MX_GPIO_Init+0x8c>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a1c      	ldr	r2, [pc, #112]	; (80013ec <MX_GPIO_Init+0x8c>)
 800137a:	f043 0320 	orr.w	r3, r3, #32
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <MX_GPIO_Init+0x8c>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0320 	and.w	r3, r3, #32
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <MX_GPIO_Init+0x8c>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a16      	ldr	r2, [pc, #88]	; (80013ec <MX_GPIO_Init+0x8c>)
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <MX_GPIO_Init+0x8c>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_GPIO_Init+0x8c>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a10      	ldr	r2, [pc, #64]	; (80013ec <MX_GPIO_Init+0x8c>)
 80013aa:	f043 0308 	orr.w	r3, r3, #8
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_GPIO_Init+0x8c>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0308 	and.w	r3, r3, #8
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INH34_Pin|INH12_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2130      	movs	r1, #48	; 0x30
 80013c0:	480b      	ldr	r0, [pc, #44]	; (80013f0 <MX_GPIO_Init+0x90>)
 80013c2:	f001 f95b 	bl	800267c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INH34_Pin INH12_Pin */
  GPIO_InitStruct.Pin = INH34_Pin|INH12_Pin;
 80013c6:	2330      	movs	r3, #48	; 0x30
 80013c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ca:	2301      	movs	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d2:	2302      	movs	r3, #2
 80013d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 0310 	add.w	r3, r7, #16
 80013da:	4619      	mov	r1, r3
 80013dc:	4804      	ldr	r0, [pc, #16]	; (80013f0 <MX_GPIO_Init+0x90>)
 80013de:	f000 fff3 	bl	80023c8 <HAL_GPIO_Init>

}
 80013e2:	bf00      	nop
 80013e4:	3720      	adds	r7, #32
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40010800 	.word	0x40010800

080013f4 <powertrainInit>:

/* USER CODE BEGIN 4 */
void powertrainInit()
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013f8:	2100      	movs	r1, #0
 80013fa:	480c      	ldr	r0, [pc, #48]	; (800142c <powertrainInit+0x38>)
 80013fc:	f002 fe5e 	bl	80040bc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001400:	2104      	movs	r1, #4
 8001402:	480a      	ldr	r0, [pc, #40]	; (800142c <powertrainInit+0x38>)
 8001404:	f002 fe5a 	bl	80040bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001408:	2108      	movs	r1, #8
 800140a:	4808      	ldr	r0, [pc, #32]	; (800142c <powertrainInit+0x38>)
 800140c:	f002 fe56 	bl	80040bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001410:	210c      	movs	r1, #12
 8001412:	4806      	ldr	r0, [pc, #24]	; (800142c <powertrainInit+0x38>)
 8001414:	f002 fe52 	bl	80040bc <HAL_TIM_PWM_Start>

	powertrainEnableMotors(1);
 8001418:	2001      	movs	r0, #1
 800141a:	f000 f809 	bl	8001430 <powertrainEnableMotors>

	powertrainSetSpeeds(0, 0);
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	f000 f81d 	bl	8001460 <powertrainSetSpeeds>
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000b58 	.word	0x20000b58

08001430 <powertrainEnableMotors>:


void powertrainEnableMotors(int enableState)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(INH12_GPIO_Port, INH12_Pin, enableState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	461a      	mov	r2, r3
 800143e:	2120      	movs	r1, #32
 8001440:	4806      	ldr	r0, [pc, #24]	; (800145c <powertrainEnableMotors+0x2c>)
 8001442:	f001 f91b 	bl	800267c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH34_GPIO_Port, INH34_Pin, enableState);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	b2db      	uxtb	r3, r3
 800144a:	461a      	mov	r2, r3
 800144c:	2110      	movs	r1, #16
 800144e:	4803      	ldr	r0, [pc, #12]	; (800145c <powertrainEnableMotors+0x2c>)
 8001450:	f001 f914 	bl	800267c <HAL_GPIO_WritePin>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40010800 	.word	0x40010800

08001460 <powertrainSetSpeeds>:

void powertrainSetSpeeds(int16_t left, int16_t right)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	460a      	mov	r2, r1
 800146a:	80fb      	strh	r3, [r7, #6]
 800146c:	4613      	mov	r3, r2
 800146e:	80bb      	strh	r3, [r7, #4]
	if(left < 0)
 8001470:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001474:	2b00      	cmp	r3, #0
 8001476:	da0d      	bge.n	8001494 <powertrainSetSpeeds+0x34>
	{
		left = -left;
 8001478:	88fb      	ldrh	r3, [r7, #6]
 800147a:	425b      	negs	r3, r3
 800147c:	b29b      	uxth	r3, r3
 800147e:	80fb      	strh	r3, [r7, #6]
		htim3.Instance->CCR3 = 0;
 8001480:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <powertrainSetSpeeds+0x88>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2200      	movs	r2, #0
 8001486:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = left;
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <powertrainSetSpeeds+0x88>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001490:	641a      	str	r2, [r3, #64]	; 0x40
 8001492:	e008      	b.n	80014a6 <powertrainSetSpeeds+0x46>
	}
	else
	{
		htim3.Instance->CCR3 = left;
 8001494:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <powertrainSetSpeeds+0x88>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800149c:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = 0;
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <powertrainSetSpeeds+0x88>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2200      	movs	r2, #0
 80014a4:	641a      	str	r2, [r3, #64]	; 0x40
	}

	if(right < 0)
 80014a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	da0d      	bge.n	80014ca <powertrainSetSpeeds+0x6a>
	{
		right = -right;
 80014ae:	88bb      	ldrh	r3, [r7, #4]
 80014b0:	425b      	negs	r3, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	80bb      	strh	r3, [r7, #4]
		htim3.Instance->CCR1 = 0;
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <powertrainSetSpeeds+0x88>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2200      	movs	r2, #0
 80014bc:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = right;
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <powertrainSetSpeeds+0x88>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014c6:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		htim3.Instance->CCR1 = right;
		htim3.Instance->CCR2 = 0;
	}
}
 80014c8:	e008      	b.n	80014dc <powertrainSetSpeeds+0x7c>
		htim3.Instance->CCR1 = right;
 80014ca:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <powertrainSetSpeeds+0x88>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014d2:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = 0;
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <powertrainSetSpeeds+0x88>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2200      	movs	r2, #0
 80014da:	639a      	str	r2, [r3, #56]	; 0x38
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000b58 	.word	0x20000b58

080014ec <kvhInit>:

void kvhInit()
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0
	  char kvhInitStr[3] = { 's', '\r' };
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2100      	movs	r1, #0
 80014f8:	460a      	mov	r2, r1
 80014fa:	801a      	strh	r2, [r3, #0]
 80014fc:	460a      	mov	r2, r1
 80014fe:	709a      	strb	r2, [r3, #2]
 8001500:	2373      	movs	r3, #115	; 0x73
 8001502:	773b      	strb	r3, [r7, #28]
 8001504:	230d      	movs	r3, #13
 8001506:	777b      	strb	r3, [r7, #29]
	  char kvhConfigNmeaStr[5] = { '=', 't' , ',', '0', '\r' };
 8001508:	4a27      	ldr	r2, [pc, #156]	; (80015a8 <kvhInit+0xbc>)
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001512:	6018      	str	r0, [r3, #0]
 8001514:	3304      	adds	r3, #4
 8001516:	7019      	strb	r1, [r3, #0]
	  char kvhConfigSpeedStr[7] = { '=', 'r', ',' , '6', '0', '0', '\r' };
 8001518:	4a24      	ldr	r2, [pc, #144]	; (80015ac <kvhInit+0xc0>)
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001522:	6018      	str	r0, [r3, #0]
 8001524:	3304      	adds	r3, #4
 8001526:	8019      	strh	r1, [r3, #0]
 8001528:	3302      	adds	r3, #2
 800152a:	0c0a      	lsrs	r2, r1, #16
 800152c:	701a      	strb	r2, [r3, #0]
	  char kvhConfigUnitStr[5] = { '=', 'i' , ',', 'd', '\r' };
 800152e:	4a20      	ldr	r2, [pc, #128]	; (80015b0 <kvhInit+0xc4>)
 8001530:	1d3b      	adds	r3, r7, #4
 8001532:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001536:	6018      	str	r0, [r3, #0]
 8001538:	3304      	adds	r3, #4
 800153a:	7019      	strb	r1, [r3, #0]
	  HAL_UART_Transmit(&huart1, kvhInitStr, 2, 1000);
 800153c:	f107 011c 	add.w	r1, r7, #28
 8001540:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001544:	2202      	movs	r2, #2
 8001546:	481b      	ldr	r0, [pc, #108]	; (80015b4 <kvhInit+0xc8>)
 8001548:	f003 f94f 	bl	80047ea <HAL_UART_Transmit>
	  HAL_Delay(100);
 800154c:	2064      	movs	r0, #100	; 0x64
 800154e:	f000 fd95 	bl	800207c <HAL_Delay>
	  HAL_UART_Transmit(&huart1, kvhConfigNmeaStr, 5, 1000);
 8001552:	f107 0114 	add.w	r1, r7, #20
 8001556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800155a:	2205      	movs	r2, #5
 800155c:	4815      	ldr	r0, [pc, #84]	; (80015b4 <kvhInit+0xc8>)
 800155e:	f003 f944 	bl	80047ea <HAL_UART_Transmit>
	  HAL_Delay(100);
 8001562:	2064      	movs	r0, #100	; 0x64
 8001564:	f000 fd8a 	bl	800207c <HAL_Delay>
	  HAL_UART_Transmit(&huart1, kvhConfigUnitStr, 5, 1000);
 8001568:	1d39      	adds	r1, r7, #4
 800156a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800156e:	2205      	movs	r2, #5
 8001570:	4810      	ldr	r0, [pc, #64]	; (80015b4 <kvhInit+0xc8>)
 8001572:	f003 f93a 	bl	80047ea <HAL_UART_Transmit>
	  HAL_Delay(100);
 8001576:	2064      	movs	r0, #100	; 0x64
 8001578:	f000 fd80 	bl	800207c <HAL_Delay>
	  HAL_UART_Transmit(&huart1, kvhConfigSpeedStr, 7, 1000);
 800157c:	f107 010c 	add.w	r1, r7, #12
 8001580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001584:	2207      	movs	r2, #7
 8001586:	480b      	ldr	r0, [pc, #44]	; (80015b4 <kvhInit+0xc8>)
 8001588:	f003 f92f 	bl	80047ea <HAL_UART_Transmit>

	  kvhString.available = false;
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <kvhInit+0xcc>)
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	  HAL_UART_Receive_IT(&huart1, kvhString.nmeaStr, 1);
 8001594:	2201      	movs	r2, #1
 8001596:	4908      	ldr	r1, [pc, #32]	; (80015b8 <kvhInit+0xcc>)
 8001598:	4806      	ldr	r0, [pc, #24]	; (80015b4 <kvhInit+0xc8>)
 800159a:	f003 f9bf 	bl	800491c <HAL_UART_Receive_IT>
}
 800159e:	bf00      	nop
 80015a0:	3720      	adds	r7, #32
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	0800a864 	.word	0x0800a864
 80015ac:	0800a86c 	.word	0x0800a86c
 80015b0:	0800a874 	.word	0x0800a874
 80015b4:	20000bec 	.word	0x20000bec
 80015b8:	20000c38 	.word	0x20000c38

080015bc <kvhFetch>:

void kvhFetch()
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	static bool startFound = false;

	if('$' == kvhString.nmeaStr[0])
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <kvhFetch+0x4c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b24      	cmp	r3, #36	; 0x24
 80015c6:	d114      	bne.n	80015f2 <kvhFetch+0x36>
	{
		if(startFound)
 80015c8:	4b10      	ldr	r3, [pc, #64]	; (800160c <kvhFetch+0x50>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d007      	beq.n	80015e0 <kvhFetch+0x24>
		{
			startFound = false;
 80015d0:	4b0e      	ldr	r3, [pc, #56]	; (800160c <kvhFetch+0x50>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	701a      	strb	r2, [r3, #0]
			kvhString.available = true;
 80015d6:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <kvhFetch+0x4c>)
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	else
	{
		startFound = false;
		HAL_UART_Receive_IT(&huart1, kvhString.nmeaStr, 1);
	}
}
 80015de:	e010      	b.n	8001602 <kvhFetch+0x46>
			startFound = true;
 80015e0:	4b0a      	ldr	r3, [pc, #40]	; (800160c <kvhFetch+0x50>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart1, &kvhString.nmeaStr[1], NMEA_HCHDT_LEN - 1);
 80015e6:	2212      	movs	r2, #18
 80015e8:	4909      	ldr	r1, [pc, #36]	; (8001610 <kvhFetch+0x54>)
 80015ea:	480a      	ldr	r0, [pc, #40]	; (8001614 <kvhFetch+0x58>)
 80015ec:	f003 f996 	bl	800491c <HAL_UART_Receive_IT>
}
 80015f0:	e007      	b.n	8001602 <kvhFetch+0x46>
		startFound = false;
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <kvhFetch+0x50>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, kvhString.nmeaStr, 1);
 80015f8:	2201      	movs	r2, #1
 80015fa:	4903      	ldr	r1, [pc, #12]	; (8001608 <kvhFetch+0x4c>)
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <kvhFetch+0x58>)
 80015fe:	f003 f98d 	bl	800491c <HAL_UART_Receive_IT>
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000c38 	.word	0x20000c38
 800160c:	20000368 	.word	0x20000368
 8001610:	20000c39 	.word	0x20000c39
 8001614:	20000bec 	.word	0x20000bec

08001618 <kvhDecode>:

void kvhDecode()
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	if(kvhString.available)
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <kvhDecode+0x30>)
 800161e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00e      	beq.n	8001644 <kvhDecode+0x2c>
	{
		kvhString.available = false;
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <kvhDecode+0x30>)
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		kvhString.nmeaStr[NMEA_HCHDT_LEN] = '\0';
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <kvhDecode+0x30>)
 8001630:	2200      	movs	r2, #0
 8001632:	74da      	strb	r2, [r3, #19]
		nmeaDecodeToApi(&kvhString);
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <kvhDecode+0x30>)
 8001636:	f000 f877 	bl	8001728 <nmeaDecodeToApi>
		HAL_UART_Receive_IT(&huart1, kvhString.nmeaStr, 1);
 800163a:	2201      	movs	r2, #1
 800163c:	4902      	ldr	r1, [pc, #8]	; (8001648 <kvhDecode+0x30>)
 800163e:	4803      	ldr	r0, [pc, #12]	; (800164c <kvhDecode+0x34>)
 8001640:	f003 f96c 	bl	800491c <HAL_UART_Receive_IT>
	}
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000c38 	.word	0x20000c38
 800164c:	20000bec 	.word	0x20000bec

08001650 <gpsInit>:

void gpsInit()
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
		gpsString.available = false;
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <gpsInit+0x1c>)
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		HAL_UART_Receive_IT(&huart3, gpsString.nmeaStr, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	4903      	ldr	r1, [pc, #12]	; (800166c <gpsInit+0x1c>)
 8001660:	4803      	ldr	r0, [pc, #12]	; (8001670 <gpsInit+0x20>)
 8001662:	f003 f95b 	bl	800491c <HAL_UART_Receive_IT>
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000b98 	.word	0x20000b98
 8001670:	20000ac4 	.word	0x20000ac4

08001674 <gpsFetch>:

void gpsFetch()
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	static bool startFound = false;

	if('$' == gpsString.nmeaStr[0])
 8001678:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <gpsFetch+0x4c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b24      	cmp	r3, #36	; 0x24
 800167e:	d114      	bne.n	80016aa <gpsFetch+0x36>
	{
		if(startFound)
 8001680:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <gpsFetch+0x50>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d007      	beq.n	8001698 <gpsFetch+0x24>
		{
			startFound = false;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <gpsFetch+0x50>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
			gpsString.available = true;
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <gpsFetch+0x4c>)
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	else
	{
		startFound = false;
		HAL_UART_Receive_IT(&huart3, gpsString.nmeaStr, 1);
	}
}
 8001696:	e010      	b.n	80016ba <gpsFetch+0x46>
			startFound = true;
 8001698:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <gpsFetch+0x50>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart3, &gpsString.nmeaStr[1], NMEA_GPRMC_LEN - 1);
 800169e:	2247      	movs	r2, #71	; 0x47
 80016a0:	4909      	ldr	r1, [pc, #36]	; (80016c8 <gpsFetch+0x54>)
 80016a2:	480a      	ldr	r0, [pc, #40]	; (80016cc <gpsFetch+0x58>)
 80016a4:	f003 f93a 	bl	800491c <HAL_UART_Receive_IT>
}
 80016a8:	e007      	b.n	80016ba <gpsFetch+0x46>
		startFound = false;
 80016aa:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <gpsFetch+0x50>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, gpsString.nmeaStr, 1);
 80016b0:	2201      	movs	r2, #1
 80016b2:	4903      	ldr	r1, [pc, #12]	; (80016c0 <gpsFetch+0x4c>)
 80016b4:	4805      	ldr	r0, [pc, #20]	; (80016cc <gpsFetch+0x58>)
 80016b6:	f003 f931 	bl	800491c <HAL_UART_Receive_IT>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000b98 	.word	0x20000b98
 80016c4:	20000369 	.word	0x20000369
 80016c8:	20000b99 	.word	0x20000b99
 80016cc:	20000ac4 	.word	0x20000ac4

080016d0 <gpsDecode>:

void gpsDecode()
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	if(gpsString.available)
 80016d4:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <gpsDecode+0x34>)
 80016d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d00f      	beq.n	80016fe <gpsDecode+0x2e>
	{
		gpsString.available = false;
 80016de:	4b09      	ldr	r3, [pc, #36]	; (8001704 <gpsDecode+0x34>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		gpsString.nmeaStr[NMEA_GPRMC_LEN] = '\0';
 80016e6:	4b07      	ldr	r3, [pc, #28]	; (8001704 <gpsDecode+0x34>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		nmeaDecodeToApi(&gpsString);
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <gpsDecode+0x34>)
 80016f0:	f000 f81a 	bl	8001728 <nmeaDecodeToApi>
		HAL_UART_Receive_IT(&huart3, gpsString.nmeaStr, 1);
 80016f4:	2201      	movs	r2, #1
 80016f6:	4903      	ldr	r1, [pc, #12]	; (8001704 <gpsDecode+0x34>)
 80016f8:	4803      	ldr	r0, [pc, #12]	; (8001708 <gpsDecode+0x38>)
 80016fa:	f003 f90f 	bl	800491c <HAL_UART_Receive_IT>
	}
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000b98 	.word	0x20000b98
 8001708:	20000ac4 	.word	0x20000ac4

0800170c <insertSensordataToApi>:

void insertSensordataToApi()
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	kvhDecode();
 8001710:	f7ff ff82 	bl	8001618 <kvhDecode>
	gpsDecode();
 8001714:	f7ff ffdc 	bl	80016d0 <gpsDecode>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <nmeaDecodeToApi>:
 *      Author: jonas
 */
#include "nmeaUtils.h"

void nmeaDecodeToApi(NmeaString *nmeaString)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
	if(strncmp("$HCHDT", nmeaString->nmeaStr, 6) == 0)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2206      	movs	r2, #6
 8001734:	4619      	mov	r1, r3
 8001736:	4811      	ldr	r0, [pc, #68]	; (800177c <nmeaDecodeToApi+0x54>)
 8001738:	f006 fe42 	bl	80083c0 <strncmp>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d103      	bne.n	800174a <nmeaDecodeToApi+0x22>
	{
		hchdtToApi(nmeaString);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f820 	bl	8001788 <hchdtToApi>
	}
	else if(strncmp("$GNRMC", nmeaString->nmeaStr, 6) == 0 || strncmp("$GPRMC", nmeaString->nmeaStr, 6) == 0)
	{
		rmcToApi(nmeaString);
	}
}
 8001748:	e014      	b.n	8001774 <nmeaDecodeToApi+0x4c>
	else if(strncmp("$GNRMC", nmeaString->nmeaStr, 6) == 0 || strncmp("$GPRMC", nmeaString->nmeaStr, 6) == 0)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2206      	movs	r2, #6
 800174e:	4619      	mov	r1, r3
 8001750:	480b      	ldr	r0, [pc, #44]	; (8001780 <nmeaDecodeToApi+0x58>)
 8001752:	f006 fe35 	bl	80083c0 <strncmp>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d008      	beq.n	800176e <nmeaDecodeToApi+0x46>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2206      	movs	r2, #6
 8001760:	4619      	mov	r1, r3
 8001762:	4808      	ldr	r0, [pc, #32]	; (8001784 <nmeaDecodeToApi+0x5c>)
 8001764:	f006 fe2c 	bl	80083c0 <strncmp>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <nmeaDecodeToApi+0x4c>
		rmcToApi(nmeaString);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f000 f836 	bl	80017e0 <rmcToApi>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	0800a87c 	.word	0x0800a87c
 8001780:	0800a884 	.word	0x0800a884
 8001784:	0800a88c 	.word	0x0800a88c

08001788 <hchdtToApi>:

void hchdtToApi(NmeaString *nmeaString)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	char headingStr[4];
	strncpy(headingStr, &nmeaString->nmeaStr[7], 3);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	1dd9      	adds	r1, r3, #7
 8001794:	f107 0308 	add.w	r3, r7, #8
 8001798:	2203      	movs	r2, #3
 800179a:	4618      	mov	r0, r3
 800179c:	f006 fe22 	bl	80083e4 <strncpy>
	headingStr[3] = '\0';
 80017a0:	2300      	movs	r3, #0
 80017a2:	72fb      	strb	r3, [r7, #11]

	int heading = strtol(headingStr, NULL, 10);
 80017a4:	f107 0308 	add.w	r3, r7, #8
 80017a8:	220a      	movs	r2, #10
 80017aa:	2100      	movs	r1, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f007 fcdd 	bl	800916c <strtol>
 80017b2:	60f8      	str	r0, [r7, #12]

	heading += NMEA_HEADING_OFFSET;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	33b4      	adds	r3, #180	; 0xb4
 80017b8:	60fb      	str	r3, [r7, #12]

	if(heading > 180)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2bb4      	cmp	r3, #180	; 0xb4
 80017be:	dd03      	ble.n	80017c8 <hchdtToApi+0x40>
	{
		heading -= 360;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80017c6:	60fb      	str	r3, [r7, #12]
	}

	apiWrite16(API_REG_HEADING_KVH, heading);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4619      	mov	r1, r3
 80017ce:	f44f 70bc 	mov.w	r0, #376	; 0x178
 80017d2:	f7ff fadb 	bl	8000d8c <apiWrite16>
}
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <rmcToApi>:

void rmcToApi(NmeaString *nmeaString)
{
 80017e0:	b5b0      	push	{r4, r5, r7, lr}
 80017e2:	b0c6      	sub	sp, #280	; 0x118
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	6018      	str	r0, [r3, #0]
	int fieldIndex=0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	int charIndex=0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	char fields[13][15];
	char currentField[15];

	float lat, lon;

	for(int i=7; i<strlen(nmeaString->nmeaStr); i++)
 80017f6:	2307      	movs	r3, #7
 80017f8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80017fc:	e03f      	b.n	800187e <rmcToApi+0x9e>
	{
	  char currentChar=nmeaString->nmeaStr[i];
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
	  if(currentChar!=',')
 800180e:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 8001812:	2b2c      	cmp	r3, #44	; 0x2c
 8001814:	d00d      	beq.n	8001832 <rmcToApi+0x52>
	  {
	    currentField[charIndex]=currentChar;
 8001816:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800181a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800181e:	4413      	add	r3, r2
 8001820:	f897 20ff 	ldrb.w	r2, [r7, #255]	; 0xff
 8001824:	701a      	strb	r2, [r3, #0]
	    charIndex++;
 8001826:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800182a:	3301      	adds	r3, #1
 800182c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8001830:	e020      	b.n	8001874 <rmcToApi+0x94>
	  }
	  else
	  {
		currentField[charIndex] = '\0';
 8001832:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001836:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800183a:	4413      	add	r3, r2
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
	    strcpy(fields[fieldIndex], currentField);
 8001840:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001844:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001848:	4613      	mov	r3, r2
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	440b      	add	r3, r1
 8001850:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f006 fdaa 	bl	80083b0 <strcpy>
	    charIndex = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	    fieldIndex++;
 8001862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001866:	3301      	adds	r3, #1
 8001868:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	    if(fieldIndex > 5)
 800186c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001870:	2b05      	cmp	r3, #5
 8001872:	dc0f      	bgt.n	8001894 <rmcToApi+0xb4>
	for(int i=7; i<strlen(nmeaString->nmeaStr); i++)
 8001874:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001878:	3301      	adds	r3, #1
 800187a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fc64 	bl	8000150 <strlen>
 8001888:	4602      	mov	r2, r0
 800188a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800188e:	429a      	cmp	r2, r3
 8001890:	d8b5      	bhi.n	80017fe <rmcToApi+0x1e>
 8001892:	e000      	b.n	8001896 <rmcToApi+0xb6>
	    {
	    	break;
 8001894:	bf00      	nop
	}

	//decode time -> fieldIndex 0
	char timeStr[7];
	uint32_t time;
	strncpy(timeStr, fields[0], 6);
 8001896:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800189a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189e:	2206      	movs	r2, #6
 80018a0:	4618      	mov	r0, r3
 80018a2:	f006 fd9f 	bl	80083e4 <strncpy>
	timeStr[6] = '\0';
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	time = strtol(timeStr, NULL, 10);
 80018ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b0:	220a      	movs	r2, #10
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f007 fc59 	bl	800916c <strtol>
 80018ba:	4603      	mov	r3, r0
 80018bc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	time += NMEA_TIME_OFFSET * 10000;
 80018c0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80018c4:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80018c8:	3320      	adds	r3, #32
 80018ca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	if(time > 240000)
 80018ce:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80018d2:	4a57      	ldr	r2, [pc, #348]	; (8001a30 <rmcToApi+0x250>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d907      	bls.n	80018e8 <rmcToApi+0x108>
	{
		time -= 240000;
 80018d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80018dc:	f5a3 336a 	sub.w	r3, r3, #239616	; 0x3a800
 80018e0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80018e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	}

		//decode latitude -> fieldIndex 2/3
		char ddLat[3];
		char mmLat[8];
		strncpy(ddLat, fields[2], 2);
 80018e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018ec:	f103 011e 	add.w	r1, r3, #30
 80018f0:	f107 0320 	add.w	r3, r7, #32
 80018f4:	2202      	movs	r2, #2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f006 fd74 	bl	80083e4 <strncpy>
		ddLat[2] = '\0';
 80018fc:	2300      	movs	r3, #0
 80018fe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		strncpy(mmLat, &fields[2][2], 7);
 8001902:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001906:	f103 0120 	add.w	r1, r3, #32
 800190a:	f107 0318 	add.w	r3, r7, #24
 800190e:	2207      	movs	r2, #7
 8001910:	4618      	mov	r0, r3
 8001912:	f006 fd67 	bl	80083e4 <strncpy>
		mmLat[7] = '\0';
 8001916:	f107 0318 	add.w	r3, r7, #24
 800191a:	2200      	movs	r2, #0
 800191c:	71da      	strb	r2, [r3, #7]

		lat=atof(ddLat) + atof(mmLat)/60;
 800191e:	f107 0320 	add.w	r3, r7, #32
 8001922:	4618      	mov	r0, r3
 8001924:	f006 fcee 	bl	8008304 <atof>
 8001928:	4604      	mov	r4, r0
 800192a:	460d      	mov	r5, r1
 800192c:	f107 0318 	add.w	r3, r7, #24
 8001930:	4618      	mov	r0, r3
 8001932:	f006 fce7 	bl	8008304 <atof>
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	4b3e      	ldr	r3, [pc, #248]	; (8001a34 <rmcToApi+0x254>)
 800193c:	f7fe fef6 	bl	800072c <__aeabi_ddiv>
 8001940:	4602      	mov	r2, r0
 8001942:	460b      	mov	r3, r1
 8001944:	4620      	mov	r0, r4
 8001946:	4629      	mov	r1, r5
 8001948:	f7fe fc10 	bl	800016c <__adddf3>
 800194c:	4603      	mov	r3, r0
 800194e:	460c      	mov	r4, r1
 8001950:	4618      	mov	r0, r3
 8001952:	4621      	mov	r1, r4
 8001954:	f7ff f8a2 	bl	8000a9c <__aeabi_d2f>
 8001958:	4603      	mov	r3, r0
 800195a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if(fields[3][0]=='S')
 800195e:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8001962:	2b53      	cmp	r3, #83	; 0x53
 8001964:	d105      	bne.n	8001972 <rmcToApi+0x192>
		  lat=-lat;
 8001966:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800196a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800196e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c


//			//decode longitude -> fieldIndex 4/5
		char ddLon[4];
		char mmLon[8];
		strncpy(ddLon, fields[4], 3);
 8001972:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001976:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2203      	movs	r2, #3
 8001980:	4618      	mov	r0, r3
 8001982:	f006 fd2f 	bl	80083e4 <strncpy>
		ddLon[3] = '\0';
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	2200      	movs	r2, #0
 800198c:	70da      	strb	r2, [r3, #3]
		strncpy(mmLon, &fields[4][3], 7);
 800198e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001992:	f103 013f 	add.w	r1, r3, #63	; 0x3f
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	2207      	movs	r2, #7
 800199c:	4618      	mov	r0, r3
 800199e:	f006 fd21 	bl	80083e4 <strncpy>
		mmLon[7] = '\0';
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2200      	movs	r2, #0
 80019a8:	71da      	strb	r2, [r3, #7]

		lon=atof(ddLon) + atof(mmLon)/60;
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4618      	mov	r0, r3
 80019b0:	f006 fca8 	bl	8008304 <atof>
 80019b4:	4604      	mov	r4, r0
 80019b6:	460d      	mov	r5, r1
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	4618      	mov	r0, r3
 80019be:	f006 fca1 	bl	8008304 <atof>
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <rmcToApi+0x254>)
 80019c8:	f7fe feb0 	bl	800072c <__aeabi_ddiv>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4620      	mov	r0, r4
 80019d2:	4629      	mov	r1, r5
 80019d4:	f7fe fbca 	bl	800016c <__adddf3>
 80019d8:	4603      	mov	r3, r0
 80019da:	460c      	mov	r4, r1
 80019dc:	4618      	mov	r0, r3
 80019de:	4621      	mov	r1, r4
 80019e0:	f7ff f85c 	bl	8000a9c <__aeabi_d2f>
 80019e4:	4603      	mov	r3, r0
 80019e6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		if(fields[6][0]=='W')
 80019ea:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 80019ee:	2b57      	cmp	r3, #87	; 0x57
 80019f0:	d105      	bne.n	80019fe <rmcToApi+0x21e>
		  lon=-lon;
 80019f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80019f6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80019fa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

		apiWrite32(API_BENCH_GPS_START, time);
 80019fe:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001a02:	4619      	mov	r1, r3
 8001a04:	f240 1079 	movw	r0, #377	; 0x179
 8001a08:	f7ff f9dc 	bl	8000dc4 <apiWrite32>
		apiWriteFloat(API_BENCH_GPS_START + 2, lat);
 8001a0c:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8001a10:	f240 107b 	movw	r0, #379	; 0x17b
 8001a14:	f7ff fa0a 	bl	8000e2c <apiWriteFloat>
		apiWriteFloat(API_BENCH_GPS_START + 4,  lon);
 8001a18:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8001a1c:	f240 107d 	movw	r0, #381	; 0x17d
 8001a20:	f7ff fa04 	bl	8000e2c <apiWriteFloat>
}
 8001a24:	bf00      	nop
 8001a26:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	0003a980 	.word	0x0003a980
 8001a34:	404e0000 	.word	0x404e0000

08001a38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6193      	str	r3, [r2, #24]
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a60:	61d3      	str	r3, [r2, #28]
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_MspInit+0x60>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_MspInit+0x60>)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000

08001a9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a15      	ldr	r2, [pc, #84]	; (8001b0c <HAL_I2C_MspInit+0x70>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d123      	bne.n	8001b04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a13      	ldr	r2, [pc, #76]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001ac2:	f043 0308 	orr.w	r3, r3, #8
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ad4:	23c0      	movs	r3, #192	; 0xc0
 8001ad6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad8:	2312      	movs	r3, #18
 8001ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <HAL_I2C_MspInit+0x78>)
 8001ae8:	f000 fc6e 	bl	80023c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	4a07      	ldr	r2, [pc, #28]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001af2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001af6:	61d3      	str	r3, [r2, #28]
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_I2C_MspInit+0x74>)
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b04:	bf00      	nop
 8001b06:	3720      	adds	r7, #32
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40005400 	.word	0x40005400
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40010c00 	.word	0x40010c00

08001b18 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a12      	ldr	r2, [pc, #72]	; (8001b70 <HAL_TIM_PWM_MspInit+0x58>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d10c      	bne.n	8001b44 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b2a:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	4a11      	ldr	r2, [pc, #68]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b30:	f043 0302 	orr.w	r3, r3, #2
 8001b34:	61d3      	str	r3, [r2, #28]
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b42:	e010      	b.n	8001b66 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0b      	ldr	r2, [pc, #44]	; (8001b78 <HAL_TIM_PWM_MspInit+0x60>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d10b      	bne.n	8001b66 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	61d3      	str	r3, [r2, #28]
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_TIM_PWM_MspInit+0x5c>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	40000400 	.word	0x40000400
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40000800 	.word	0x40000800

08001b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	; 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0318 	add.w	r3, r7, #24
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a2b      	ldr	r2, [pc, #172]	; (8001c44 <HAL_TIM_MspPostInit+0xc8>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d130      	bne.n	8001bfe <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9c:	4b2a      	ldr	r3, [pc, #168]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a29      	ldr	r2, [pc, #164]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b27      	ldr	r3, [pc, #156]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb4:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a23      	ldr	r2, [pc, #140]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001bba:	f043 0308 	orr.w	r3, r3, #8
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = PWM4_Pin|PWM3_Pin;
 8001bcc:	23c0      	movs	r3, #192	; 0xc0
 8001bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	f107 0318 	add.w	r3, r7, #24
 8001bdc:	4619      	mov	r1, r3
 8001bde:	481b      	ldr	r0, [pc, #108]	; (8001c4c <HAL_TIM_MspPostInit+0xd0>)
 8001be0:	f000 fbf2 	bl	80023c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM2_Pin|PWM1_Pin;
 8001be4:	2303      	movs	r3, #3
 8001be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2302      	movs	r3, #2
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf0:	f107 0318 	add.w	r3, r7, #24
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4816      	ldr	r0, [pc, #88]	; (8001c50 <HAL_TIM_MspPostInit+0xd4>)
 8001bf8:	f000 fbe6 	bl	80023c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001bfc:	e01d      	b.n	8001c3a <HAL_TIM_MspPostInit+0xbe>
  else if(htim->Instance==TIM4)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a14      	ldr	r2, [pc, #80]	; (8001c54 <HAL_TIM_MspPostInit+0xd8>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d118      	bne.n	8001c3a <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c08:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001c0e:	f043 0308 	orr.w	r3, r3, #8
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <HAL_TIM_MspPostInit+0xcc>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_PWM_Pin;
 8001c20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c26:	2302      	movs	r3, #2
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LIDAR_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 0318 	add.w	r3, r7, #24
 8001c32:	4619      	mov	r1, r3
 8001c34:	4806      	ldr	r0, [pc, #24]	; (8001c50 <HAL_TIM_MspPostInit+0xd4>)
 8001c36:	f000 fbc7 	bl	80023c8 <HAL_GPIO_Init>
}
 8001c3a:	bf00      	nop
 8001c3c:	3728      	adds	r7, #40	; 0x28
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40000400 	.word	0x40000400
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010800 	.word	0x40010800
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	40000800 	.word	0x40000800

08001c58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08c      	sub	sp, #48	; 0x30
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0320 	add.w	r3, r7, #32
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a5f      	ldr	r2, [pc, #380]	; (8001df0 <HAL_UART_MspInit+0x198>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d13a      	bne.n	8001cee <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c78:	4b5e      	ldr	r3, [pc, #376]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	4a5d      	ldr	r2, [pc, #372]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c82:	6193      	str	r3, [r2, #24]
 8001c84:	4b5b      	ldr	r3, [pc, #364]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8c:	61fb      	str	r3, [r7, #28]
 8001c8e:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c90:	4b58      	ldr	r3, [pc, #352]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a57      	ldr	r2, [pc, #348]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c96:	f043 0304 	orr.w	r3, r3, #4
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b55      	ldr	r3, [pc, #340]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = KVH_TX_Pin;
 8001ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(KVH_TX_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 0320 	add.w	r3, r7, #32
 8001cba:	4619      	mov	r1, r3
 8001cbc:	484e      	ldr	r0, [pc, #312]	; (8001df8 <HAL_UART_MspInit+0x1a0>)
 8001cbe:	f000 fb83 	bl	80023c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = KVH_RX_Pin;
 8001cc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(KVH_RX_GPIO_Port, &GPIO_InitStruct);
 8001cd0:	f107 0320 	add.w	r3, r7, #32
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4848      	ldr	r0, [pc, #288]	; (8001df8 <HAL_UART_MspInit+0x1a0>)
 8001cd8:	f000 fb76 	bl	80023c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2101      	movs	r1, #1
 8001ce0:	2025      	movs	r0, #37	; 0x25
 8001ce2:	f000 fac4 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ce6:	2025      	movs	r0, #37	; 0x25
 8001ce8:	f000 fadd 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001cec:	e07c      	b.n	8001de8 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a42      	ldr	r2, [pc, #264]	; (8001dfc <HAL_UART_MspInit+0x1a4>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d138      	bne.n	8001d6a <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	4a3d      	ldr	r2, [pc, #244]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d02:	61d3      	str	r3, [r2, #28]
 8001d04:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b38      	ldr	r3, [pc, #224]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a37      	ldr	r2, [pc, #220]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b35      	ldr	r3, [pc, #212]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8001d28:	2304      	movs	r3, #4
 8001d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d30:	2303      	movs	r3, #3
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8001d34:	f107 0320 	add.w	r3, r7, #32
 8001d38:	4619      	mov	r1, r3
 8001d3a:	482f      	ldr	r0, [pc, #188]	; (8001df8 <HAL_UART_MspInit+0x1a0>)
 8001d3c:	f000 fb44 	bl	80023c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8001d40:	2308      	movs	r3, #8
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8001d4c:	f107 0320 	add.w	r3, r7, #32
 8001d50:	4619      	mov	r1, r3
 8001d52:	4829      	ldr	r0, [pc, #164]	; (8001df8 <HAL_UART_MspInit+0x1a0>)
 8001d54:	f000 fb38 	bl	80023c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	2026      	movs	r0, #38	; 0x26
 8001d5e:	f000 fa86 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d62:	2026      	movs	r0, #38	; 0x26
 8001d64:	f000 fa9f 	bl	80022a6 <HAL_NVIC_EnableIRQ>
}
 8001d68:	e03e      	b.n	8001de8 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a24      	ldr	r2, [pc, #144]	; (8001e00 <HAL_UART_MspInit+0x1a8>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d139      	bne.n	8001de8 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d74:	4b1f      	ldr	r3, [pc, #124]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	4a1e      	ldr	r2, [pc, #120]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d7e:	61d3      	str	r3, [r2, #28]
 8001d80:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8c:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	4a18      	ldr	r2, [pc, #96]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d92:	f043 0308 	orr.w	r3, r3, #8
 8001d96:	6193      	str	r3, [r2, #24]
 8001d98:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <HAL_UART_MspInit+0x19c>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f003 0308 	and.w	r3, r3, #8
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8001da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001daa:	2302      	movs	r3, #2
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8001db2:	f107 0320 	add.w	r3, r7, #32
 8001db6:	4619      	mov	r1, r3
 8001db8:	4812      	ldr	r0, [pc, #72]	; (8001e04 <HAL_UART_MspInit+0x1ac>)
 8001dba:	f000 fb05 	bl	80023c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8001dbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 0320 	add.w	r3, r7, #32
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480c      	ldr	r0, [pc, #48]	; (8001e04 <HAL_UART_MspInit+0x1ac>)
 8001dd4:	f000 faf8 	bl	80023c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2027      	movs	r0, #39	; 0x27
 8001dde:	f000 fa46 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001de2:	2027      	movs	r0, #39	; 0x27
 8001de4:	f000 fa5f 	bl	80022a6 <HAL_NVIC_EnableIRQ>
}
 8001de8:	bf00      	nop
 8001dea:	3730      	adds	r7, #48	; 0x30
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40013800 	.word	0x40013800
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	40004400 	.word	0x40004400
 8001e00:	40004800 	.word	0x40004800
 8001e04:	40010c00 	.word	0x40010c00

08001e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <HardFault_Handler+0x4>

08001e1a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <MemManage_Handler+0x4>

08001e20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <BusFault_Handler+0x4>

08001e26 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <UsageFault_Handler+0x4>

08001e2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr

08001e38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e54:	f000 f8f6 	bl	8002044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e58:	bf00      	nop
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001e62:	f000 fe52 	bl	8002b0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20001968 	.word	0x20001968

08001e70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e74:	4802      	ldr	r0, [pc, #8]	; (8001e80 <USART1_IRQHandler+0x10>)
 8001e76:	f002 fda5 	bl	80049c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000bec 	.word	0x20000bec

08001e84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
//	static int counter = 0;
//	dataFromLidar.len = 500;
//	uint8_t byte;
//	HAL_UART_Receive(&huart2, &byte, 1, 1000);
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <USART2_IRQHandler+0x10>)
 8001e8a:	f002 fd9b 	bl	80049c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000c8c 	.word	0x20000c8c

08001e98 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <USART3_IRQHandler+0x10>)
 8001e9e:	f002 fd91 	bl	80049c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000ac4 	.word	0x20000ac4

08001eac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <_sbrk+0x50>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d102      	bne.n	8001ec2 <_sbrk+0x16>
		heap_end = &end;
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <_sbrk+0x50>)
 8001ebe:	4a10      	ldr	r2, [pc, #64]	; (8001f00 <_sbrk+0x54>)
 8001ec0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	; (8001efc <_sbrk+0x50>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <_sbrk+0x50>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4413      	add	r3, r2
 8001ed0:	466a      	mov	r2, sp
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d907      	bls.n	8001ee6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001ed6:	f006 fa19 	bl	800830c <__errno>
 8001eda:	4602      	mov	r2, r0
 8001edc:	230c      	movs	r3, #12
 8001ede:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ee4:	e006      	b.n	8001ef4 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ee6:	4b05      	ldr	r3, [pc, #20]	; (8001efc <_sbrk+0x50>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	4a03      	ldr	r2, [pc, #12]	; (8001efc <_sbrk+0x50>)
 8001ef0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	2000036c 	.word	0x2000036c
 8001f00:	20001bd8 	.word	0x20001bd8

08001f04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f08:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <SystemInit+0x5c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a14      	ldr	r2, [pc, #80]	; (8001f60 <SystemInit+0x5c>)
 8001f0e:	f043 0301 	orr.w	r3, r3, #1
 8001f12:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001f14:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <SystemInit+0x5c>)
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	4911      	ldr	r1, [pc, #68]	; (8001f60 <SystemInit+0x5c>)
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <SystemInit+0x60>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <SystemInit+0x5c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0e      	ldr	r2, [pc, #56]	; (8001f60 <SystemInit+0x5c>)
 8001f26:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f30:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <SystemInit+0x5c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0a      	ldr	r2, [pc, #40]	; (8001f60 <SystemInit+0x5c>)
 8001f36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f3a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001f3c:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <SystemInit+0x5c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <SystemInit+0x5c>)
 8001f42:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001f46:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001f48:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <SystemInit+0x5c>)
 8001f4a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001f4e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <SystemInit+0x64>)
 8001f52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f56:	609a      	str	r2, [r3, #8]
#endif 
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	40021000 	.word	0x40021000
 8001f64:	f8ff0000 	.word	0xf8ff0000
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001f6c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001f6e:	e003      	b.n	8001f78 <LoopCopyDataInit>

08001f70 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001f70:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001f72:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001f74:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001f76:	3104      	adds	r1, #4

08001f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f78:	480a      	ldr	r0, [pc, #40]	; (8001fa4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001f7a:	4b0b      	ldr	r3, [pc, #44]	; (8001fa8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001f7c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f7e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f80:	d3f6      	bcc.n	8001f70 <CopyDataInit>
  ldr r2, =_sbss
 8001f82:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001f84:	e002      	b.n	8001f8c <LoopFillZerobss>

08001f86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001f88:	f842 3b04 	str.w	r3, [r2], #4

08001f8c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001f8c:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001f8e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001f90:	d3f9      	bcc.n	8001f86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f92:	f7ff ffb7 	bl	8001f04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f96:	f006 f9bf 	bl	8008318 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f9a:	f7fe ffa3 	bl	8000ee4 <main>
  bx lr
 8001f9e:	4770      	bx	lr
  ldr r3, =_sidata
 8001fa0:	0800abb0 	.word	0x0800abb0
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001fa8:	2000034c 	.word	0x2000034c
  ldr r2, =_sbss
 8001fac:	2000034c 	.word	0x2000034c
  ldr r3, = _ebss
 8001fb0:	20001bd8 	.word	0x20001bd8

08001fb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC1_2_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <HAL_Init+0x28>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <HAL_Init+0x28>)
 8001fc2:	f043 0310 	orr.w	r3, r3, #16
 8001fc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f945 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f808 	bl	8001fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd4:	f7ff fd30 	bl	8001a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40022000 	.word	0x40022000

08001fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_InitTick+0x54>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_InitTick+0x58>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f95d 	bl	80022c2 <HAL_SYSTICK_Config>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e00e      	b.n	8002030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d80a      	bhi.n	800202e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002018:	2200      	movs	r2, #0
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002020:	f000 f925 	bl	800226e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002024:	4a06      	ldr	r2, [pc, #24]	; (8002040 <HAL_InitTick+0x5c>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000000 	.word	0x20000000
 800203c:	20000008 	.word	0x20000008
 8002040:	20000004 	.word	0x20000004

08002044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_IncTick+0x1c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4b05      	ldr	r3, [pc, #20]	; (8002064 <HAL_IncTick+0x20>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4413      	add	r3, r2
 8002054:	4a03      	ldr	r2, [pc, #12]	; (8002064 <HAL_IncTick+0x20>)
 8002056:	6013      	str	r3, [r2, #0]
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	20000008 	.word	0x20000008
 8002064:	20000cd0 	.word	0x20000cd0

08002068 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return uwTick;
 800206c:	4b02      	ldr	r3, [pc, #8]	; (8002078 <HAL_GetTick+0x10>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	4618      	mov	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	20000cd0 	.word	0x20000cd0

0800207c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002084:	f7ff fff0 	bl	8002068 <HAL_GetTick>
 8002088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002094:	d005      	beq.n	80020a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <HAL_Delay+0x40>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020a2:	bf00      	nop
 80020a4:	f7ff ffe0 	bl	8002068 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d8f7      	bhi.n	80020a4 <HAL_Delay+0x28>
  {
  }
}
 80020b4:	bf00      	nop
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000008 	.word	0x20000008

080020c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020d0:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <__NVIC_SetPriorityGrouping+0x44>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020dc:	4013      	ands	r3, r2
 80020de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020f2:	4a04      	ldr	r2, [pc, #16]	; (8002104 <__NVIC_SetPriorityGrouping+0x44>)
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	60d3      	str	r3, [r2, #12]
}
 80020f8:	bf00      	nop
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800210c:	4b04      	ldr	r3, [pc, #16]	; (8002120 <__NVIC_GetPriorityGrouping+0x18>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	0a1b      	lsrs	r3, r3, #8
 8002112:	f003 0307 	and.w	r3, r3, #7
}
 8002116:	4618      	mov	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	2b00      	cmp	r3, #0
 8002134:	db0b      	blt.n	800214e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	f003 021f 	and.w	r2, r3, #31
 800213c:	4906      	ldr	r1, [pc, #24]	; (8002158 <__NVIC_EnableIRQ+0x34>)
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	095b      	lsrs	r3, r3, #5
 8002144:	2001      	movs	r0, #1
 8002146:	fa00 f202 	lsl.w	r2, r0, r2
 800214a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	e000e100 	.word	0xe000e100

0800215c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	6039      	str	r1, [r7, #0]
 8002166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db0a      	blt.n	8002186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	490c      	ldr	r1, [pc, #48]	; (80021a8 <__NVIC_SetPriority+0x4c>)
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	440b      	add	r3, r1
 8002180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002184:	e00a      	b.n	800219c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4908      	ldr	r1, [pc, #32]	; (80021ac <__NVIC_SetPriority+0x50>)
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	3b04      	subs	r3, #4
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	440b      	add	r3, r1
 800219a:	761a      	strb	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bc80      	pop	{r7}
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	e000e100 	.word	0xe000e100
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	; 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f1c3 0307 	rsb	r3, r3, #7
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	bf28      	it	cs
 80021ce:	2304      	movcs	r3, #4
 80021d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d902      	bls.n	80021e0 <NVIC_EncodePriority+0x30>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3b03      	subs	r3, #3
 80021de:	e000      	b.n	80021e2 <NVIC_EncodePriority+0x32>
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43da      	mvns	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	401a      	ands	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002202:	43d9      	mvns	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	4313      	orrs	r3, r2
         );
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	; 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002224:	d301      	bcc.n	800222a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002226:	2301      	movs	r3, #1
 8002228:	e00f      	b.n	800224a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222a:	4a0a      	ldr	r2, [pc, #40]	; (8002254 <SysTick_Config+0x40>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002232:	210f      	movs	r1, #15
 8002234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002238:	f7ff ff90 	bl	800215c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <SysTick_Config+0x40>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002242:	4b04      	ldr	r3, [pc, #16]	; (8002254 <SysTick_Config+0x40>)
 8002244:	2207      	movs	r2, #7
 8002246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	e000e010 	.word	0xe000e010

08002258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff ff2d 	bl	80020c0 <__NVIC_SetPriorityGrouping>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	4603      	mov	r3, r0
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002280:	f7ff ff42 	bl	8002108 <__NVIC_GetPriorityGrouping>
 8002284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	6978      	ldr	r0, [r7, #20]
 800228c:	f7ff ff90 	bl	80021b0 <NVIC_EncodePriority>
 8002290:	4602      	mov	r2, r0
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff5f 	bl	800215c <__NVIC_SetPriority>
}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff35 	bl	8002124 <__NVIC_EnableIRQ>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ffa2 	bl	8002214 <SysTick_Config>
 80022d0:	4603      	mov	r3, r0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d005      	beq.n	80022fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2204      	movs	r2, #4
 80022f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	73fb      	strb	r3, [r7, #15]
 80022fc:	e051      	b.n	80023a2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 020e 	bic.w	r2, r2, #14
 800230c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a22      	ldr	r2, [pc, #136]	; (80023ac <HAL_DMA_Abort_IT+0xd0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d029      	beq.n	800237c <HAL_DMA_Abort_IT+0xa0>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a20      	ldr	r2, [pc, #128]	; (80023b0 <HAL_DMA_Abort_IT+0xd4>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d022      	beq.n	8002378 <HAL_DMA_Abort_IT+0x9c>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a1f      	ldr	r2, [pc, #124]	; (80023b4 <HAL_DMA_Abort_IT+0xd8>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d01a      	beq.n	8002372 <HAL_DMA_Abort_IT+0x96>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <HAL_DMA_Abort_IT+0xdc>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d012      	beq.n	800236c <HAL_DMA_Abort_IT+0x90>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <HAL_DMA_Abort_IT+0xe0>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00a      	beq.n	8002366 <HAL_DMA_Abort_IT+0x8a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a1a      	ldr	r2, [pc, #104]	; (80023c0 <HAL_DMA_Abort_IT+0xe4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d102      	bne.n	8002360 <HAL_DMA_Abort_IT+0x84>
 800235a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800235e:	e00e      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 8002360:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002364:	e00b      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 8002366:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800236a:	e008      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 800236c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002370:	e005      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 8002372:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002376:	e002      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 8002378:	2310      	movs	r3, #16
 800237a:	e000      	b.n	800237e <HAL_DMA_Abort_IT+0xa2>
 800237c:	2301      	movs	r3, #1
 800237e:	4a11      	ldr	r2, [pc, #68]	; (80023c4 <HAL_DMA_Abort_IT+0xe8>)
 8002380:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	4798      	blx	r3
    } 
  }
  return status;
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40020008 	.word	0x40020008
 80023b0:	4002001c 	.word	0x4002001c
 80023b4:	40020030 	.word	0x40020030
 80023b8:	40020044 	.word	0x40020044
 80023bc:	40020058 	.word	0x40020058
 80023c0:	4002006c 	.word	0x4002006c
 80023c4:	40020000 	.word	0x40020000

080023c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b08b      	sub	sp, #44	; 0x2c
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023da:	e127      	b.n	800262c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023dc:	2201      	movs	r2, #1
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	f040 8116 	bne.w	8002626 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b12      	cmp	r3, #18
 8002400:	d034      	beq.n	800246c <HAL_GPIO_Init+0xa4>
 8002402:	2b12      	cmp	r3, #18
 8002404:	d80d      	bhi.n	8002422 <HAL_GPIO_Init+0x5a>
 8002406:	2b02      	cmp	r3, #2
 8002408:	d02b      	beq.n	8002462 <HAL_GPIO_Init+0x9a>
 800240a:	2b02      	cmp	r3, #2
 800240c:	d804      	bhi.n	8002418 <HAL_GPIO_Init+0x50>
 800240e:	2b00      	cmp	r3, #0
 8002410:	d031      	beq.n	8002476 <HAL_GPIO_Init+0xae>
 8002412:	2b01      	cmp	r3, #1
 8002414:	d01c      	beq.n	8002450 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002416:	e048      	b.n	80024aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002418:	2b03      	cmp	r3, #3
 800241a:	d043      	beq.n	80024a4 <HAL_GPIO_Init+0xdc>
 800241c:	2b11      	cmp	r3, #17
 800241e:	d01b      	beq.n	8002458 <HAL_GPIO_Init+0x90>
          break;
 8002420:	e043      	b.n	80024aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002422:	4a89      	ldr	r2, [pc, #548]	; (8002648 <HAL_GPIO_Init+0x280>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d026      	beq.n	8002476 <HAL_GPIO_Init+0xae>
 8002428:	4a87      	ldr	r2, [pc, #540]	; (8002648 <HAL_GPIO_Init+0x280>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d806      	bhi.n	800243c <HAL_GPIO_Init+0x74>
 800242e:	4a87      	ldr	r2, [pc, #540]	; (800264c <HAL_GPIO_Init+0x284>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d020      	beq.n	8002476 <HAL_GPIO_Init+0xae>
 8002434:	4a86      	ldr	r2, [pc, #536]	; (8002650 <HAL_GPIO_Init+0x288>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d01d      	beq.n	8002476 <HAL_GPIO_Init+0xae>
          break;
 800243a:	e036      	b.n	80024aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800243c:	4a85      	ldr	r2, [pc, #532]	; (8002654 <HAL_GPIO_Init+0x28c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d019      	beq.n	8002476 <HAL_GPIO_Init+0xae>
 8002442:	4a85      	ldr	r2, [pc, #532]	; (8002658 <HAL_GPIO_Init+0x290>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d016      	beq.n	8002476 <HAL_GPIO_Init+0xae>
 8002448:	4a84      	ldr	r2, [pc, #528]	; (800265c <HAL_GPIO_Init+0x294>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d013      	beq.n	8002476 <HAL_GPIO_Init+0xae>
          break;
 800244e:	e02c      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	623b      	str	r3, [r7, #32]
          break;
 8002456:	e028      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	3304      	adds	r3, #4
 800245e:	623b      	str	r3, [r7, #32]
          break;
 8002460:	e023      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	3308      	adds	r3, #8
 8002468:	623b      	str	r3, [r7, #32]
          break;
 800246a:	e01e      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	330c      	adds	r3, #12
 8002472:	623b      	str	r3, [r7, #32]
          break;
 8002474:	e019      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d102      	bne.n	8002484 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800247e:	2304      	movs	r3, #4
 8002480:	623b      	str	r3, [r7, #32]
          break;
 8002482:	e012      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d105      	bne.n	8002498 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800248c:	2308      	movs	r3, #8
 800248e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69fa      	ldr	r2, [r7, #28]
 8002494:	611a      	str	r2, [r3, #16]
          break;
 8002496:	e008      	b.n	80024aa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002498:	2308      	movs	r3, #8
 800249a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	69fa      	ldr	r2, [r7, #28]
 80024a0:	615a      	str	r2, [r3, #20]
          break;
 80024a2:	e002      	b.n	80024aa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024a4:	2300      	movs	r3, #0
 80024a6:	623b      	str	r3, [r7, #32]
          break;
 80024a8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	2bff      	cmp	r3, #255	; 0xff
 80024ae:	d801      	bhi.n	80024b4 <HAL_GPIO_Init+0xec>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	e001      	b.n	80024b8 <HAL_GPIO_Init+0xf0>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	2bff      	cmp	r3, #255	; 0xff
 80024be:	d802      	bhi.n	80024c6 <HAL_GPIO_Init+0xfe>
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	e002      	b.n	80024cc <HAL_GPIO_Init+0x104>
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	3b08      	subs	r3, #8
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	210f      	movs	r1, #15
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	401a      	ands	r2, r3
 80024de:	6a39      	ldr	r1, [r7, #32]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	fa01 f303 	lsl.w	r3, r1, r3
 80024e6:	431a      	orrs	r2, r3
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 8096 	beq.w	8002626 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024fa:	4b59      	ldr	r3, [pc, #356]	; (8002660 <HAL_GPIO_Init+0x298>)
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	4a58      	ldr	r2, [pc, #352]	; (8002660 <HAL_GPIO_Init+0x298>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6193      	str	r3, [r2, #24]
 8002506:	4b56      	ldr	r3, [pc, #344]	; (8002660 <HAL_GPIO_Init+0x298>)
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002512:	4a54      	ldr	r2, [pc, #336]	; (8002664 <HAL_GPIO_Init+0x29c>)
 8002514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	3302      	adds	r3, #2
 800251a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	220f      	movs	r2, #15
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	4013      	ands	r3, r2
 8002534:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a4b      	ldr	r2, [pc, #300]	; (8002668 <HAL_GPIO_Init+0x2a0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d013      	beq.n	8002566 <HAL_GPIO_Init+0x19e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a4a      	ldr	r2, [pc, #296]	; (800266c <HAL_GPIO_Init+0x2a4>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d00d      	beq.n	8002562 <HAL_GPIO_Init+0x19a>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a49      	ldr	r2, [pc, #292]	; (8002670 <HAL_GPIO_Init+0x2a8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d007      	beq.n	800255e <HAL_GPIO_Init+0x196>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a48      	ldr	r2, [pc, #288]	; (8002674 <HAL_GPIO_Init+0x2ac>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d101      	bne.n	800255a <HAL_GPIO_Init+0x192>
 8002556:	2303      	movs	r3, #3
 8002558:	e006      	b.n	8002568 <HAL_GPIO_Init+0x1a0>
 800255a:	2304      	movs	r3, #4
 800255c:	e004      	b.n	8002568 <HAL_GPIO_Init+0x1a0>
 800255e:	2302      	movs	r3, #2
 8002560:	e002      	b.n	8002568 <HAL_GPIO_Init+0x1a0>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_GPIO_Init+0x1a0>
 8002566:	2300      	movs	r3, #0
 8002568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800256a:	f002 0203 	and.w	r2, r2, #3
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	4093      	lsls	r3, r2
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4313      	orrs	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002578:	493a      	ldr	r1, [pc, #232]	; (8002664 <HAL_GPIO_Init+0x29c>)
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	3302      	adds	r3, #2
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d006      	beq.n	80025a0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002592:	4b39      	ldr	r3, [pc, #228]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4938      	ldr	r1, [pc, #224]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	600b      	str	r3, [r1, #0]
 800259e:	e006      	b.n	80025ae <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025a0:	4b35      	ldr	r3, [pc, #212]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	4933      	ldr	r1, [pc, #204]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025aa:	4013      	ands	r3, r2
 80025ac:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d006      	beq.n	80025c8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025ba:	4b2f      	ldr	r3, [pc, #188]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	492e      	ldr	r1, [pc, #184]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	604b      	str	r3, [r1, #4]
 80025c6:	e006      	b.n	80025d6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025c8:	4b2b      	ldr	r3, [pc, #172]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	43db      	mvns	r3, r3
 80025d0:	4929      	ldr	r1, [pc, #164]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d006      	beq.n	80025f0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025e2:	4b25      	ldr	r3, [pc, #148]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025e4:	689a      	ldr	r2, [r3, #8]
 80025e6:	4924      	ldr	r1, [pc, #144]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	608b      	str	r3, [r1, #8]
 80025ee:	e006      	b.n	80025fe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025f0:	4b21      	ldr	r3, [pc, #132]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	43db      	mvns	r3, r3
 80025f8:	491f      	ldr	r1, [pc, #124]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d006      	beq.n	8002618 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800260a:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	491a      	ldr	r1, [pc, #104]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	4313      	orrs	r3, r2
 8002614:	60cb      	str	r3, [r1, #12]
 8002616:	e006      	b.n	8002626 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002618:	4b17      	ldr	r3, [pc, #92]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	43db      	mvns	r3, r3
 8002620:	4915      	ldr	r1, [pc, #84]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002622:	4013      	ands	r3, r2
 8002624:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	3301      	adds	r3, #1
 800262a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	fa22 f303 	lsr.w	r3, r2, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	f47f aed0 	bne.w	80023dc <HAL_GPIO_Init+0x14>
  }
}
 800263c:	bf00      	nop
 800263e:	372c      	adds	r7, #44	; 0x2c
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	10210000 	.word	0x10210000
 800264c:	10110000 	.word	0x10110000
 8002650:	10120000 	.word	0x10120000
 8002654:	10310000 	.word	0x10310000
 8002658:	10320000 	.word	0x10320000
 800265c:	10220000 	.word	0x10220000
 8002660:	40021000 	.word	0x40021000
 8002664:	40010000 	.word	0x40010000
 8002668:	40010800 	.word	0x40010800
 800266c:	40010c00 	.word	0x40010c00
 8002670:	40011000 	.word	0x40011000
 8002674:	40011400 	.word	0x40011400
 8002678:	40010400 	.word	0x40010400

0800267c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	807b      	strh	r3, [r7, #2]
 8002688:	4613      	mov	r3, r2
 800268a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800268c:	787b      	ldrb	r3, [r7, #1]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002692:	887a      	ldrh	r2, [r7, #2]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002698:	e003      	b.n	80026a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800269a:	887b      	ldrh	r3, [r7, #2]
 800269c:	041a      	lsls	r2, r3, #16
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	611a      	str	r2, [r3, #16]
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e10f      	b.n	80028de <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff f9e2 	bl	8001a9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2224      	movs	r2, #36	; 0x24
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0201 	bic.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026f0:	f001 fbbc 	bl	8003e6c <HAL_RCC_GetPCLK1Freq>
 80026f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	4a7b      	ldr	r2, [pc, #492]	; (80028e8 <HAL_I2C_Init+0x23c>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d807      	bhi.n	8002710 <HAL_I2C_Init+0x64>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a7a      	ldr	r2, [pc, #488]	; (80028ec <HAL_I2C_Init+0x240>)
 8002704:	4293      	cmp	r3, r2
 8002706:	bf94      	ite	ls
 8002708:	2301      	movls	r3, #1
 800270a:	2300      	movhi	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	e006      	b.n	800271e <HAL_I2C_Init+0x72>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4a77      	ldr	r2, [pc, #476]	; (80028f0 <HAL_I2C_Init+0x244>)
 8002714:	4293      	cmp	r3, r2
 8002716:	bf94      	ite	ls
 8002718:	2301      	movls	r3, #1
 800271a:	2300      	movhi	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e0db      	b.n	80028de <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4a72      	ldr	r2, [pc, #456]	; (80028f4 <HAL_I2C_Init+0x248>)
 800272a:	fba2 2303 	umull	r2, r3, r2, r3
 800272e:	0c9b      	lsrs	r3, r3, #18
 8002730:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	430a      	orrs	r2, r1
 8002744:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	4a64      	ldr	r2, [pc, #400]	; (80028e8 <HAL_I2C_Init+0x23c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d802      	bhi.n	8002760 <HAL_I2C_Init+0xb4>
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	3301      	adds	r3, #1
 800275e:	e009      	b.n	8002774 <HAL_I2C_Init+0xc8>
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002766:	fb02 f303 	mul.w	r3, r2, r3
 800276a:	4a63      	ldr	r2, [pc, #396]	; (80028f8 <HAL_I2C_Init+0x24c>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	099b      	lsrs	r3, r3, #6
 8002772:	3301      	adds	r3, #1
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	430b      	orrs	r3, r1
 800277a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002786:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4956      	ldr	r1, [pc, #344]	; (80028e8 <HAL_I2C_Init+0x23c>)
 8002790:	428b      	cmp	r3, r1
 8002792:	d80d      	bhi.n	80027b0 <HAL_I2C_Init+0x104>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	1e59      	subs	r1, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	fbb1 f3f3 	udiv	r3, r1, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a8:	2b04      	cmp	r3, #4
 80027aa:	bf38      	it	cc
 80027ac:	2304      	movcc	r3, #4
 80027ae:	e04f      	b.n	8002850 <HAL_I2C_Init+0x1a4>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d111      	bne.n	80027dc <HAL_I2C_Init+0x130>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1e58      	subs	r0, r3, #1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6859      	ldr	r1, [r3, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	440b      	add	r3, r1
 80027c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ca:	3301      	adds	r3, #1
 80027cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf0c      	ite	eq
 80027d4:	2301      	moveq	r3, #1
 80027d6:	2300      	movne	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	e012      	b.n	8002802 <HAL_I2C_Init+0x156>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	1e58      	subs	r0, r3, #1
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6859      	ldr	r1, [r3, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	0099      	lsls	r1, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f2:	3301      	adds	r3, #1
 80027f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	bf0c      	ite	eq
 80027fc:	2301      	moveq	r3, #1
 80027fe:	2300      	movne	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Init+0x15e>
 8002806:	2301      	movs	r3, #1
 8002808:	e022      	b.n	8002850 <HAL_I2C_Init+0x1a4>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10e      	bne.n	8002830 <HAL_I2C_Init+0x184>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1e58      	subs	r0, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6859      	ldr	r1, [r3, #4]
 800281a:	460b      	mov	r3, r1
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	440b      	add	r3, r1
 8002820:	fbb0 f3f3 	udiv	r3, r0, r3
 8002824:	3301      	adds	r3, #1
 8002826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800282a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800282e:	e00f      	b.n	8002850 <HAL_I2C_Init+0x1a4>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1e58      	subs	r0, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	440b      	add	r3, r1
 800283e:	0099      	lsls	r1, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	fbb0 f3f3 	udiv	r3, r0, r3
 8002846:	3301      	adds	r3, #1
 8002848:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800284c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	6809      	ldr	r1, [r1, #0]
 8002854:	4313      	orrs	r3, r2
 8002856:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69da      	ldr	r2, [r3, #28]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800287e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6911      	ldr	r1, [r2, #16]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	68d2      	ldr	r2, [r2, #12]
 800288a:	4311      	orrs	r1, r2
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	430b      	orrs	r3, r1
 8002892:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695a      	ldr	r2, [r3, #20]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2220      	movs	r2, #32
 80028ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	000186a0 	.word	0x000186a0
 80028ec:	001e847f 	.word	0x001e847f
 80028f0:	003d08ff 	.word	0x003d08ff
 80028f4:	431bde83 	.word	0x431bde83
 80028f8:	10624dd3 	.word	0x10624dd3

080028fc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fe:	b08b      	sub	sp, #44	; 0x2c
 8002900:	af06      	add	r7, sp, #24
 8002902:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e0d3      	b.n	8002ab6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d106      	bne.n	8002928 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f005 fa50 	bl	8007dc8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2203      	movs	r2, #3
 800292c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4618      	mov	r0, r3
 8002936:	f002 fbbe 	bl	80050b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	603b      	str	r3, [r7, #0]
 8002940:	687e      	ldr	r6, [r7, #4]
 8002942:	466d      	mov	r5, sp
 8002944:	f106 0410 	add.w	r4, r6, #16
 8002948:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800294a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	602b      	str	r3, [r5, #0]
 8002950:	1d33      	adds	r3, r6, #4
 8002952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002954:	6838      	ldr	r0, [r7, #0]
 8002956:	f002 fb87 	bl	8005068 <USB_CoreInit>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0a4      	b.n	8002ab6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f002 fbbb 	bl	80050ee <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	e035      	b.n	80029ea <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	015b      	lsls	r3, r3, #5
 8002984:	4413      	add	r3, r2
 8002986:	3329      	adds	r3, #41	; 0x29
 8002988:	2201      	movs	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	015b      	lsls	r3, r3, #5
 8002992:	4413      	add	r3, r2
 8002994:	3328      	adds	r3, #40	; 0x28
 8002996:	7bfa      	ldrb	r2, [r7, #15]
 8002998:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	7bfa      	ldrb	r2, [r7, #15]
 800299e:	b291      	uxth	r1, r2
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	015b      	lsls	r3, r3, #5
 80029a4:	4413      	add	r3, r2
 80029a6:	3336      	adds	r3, #54	; 0x36
 80029a8:	460a      	mov	r2, r1
 80029aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	015b      	lsls	r3, r3, #5
 80029b2:	4413      	add	r3, r2
 80029b4:	332b      	adds	r3, #43	; 0x2b
 80029b6:	2200      	movs	r2, #0
 80029b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	015b      	lsls	r3, r3, #5
 80029c0:	4413      	add	r3, r2
 80029c2:	3338      	adds	r3, #56	; 0x38
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	015b      	lsls	r3, r3, #5
 80029ce:	4413      	add	r3, r2
 80029d0:	333c      	adds	r3, #60	; 0x3c
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	3302      	adds	r3, #2
 80029dc:	015b      	lsls	r3, r3, #5
 80029de:	4413      	add	r3, r2
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	3301      	adds	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
 80029ea:	7bfa      	ldrb	r2, [r7, #15]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d3c4      	bcc.n	800297e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
 80029f8:	e031      	b.n	8002a5e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	015b      	lsls	r3, r3, #5
 8002a00:	4413      	add	r3, r2
 8002a02:	f203 1329 	addw	r3, r3, #297	; 0x129
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	015b      	lsls	r3, r3, #5
 8002a10:	4413      	add	r3, r2
 8002a12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002a16:	7bfa      	ldrb	r2, [r7, #15]
 8002a18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	015b      	lsls	r3, r3, #5
 8002a20:	4413      	add	r3, r2
 8002a22:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8002a26:	2200      	movs	r2, #0
 8002a28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	015b      	lsls	r3, r3, #5
 8002a30:	4413      	add	r3, r2
 8002a32:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	015b      	lsls	r3, r3, #5
 8002a40:	4413      	add	r3, r2
 8002a42:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	330a      	adds	r3, #10
 8002a50:	015b      	lsls	r3, r3, #5
 8002a52:	4413      	add	r3, r2
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	73fb      	strb	r3, [r7, #15]
 8002a5e:	7bfa      	ldrb	r2, [r7, #15]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d3c8      	bcc.n	80029fa <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	603b      	str	r3, [r7, #0]
 8002a6e:	687e      	ldr	r6, [r7, #4]
 8002a70:	466d      	mov	r5, sp
 8002a72:	f106 0410 	add.w	r4, r6, #16
 8002a76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	602b      	str	r3, [r5, #0]
 8002a7e:	1d33      	adds	r3, r6, #4
 8002a80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a82:	6838      	ldr	r0, [r7, #0]
 8002a84:	f002 fb3f 	bl	8005106 <USB_DevInit>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d005      	beq.n	8002a9a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2202      	movs	r2, #2
 8002a92:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e00d      	b.n	8002ab6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f003 fb7d 	bl	80061ae <USB_DevDisconnect>

  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002abe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_PCD_Start+0x16>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	e016      	b.n	8002b02 <HAL_PCD_Start+0x44>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002adc:	2101      	movs	r1, #1
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f005 fbd9 	bl	8008296 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f003 fb56 	bl	800619a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f002 fac8 	bl	8005088 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b082      	sub	sp, #8
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f003 fb53 	bl	80061c2 <USB_ReadInterrupts>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b26:	d102      	bne.n	8002b2e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f000 faf3 	bl	8003114 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f003 fb45 	bl	80061c2 <USB_ReadInterrupts>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b42:	d112      	bne.n	8002b6a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b56:	b292      	uxth	r2, r2
 8002b58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f005 f9a8 	bl	8007eb2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002b62:	2100      	movs	r1, #0
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f8de 	bl	8002d26 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f003 fb27 	bl	80061c2 <USB_ReadInterrupts>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b7e:	d10b      	bne.n	8002b98 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002b92:	b292      	uxth	r2, r2
 8002b94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f003 fb10 	bl	80061c2 <USB_ReadInterrupts>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bac:	d10b      	bne.n	8002bc6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bc0:	b292      	uxth	r2, r2
 8002bc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f003 faf9 	bl	80061c2 <USB_ReadInterrupts>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bda:	d126      	bne.n	8002c2a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 0204 	bic.w	r2, r2, #4
 8002bee:	b292      	uxth	r2, r2
 8002bf0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0208 	bic.w	r2, r2, #8
 8002c06:	b292      	uxth	r2, r2
 8002c08:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f005 f989 	bl	8007f24 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c24:	b292      	uxth	r2, r2
 8002c26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f003 fac7 	bl	80061c2 <USB_ReadInterrupts>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c3e:	d13d      	bne.n	8002cbc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0208 	orr.w	r2, r2, #8
 8002c52:	b292      	uxth	r2, r2
 8002c54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 0204 	orr.w	r2, r2, #4
 8002c82:	b292      	uxth	r2, r2
 8002c84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f003 fa98 	bl	80061c2 <USB_ReadInterrupts>
 8002c92:	4603      	mov	r3, r0
 8002c94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c9c:	d10b      	bne.n	8002cb6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cb0:	b292      	uxth	r2, r2
 8002cb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f005 f91a 	bl	8007ef0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f003 fa7e 	bl	80061c2 <USB_ReadInterrupts>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ccc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cd0:	d10e      	bne.n	8002cf0 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ce4:	b292      	uxth	r2, r2
 8002ce6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f005 f8d3 	bl	8007e96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f003 fa64 	bl	80061c2 <USB_ReadInterrupts>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d04:	d10b      	bne.n	8002d1e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d18:	b292      	uxth	r2, r2
 8002d1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_PCD_SetAddress+0x1a>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e013      	b.n	8002d68 <HAL_PCD_SetAddress+0x42>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	4611      	mov	r1, r2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f003 fa0b 	bl	8006174 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	4608      	mov	r0, r1
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	70fb      	strb	r3, [r7, #3]
 8002d82:	460b      	mov	r3, r1
 8002d84:	803b      	strh	r3, [r7, #0]
 8002d86:	4613      	mov	r3, r2
 8002d88:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	da0b      	bge.n	8002dae <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d96:	78fb      	ldrb	r3, [r7, #3]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	015b      	lsls	r3, r3, #5
 8002d9e:	3328      	adds	r3, #40	; 0x28
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	4413      	add	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2201      	movs	r2, #1
 8002daa:	705a      	strb	r2, [r3, #1]
 8002dac:	e00b      	b.n	8002dc6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	015b      	lsls	r3, r3, #5
 8002db6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002dc6:	78fb      	ldrb	r3, [r7, #3]
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002dd2:	883a      	ldrh	r2, [r7, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	78ba      	ldrb	r2, [r7, #2]
 8002ddc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	785b      	ldrb	r3, [r3, #1]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d004      	beq.n	8002df0 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002df0:	78bb      	ldrb	r3, [r7, #2]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d102      	bne.n	8002dfc <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d101      	bne.n	8002e0a <HAL_PCD_EP_Open+0x9a>
 8002e06:	2302      	movs	r3, #2
 8002e08:	e00e      	b.n	8002e28 <HAL_PCD_EP_Open+0xb8>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68f9      	ldr	r1, [r7, #12]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f002 f999 	bl	8005150 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8002e26:	7afb      	ldrb	r3, [r7, #11]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	da0b      	bge.n	8002e5c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	015b      	lsls	r3, r3, #5
 8002e4c:	3328      	adds	r3, #40	; 0x28
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2201      	movs	r2, #1
 8002e58:	705a      	strb	r2, [r3, #1]
 8002e5a:	e00b      	b.n	8002e74 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e5c:	78fb      	ldrb	r3, [r7, #3]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	015b      	lsls	r3, r3, #5
 8002e64:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002e74:	78fb      	ldrb	r3, [r7, #3]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d101      	bne.n	8002e8e <HAL_PCD_EP_Close+0x5e>
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	e00e      	b.n	8002eac <HAL_PCD_EP_Close+0x7c>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68f9      	ldr	r1, [r7, #12]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f002 fc45 	bl	800572c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ec4:	7afb      	ldrb	r3, [r7, #11]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	015b      	lsls	r3, r3, #5
 8002ecc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	2200      	movs	r2, #0
 8002eec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eee:	7afb      	ldrb	r3, [r7, #11]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002efa:	7afb      	ldrb	r3, [r7, #11]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d106      	bne.n	8002f12 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6979      	ldr	r1, [r7, #20]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f002 fda4 	bl	8005a58 <USB_EPStartXfer>
 8002f10:	e005      	b.n	8002f1e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6979      	ldr	r1, [r7, #20]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f002 fd9d 	bl	8005a58 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	f003 0307 	and.w	r3, r3, #7
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	330a      	adds	r3, #10
 8002f3e:	015b      	lsls	r3, r3, #5
 8002f40:	4413      	add	r3, r2
 8002f42:	3304      	adds	r3, #4
 8002f44:	681b      	ldr	r3, [r3, #0]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	607a      	str	r2, [r7, #4]
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f60:	7afb      	ldrb	r3, [r7, #11]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	015b      	lsls	r3, r3, #5
 8002f68:	3328      	adds	r3, #40	; 0x28
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2201      	movs	r2, #1
 8002f86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f88:	7afb      	ldrb	r3, [r7, #11]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f94:	7afb      	ldrb	r3, [r7, #11]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d106      	bne.n	8002fac <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6979      	ldr	r1, [r7, #20]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f002 fd57 	bl	8005a58 <USB_EPStartXfer>
 8002faa:	e005      	b.n	8002fb8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6979      	ldr	r1, [r7, #20]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f002 fd50 	bl	8005a58 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
 8002fca:	460b      	mov	r3, r1
 8002fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	f003 0207 	and.w	r2, r3, #7
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d901      	bls.n	8002fe0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e046      	b.n	800306e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	da0b      	bge.n	8003000 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fe8:	78fb      	ldrb	r3, [r7, #3]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	015b      	lsls	r3, r3, #5
 8002ff0:	3328      	adds	r3, #40	; 0x28
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	705a      	strb	r2, [r3, #1]
 8002ffe:	e009      	b.n	8003014 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	015b      	lsls	r3, r3, #5
 8003004:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	4413      	add	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800301a:	78fb      	ldrb	r3, [r7, #3]
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	b2da      	uxtb	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_PCD_EP_SetStall+0x72>
 8003030:	2302      	movs	r3, #2
 8003032:	e01c      	b.n	800306e <HAL_PCD_EP_SetStall+0xac>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68f9      	ldr	r1, [r7, #12]
 8003042:	4618      	mov	r0, r3
 8003044:	f002 ffc0 	bl	8005fc8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003048:	78fb      	ldrb	r3, [r7, #3]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	2b00      	cmp	r3, #0
 8003050:	d108      	bne.n	8003064 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800305c:	4619      	mov	r1, r3
 800305e:	4610      	mov	r0, r2
 8003060:	f003 f8be 	bl	80061e0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b084      	sub	sp, #16
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	f003 020f 	and.w	r2, r3, #15
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	429a      	cmp	r2, r3
 800308e:	d901      	bls.n	8003094 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e03a      	b.n	800310a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003094:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003098:	2b00      	cmp	r3, #0
 800309a:	da0b      	bge.n	80030b4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800309c:	78fb      	ldrb	r3, [r7, #3]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	015b      	lsls	r3, r3, #5
 80030a4:	3328      	adds	r3, #40	; 0x28
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	4413      	add	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2201      	movs	r2, #1
 80030b0:	705a      	strb	r2, [r3, #1]
 80030b2:	e00b      	b.n	80030cc <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030b4:	78fb      	ldrb	r3, [r7, #3]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	015b      	lsls	r3, r3, #5
 80030bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	4413      	add	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2200      	movs	r2, #0
 80030ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030d2:	78fb      	ldrb	r3, [r7, #3]
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d101      	bne.n	80030ec <HAL_PCD_EP_ClrStall+0x76>
 80030e8:	2302      	movs	r3, #2
 80030ea:	e00e      	b.n	800310a <HAL_PCD_EP_ClrStall+0x94>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68f9      	ldr	r1, [r7, #12]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f002 ffa6 	bl	800604c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003114:	b590      	push	{r4, r7, lr}
 8003116:	b089      	sub	sp, #36	; 0x24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800311c:	e282      	b.n	8003624 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003126:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003128:	8afb      	ldrh	r3, [r7, #22]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003132:	7d7b      	ldrb	r3, [r7, #21]
 8003134:	2b00      	cmp	r3, #0
 8003136:	f040 8142 	bne.w	80033be <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800313a:	8afb      	ldrh	r3, [r7, #22]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d151      	bne.n	80031e8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	b29b      	uxth	r3, r3
 800314c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003154:	b29c      	uxth	r4, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800315e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003162:	b29b      	uxth	r3, r3
 8003164:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	3328      	adds	r3, #40	; 0x28
 800316a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003174:	b29b      	uxth	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4413      	add	r3, r2
 8003180:	3302      	adds	r3, #2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	4413      	add	r3, r2
 800318a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	441a      	add	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80031a6:	2100      	movs	r1, #0
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f004 fe5d 	bl	8007e68 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 8234 	beq.w	8003624 <PCD_EP_ISR_Handler+0x510>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f040 822f 	bne.w	8003624 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	b292      	uxth	r2, r2
 80031da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80031e6:	e21d      	b.n	8003624 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80031ee:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80031f8:	8a7b      	ldrh	r3, [r7, #18]
 80031fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d033      	beq.n	800326a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800320a:	b29b      	uxth	r3, r3
 800320c:	461a      	mov	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	4413      	add	r3, r2
 8003216:	3306      	adds	r3, #6
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	4413      	add	r3, r2
 8003220:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003240:	b29b      	uxth	r3, r3
 8003242:	f003 f81c 	bl	800627e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	b29a      	uxth	r2, r3
 800324e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003252:	4013      	ands	r3, r2
 8003254:	b29c      	uxth	r4, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800325e:	b292      	uxth	r2, r2
 8003260:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f004 fdd6 	bl	8007e14 <HAL_PCD_SetupStageCallback>
 8003268:	e1dc      	b.n	8003624 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800326a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800326e:	2b00      	cmp	r3, #0
 8003270:	f280 81d8 	bge.w	8003624 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	b29a      	uxth	r2, r3
 800327c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003280:	4013      	ands	r3, r2
 8003282:	b29c      	uxth	r4, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800328c:	b292      	uxth	r2, r2
 800328e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003298:	b29b      	uxth	r3, r3
 800329a:	461a      	mov	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4413      	add	r3, r2
 80032a4:	3306      	adds	r3, #6
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6812      	ldr	r2, [r2, #0]
 80032ac:	4413      	add	r3, r2
 80032ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d019      	beq.n	80032f8 <PCD_EP_ISR_Handler+0x1e4>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d015      	beq.n	80032f8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6959      	ldr	r1, [r3, #20]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032dc:	b29b      	uxth	r3, r3
 80032de:	f002 ffce 	bl	800627e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	441a      	add	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80032f0:	2100      	movs	r1, #0
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f004 fda0 	bl	8007e38 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	461c      	mov	r4, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003306:	b29b      	uxth	r3, r3
 8003308:	441c      	add	r4, r3
 800330a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800330e:	461c      	mov	r4, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10e      	bne.n	8003336 <PCD_EP_ISR_Handler+0x222>
 8003318:	8823      	ldrh	r3, [r4, #0]
 800331a:	b29b      	uxth	r3, r3
 800331c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003320:	b29b      	uxth	r3, r3
 8003322:	8023      	strh	r3, [r4, #0]
 8003324:	8823      	ldrh	r3, [r4, #0]
 8003326:	b29b      	uxth	r3, r3
 8003328:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800332c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003330:	b29b      	uxth	r3, r3
 8003332:	8023      	strh	r3, [r4, #0]
 8003334:	e02d      	b.n	8003392 <PCD_EP_ISR_Handler+0x27e>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	2b3e      	cmp	r3, #62	; 0x3e
 800333c:	d812      	bhi.n	8003364 <PCD_EP_ISR_Handler+0x250>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	085b      	lsrs	r3, r3, #1
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <PCD_EP_ISR_Handler+0x244>
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	3301      	adds	r3, #1
 8003356:	61bb      	str	r3, [r7, #24]
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	b29b      	uxth	r3, r3
 800335c:	029b      	lsls	r3, r3, #10
 800335e:	b29b      	uxth	r3, r3
 8003360:	8023      	strh	r3, [r4, #0]
 8003362:	e016      	b.n	8003392 <PCD_EP_ISR_Handler+0x27e>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	61bb      	str	r3, [r7, #24]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	2b00      	cmp	r3, #0
 8003376:	d102      	bne.n	800337e <PCD_EP_ISR_Handler+0x26a>
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	3b01      	subs	r3, #1
 800337c:	61bb      	str	r3, [r7, #24]
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	b29b      	uxth	r3, r3
 8003382:	029b      	lsls	r3, r3, #10
 8003384:	b29b      	uxth	r3, r3
 8003386:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800338a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800338e:	b29b      	uxth	r3, r3
 8003390:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	b29b      	uxth	r3, r3
 800339a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800339e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a2:	b29c      	uxth	r4, r3
 80033a4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80033a8:	b29c      	uxth	r4, r3
 80033aa:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80033ae:	b29c      	uxth	r4, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4ba2      	ldr	r3, [pc, #648]	; (8003640 <PCD_EP_ISR_Handler+0x52c>)
 80033b6:	4323      	orrs	r3, r4
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	8013      	strh	r3, [r2, #0]
 80033bc:	e132      	b.n	8003624 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	7d7b      	ldrb	r3, [r7, #21]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80033ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f280 80d1 	bge.w	800357a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	7d7b      	ldrb	r3, [r7, #21]
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80033ec:	4013      	ands	r3, r2
 80033ee:	b29c      	uxth	r4, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	7d7b      	ldrb	r3, [r7, #21]
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003400:	b292      	uxth	r2, r2
 8003402:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003404:	7d7b      	ldrb	r3, [r7, #21]
 8003406:	015b      	lsls	r3, r3, #5
 8003408:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4413      	add	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	7b1b      	ldrb	r3, [r3, #12]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d121      	bne.n	800345e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003422:	b29b      	uxth	r3, r3
 8003424:	461a      	mov	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	4413      	add	r3, r2
 800342e:	3306      	adds	r3, #6
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6812      	ldr	r2, [r2, #0]
 8003436:	4413      	add	r3, r2
 8003438:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003442:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8003444:	8bfb      	ldrh	r3, [r7, #30]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d072      	beq.n	8003530 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6959      	ldr	r1, [r3, #20]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	88da      	ldrh	r2, [r3, #6]
 8003456:	8bfb      	ldrh	r3, [r7, #30]
 8003458:	f002 ff11 	bl	800627e <USB_ReadPMA>
 800345c:	e068      	b.n	8003530 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	b29b      	uxth	r3, r3
 8003470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d021      	beq.n	80034bc <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003480:	b29b      	uxth	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	4413      	add	r3, r2
 800348c:	3302      	adds	r3, #2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	4413      	add	r3, r2
 8003496:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800349a:	881b      	ldrh	r3, [r3, #0]
 800349c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034a0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80034a2:	8bfb      	ldrh	r3, [r7, #30]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d02a      	beq.n	80034fe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6959      	ldr	r1, [r3, #20]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	891a      	ldrh	r2, [r3, #8]
 80034b4:	8bfb      	ldrh	r3, [r7, #30]
 80034b6:	f002 fee2 	bl	800627e <USB_ReadPMA>
 80034ba:	e020      	b.n	80034fe <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	4413      	add	r3, r2
 80034d0:	3306      	adds	r3, #6
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	4413      	add	r3, r2
 80034da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034e4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80034e6:	8bfb      	ldrh	r3, [r7, #30]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6959      	ldr	r1, [r3, #20]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	895a      	ldrh	r2, [r3, #10]
 80034f8:	8bfb      	ldrh	r3, [r7, #30]
 80034fa:	f002 fec0 	bl	800627e <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	881b      	ldrh	r3, [r3, #0]
 800350e:	b29b      	uxth	r3, r3
 8003510:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003518:	b29c      	uxth	r4, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	441a      	add	r2, r3
 8003528:	4b46      	ldr	r3, [pc, #280]	; (8003644 <PCD_EP_ISR_Handler+0x530>)
 800352a:	4323      	orrs	r3, r4
 800352c:	b29b      	uxth	r3, r3
 800352e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	69da      	ldr	r2, [r3, #28]
 8003534:	8bfb      	ldrh	r3, [r7, #30]
 8003536:	441a      	add	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	8bfb      	ldrh	r3, [r7, #30]
 8003542:	441a      	add	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d004      	beq.n	800355a <PCD_EP_ISR_Handler+0x446>
 8003550:	8bfa      	ldrh	r2, [r7, #30]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	429a      	cmp	r2, r3
 8003558:	d206      	bcs.n	8003568 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	4619      	mov	r1, r3
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f004 fc69 	bl	8007e38 <HAL_PCD_DataOutStageCallback>
 8003566:	e008      	b.n	800357a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	7819      	ldrb	r1, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	695a      	ldr	r2, [r3, #20]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7ff fc9d 	bl	8002eb4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800357a:	8a7b      	ldrh	r3, [r7, #18]
 800357c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003580:	2b00      	cmp	r3, #0
 8003582:	d04f      	beq.n	8003624 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8003584:	7d7b      	ldrb	r3, [r7, #21]
 8003586:	015b      	lsls	r3, r3, #5
 8003588:	3328      	adds	r3, #40	; 0x28
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4413      	add	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	7d7b      	ldrb	r3, [r7, #21]
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80035a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035a8:	b29c      	uxth	r4, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	7d7b      	ldrb	r3, [r7, #21]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	441a      	add	r2, r3
 80035b6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80035ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035be:	b29b      	uxth	r3, r3
 80035c0:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	461a      	mov	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	4413      	add	r3, r2
 80035d6:	3302      	adds	r3, #2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	441a      	add	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d106      	bne.n	8003612 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f004 fc2c 	bl	8007e68 <HAL_PCD_DataInStageCallback>
 8003610:	e008      	b.n	8003624 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	7819      	ldrb	r1, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	695a      	ldr	r2, [r3, #20]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7ff fc96 	bl	8002f50 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800362c:	b29b      	uxth	r3, r3
 800362e:	b21b      	sxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	f6ff ad74 	blt.w	800311e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3724      	adds	r7, #36	; 0x24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd90      	pop	{r4, r7, pc}
 8003640:	ffff8080 	.word	0xffff8080
 8003644:	ffff80c0 	.word	0xffff80c0

08003648 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	607b      	str	r3, [r7, #4]
 8003652:	460b      	mov	r3, r1
 8003654:	817b      	strh	r3, [r7, #10]
 8003656:	4613      	mov	r3, r2
 8003658:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800365a:	897b      	ldrh	r3, [r7, #10]
 800365c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d008      	beq.n	8003678 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003666:	897b      	ldrh	r3, [r7, #10]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	015b      	lsls	r3, r3, #5
 800366e:	3328      	adds	r3, #40	; 0x28
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4413      	add	r3, r2
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	e006      	b.n	8003686 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003678:	897b      	ldrh	r3, [r7, #10]
 800367a:	015b      	lsls	r3, r3, #5
 800367c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003680:	68fa      	ldr	r2, [r7, #12]
 8003682:	4413      	add	r3, r2
 8003684:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003686:	893b      	ldrh	r3, [r7, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d107      	bne.n	800369c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	2200      	movs	r2, #0
 8003690:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	b29a      	uxth	r2, r3
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	80da      	strh	r2, [r3, #6]
 800369a:	e00b      	b.n	80036b4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2201      	movs	r2, #1
 80036a0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	0c1b      	lsrs	r3, r3, #16
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	371c      	adds	r7, #28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr

080036c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e26c      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8087 	beq.w	80037ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036e0:	4b92      	ldr	r3, [pc, #584]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d00c      	beq.n	8003706 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036ec:	4b8f      	ldr	r3, [pc, #572]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 030c 	and.w	r3, r3, #12
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d112      	bne.n	800371e <HAL_RCC_OscConfig+0x5e>
 80036f8:	4b8c      	ldr	r3, [pc, #560]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003704:	d10b      	bne.n	800371e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003706:	4b89      	ldr	r3, [pc, #548]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d06c      	beq.n	80037ec <HAL_RCC_OscConfig+0x12c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d168      	bne.n	80037ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e246      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003726:	d106      	bne.n	8003736 <HAL_RCC_OscConfig+0x76>
 8003728:	4b80      	ldr	r3, [pc, #512]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a7f      	ldr	r2, [pc, #508]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800372e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	e02e      	b.n	8003794 <HAL_RCC_OscConfig+0xd4>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10c      	bne.n	8003758 <HAL_RCC_OscConfig+0x98>
 800373e:	4b7b      	ldr	r3, [pc, #492]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a7a      	ldr	r2, [pc, #488]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003744:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	4b78      	ldr	r3, [pc, #480]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a77      	ldr	r2, [pc, #476]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003750:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	e01d      	b.n	8003794 <HAL_RCC_OscConfig+0xd4>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003760:	d10c      	bne.n	800377c <HAL_RCC_OscConfig+0xbc>
 8003762:	4b72      	ldr	r3, [pc, #456]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a71      	ldr	r2, [pc, #452]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003768:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800376c:	6013      	str	r3, [r2, #0]
 800376e:	4b6f      	ldr	r3, [pc, #444]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a6e      	ldr	r2, [pc, #440]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003778:	6013      	str	r3, [r2, #0]
 800377a:	e00b      	b.n	8003794 <HAL_RCC_OscConfig+0xd4>
 800377c:	4b6b      	ldr	r3, [pc, #428]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a6a      	ldr	r2, [pc, #424]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	4b68      	ldr	r3, [pc, #416]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a67      	ldr	r2, [pc, #412]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 800378e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003792:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d013      	beq.n	80037c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800379c:	f7fe fc64 	bl	8002068 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037a4:	f7fe fc60 	bl	8002068 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b64      	cmp	r3, #100	; 0x64
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e1fa      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	4b5d      	ldr	r3, [pc, #372]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0xe4>
 80037c2:	e014      	b.n	80037ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c4:	f7fe fc50 	bl	8002068 <HAL_GetTick>
 80037c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ca:	e008      	b.n	80037de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037cc:	f7fe fc4c 	bl	8002068 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b64      	cmp	r3, #100	; 0x64
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e1e6      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037de:	4b53      	ldr	r3, [pc, #332]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1f0      	bne.n	80037cc <HAL_RCC_OscConfig+0x10c>
 80037ea:	e000      	b.n	80037ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d063      	beq.n	80038c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037fa:	4b4c      	ldr	r3, [pc, #304]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00b      	beq.n	800381e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003806:	4b49      	ldr	r3, [pc, #292]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 030c 	and.w	r3, r3, #12
 800380e:	2b08      	cmp	r3, #8
 8003810:	d11c      	bne.n	800384c <HAL_RCC_OscConfig+0x18c>
 8003812:	4b46      	ldr	r3, [pc, #280]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d116      	bne.n	800384c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381e:	4b43      	ldr	r3, [pc, #268]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d005      	beq.n	8003836 <HAL_RCC_OscConfig+0x176>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d001      	beq.n	8003836 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e1ba      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003836:	4b3d      	ldr	r3, [pc, #244]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	4939      	ldr	r1, [pc, #228]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003846:	4313      	orrs	r3, r2
 8003848:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384a:	e03a      	b.n	80038c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d020      	beq.n	8003896 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003854:	4b36      	ldr	r3, [pc, #216]	; (8003930 <HAL_RCC_OscConfig+0x270>)
 8003856:	2201      	movs	r2, #1
 8003858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385a:	f7fe fc05 	bl	8002068 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003862:	f7fe fc01 	bl	8002068 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e19b      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003874:	4b2d      	ldr	r3, [pc, #180]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0f0      	beq.n	8003862 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003880:	4b2a      	ldr	r3, [pc, #168]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	4927      	ldr	r1, [pc, #156]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 8003890:	4313      	orrs	r3, r2
 8003892:	600b      	str	r3, [r1, #0]
 8003894:	e015      	b.n	80038c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003896:	4b26      	ldr	r3, [pc, #152]	; (8003930 <HAL_RCC_OscConfig+0x270>)
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389c:	f7fe fbe4 	bl	8002068 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a4:	f7fe fbe0 	bl	8002068 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e17a      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b6:	4b1d      	ldr	r3, [pc, #116]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d03a      	beq.n	8003944 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d019      	beq.n	800390a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d6:	4b17      	ldr	r3, [pc, #92]	; (8003934 <HAL_RCC_OscConfig+0x274>)
 80038d8:	2201      	movs	r2, #1
 80038da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038dc:	f7fe fbc4 	bl	8002068 <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e4:	f7fe fbc0 	bl	8002068 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e15a      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f6:	4b0d      	ldr	r3, [pc, #52]	; (800392c <HAL_RCC_OscConfig+0x26c>)
 80038f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0f0      	beq.n	80038e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003902:	2001      	movs	r0, #1
 8003904:	f000 fada 	bl	8003ebc <RCC_Delay>
 8003908:	e01c      	b.n	8003944 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390a:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <HAL_RCC_OscConfig+0x274>)
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003910:	f7fe fbaa 	bl	8002068 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003916:	e00f      	b.n	8003938 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003918:	f7fe fba6 	bl	8002068 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d908      	bls.n	8003938 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e140      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
 800392a:	bf00      	nop
 800392c:	40021000 	.word	0x40021000
 8003930:	42420000 	.word	0x42420000
 8003934:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003938:	4b9e      	ldr	r3, [pc, #632]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 800393a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e9      	bne.n	8003918 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a6 	beq.w	8003a9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003952:	2300      	movs	r3, #0
 8003954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003956:	4b97      	ldr	r3, [pc, #604]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10d      	bne.n	800397e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003962:	4b94      	ldr	r3, [pc, #592]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	4a93      	ldr	r2, [pc, #588]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396c:	61d3      	str	r3, [r2, #28]
 800396e:	4b91      	ldr	r3, [pc, #580]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800397a:	2301      	movs	r3, #1
 800397c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397e:	4b8e      	ldr	r3, [pc, #568]	; (8003bb8 <HAL_RCC_OscConfig+0x4f8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003986:	2b00      	cmp	r3, #0
 8003988:	d118      	bne.n	80039bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800398a:	4b8b      	ldr	r3, [pc, #556]	; (8003bb8 <HAL_RCC_OscConfig+0x4f8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a8a      	ldr	r2, [pc, #552]	; (8003bb8 <HAL_RCC_OscConfig+0x4f8>)
 8003990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003996:	f7fe fb67 	bl	8002068 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800399e:	f7fe fb63 	bl	8002068 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b64      	cmp	r3, #100	; 0x64
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e0fd      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b0:	4b81      	ldr	r3, [pc, #516]	; (8003bb8 <HAL_RCC_OscConfig+0x4f8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0f0      	beq.n	800399e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d106      	bne.n	80039d2 <HAL_RCC_OscConfig+0x312>
 80039c4:	4b7b      	ldr	r3, [pc, #492]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	4a7a      	ldr	r2, [pc, #488]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039ca:	f043 0301 	orr.w	r3, r3, #1
 80039ce:	6213      	str	r3, [r2, #32]
 80039d0:	e02d      	b.n	8003a2e <HAL_RCC_OscConfig+0x36e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x334>
 80039da:	4b76      	ldr	r3, [pc, #472]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	4a75      	ldr	r2, [pc, #468]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	6213      	str	r3, [r2, #32]
 80039e6:	4b73      	ldr	r3, [pc, #460]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	4a72      	ldr	r2, [pc, #456]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039ec:	f023 0304 	bic.w	r3, r3, #4
 80039f0:	6213      	str	r3, [r2, #32]
 80039f2:	e01c      	b.n	8003a2e <HAL_RCC_OscConfig+0x36e>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	2b05      	cmp	r3, #5
 80039fa:	d10c      	bne.n	8003a16 <HAL_RCC_OscConfig+0x356>
 80039fc:	4b6d      	ldr	r3, [pc, #436]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	4a6c      	ldr	r2, [pc, #432]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a02:	f043 0304 	orr.w	r3, r3, #4
 8003a06:	6213      	str	r3, [r2, #32]
 8003a08:	4b6a      	ldr	r3, [pc, #424]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	4a69      	ldr	r2, [pc, #420]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	6213      	str	r3, [r2, #32]
 8003a14:	e00b      	b.n	8003a2e <HAL_RCC_OscConfig+0x36e>
 8003a16:	4b67      	ldr	r3, [pc, #412]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4a66      	ldr	r2, [pc, #408]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
 8003a20:	6213      	str	r3, [r2, #32]
 8003a22:	4b64      	ldr	r3, [pc, #400]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	4a63      	ldr	r2, [pc, #396]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a28:	f023 0304 	bic.w	r3, r3, #4
 8003a2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d015      	beq.n	8003a62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a36:	f7fe fb17 	bl	8002068 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3c:	e00a      	b.n	8003a54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a3e:	f7fe fb13 	bl	8002068 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e0ab      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a54:	4b57      	ldr	r3, [pc, #348]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0ee      	beq.n	8003a3e <HAL_RCC_OscConfig+0x37e>
 8003a60:	e014      	b.n	8003a8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a62:	f7fe fb01 	bl	8002068 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a68:	e00a      	b.n	8003a80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6a:	f7fe fafd 	bl	8002068 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e095      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a80:	4b4c      	ldr	r3, [pc, #304]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1ee      	bne.n	8003a6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a8c:	7dfb      	ldrb	r3, [r7, #23]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d105      	bne.n	8003a9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a92:	4b48      	ldr	r3, [pc, #288]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	4a47      	ldr	r2, [pc, #284]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 8081 	beq.w	8003baa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aa8:	4b42      	ldr	r3, [pc, #264]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b08      	cmp	r3, #8
 8003ab2:	d061      	beq.n	8003b78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d146      	bne.n	8003b4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003abc:	4b3f      	ldr	r3, [pc, #252]	; (8003bbc <HAL_RCC_OscConfig+0x4fc>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7fe fad1 	bl	8002068 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aca:	f7fe facd 	bl	8002068 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e067      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003adc:	4b35      	ldr	r3, [pc, #212]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f0      	bne.n	8003aca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af0:	d108      	bne.n	8003b04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003af2:	4b30      	ldr	r3, [pc, #192]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	492d      	ldr	r1, [pc, #180]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b04:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a19      	ldr	r1, [r3, #32]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	430b      	orrs	r3, r1
 8003b16:	4927      	ldr	r1, [pc, #156]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b1c:	4b27      	ldr	r3, [pc, #156]	; (8003bbc <HAL_RCC_OscConfig+0x4fc>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7fe faa1 	bl	8002068 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2a:	f7fe fa9d 	bl	8002068 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e037      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x46a>
 8003b48:	e02f      	b.n	8003baa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4a:	4b1c      	ldr	r3, [pc, #112]	; (8003bbc <HAL_RCC_OscConfig+0x4fc>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b50:	f7fe fa8a 	bl	8002068 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b58:	f7fe fa86 	bl	8002068 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e020      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x498>
 8003b76:	e018      	b.n	8003baa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e013      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_OscConfig+0x4f4>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d001      	beq.n	8003baa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	42420060 	.word	0x42420060

08003bc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0d0      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bd4:	4b6a      	ldr	r3, [pc, #424]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d910      	bls.n	8003c04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be2:	4b67      	ldr	r3, [pc, #412]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 0207 	bic.w	r2, r3, #7
 8003bea:	4965      	ldr	r1, [pc, #404]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf2:	4b63      	ldr	r3, [pc, #396]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d001      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0b8      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c1c:	4b59      	ldr	r3, [pc, #356]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	4a58      	ldr	r2, [pc, #352]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c34:	4b53      	ldr	r3, [pc, #332]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4a52      	ldr	r2, [pc, #328]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003c3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c40:	4b50      	ldr	r3, [pc, #320]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	494d      	ldr	r1, [pc, #308]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d040      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d107      	bne.n	8003c76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c66:	4b47      	ldr	r3, [pc, #284]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d115      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e07f      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d107      	bne.n	8003c8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c7e:	4b41      	ldr	r3, [pc, #260]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d109      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e073      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8e:	4b3d      	ldr	r3, [pc, #244]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e06b      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c9e:	4b39      	ldr	r3, [pc, #228]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f023 0203 	bic.w	r2, r3, #3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	4936      	ldr	r1, [pc, #216]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cb0:	f7fe f9da 	bl	8002068 <HAL_GetTick>
 8003cb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb6:	e00a      	b.n	8003cce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb8:	f7fe f9d6 	bl	8002068 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e053      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cce:	4b2d      	ldr	r3, [pc, #180]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 020c 	and.w	r2, r3, #12
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d1eb      	bne.n	8003cb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ce0:	4b27      	ldr	r3, [pc, #156]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d210      	bcs.n	8003d10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cee:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f023 0207 	bic.w	r2, r3, #7
 8003cf6:	4922      	ldr	r1, [pc, #136]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfe:	4b20      	ldr	r3, [pc, #128]	; (8003d80 <HAL_RCC_ClockConfig+0x1c0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0307 	and.w	r3, r3, #7
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e032      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d008      	beq.n	8003d2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d1c:	4b19      	ldr	r3, [pc, #100]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4916      	ldr	r1, [pc, #88]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0308 	and.w	r3, r3, #8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d009      	beq.n	8003d4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d3a:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	490e      	ldr	r1, [pc, #56]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d4e:	f000 f821 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 8003d52:	4601      	mov	r1, r0
 8003d54:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <HAL_RCC_ClockConfig+0x1c4>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	091b      	lsrs	r3, r3, #4
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	4a0a      	ldr	r2, [pc, #40]	; (8003d88 <HAL_RCC_ClockConfig+0x1c8>)
 8003d60:	5cd3      	ldrb	r3, [r2, r3]
 8003d62:	fa21 f303 	lsr.w	r3, r1, r3
 8003d66:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <HAL_RCC_ClockConfig+0x1cc>)
 8003d68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d6a:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <HAL_RCC_ClockConfig+0x1d0>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe f938 	bl	8001fe4 <HAL_InitTick>

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40022000 	.word	0x40022000
 8003d84:	40021000 	.word	0x40021000
 8003d88:	0800a8f4 	.word	0x0800a8f4
 8003d8c:	20000000 	.word	0x20000000
 8003d90:	20000004 	.word	0x20000004

08003d94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d94:	b490      	push	{r4, r7}
 8003d96:	b08a      	sub	sp, #40	; 0x28
 8003d98:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d9a:	4b2a      	ldr	r3, [pc, #168]	; (8003e44 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d9c:	1d3c      	adds	r4, r7, #4
 8003d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003da4:	4b28      	ldr	r3, [pc, #160]	; (8003e48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	2300      	movs	r3, #0
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	2300      	movs	r3, #0
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dbe:	4b23      	ldr	r3, [pc, #140]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f003 030c 	and.w	r3, r3, #12
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	d002      	beq.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x40>
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d003      	beq.n	8003dda <HAL_RCC_GetSysClockFreq+0x46>
 8003dd2:	e02d      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dd4:	4b1e      	ldr	r3, [pc, #120]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dd6:	623b      	str	r3, [r7, #32]
      break;
 8003dd8:	e02d      	b.n	8003e36 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	0c9b      	lsrs	r3, r3, #18
 8003dde:	f003 030f 	and.w	r3, r3, #15
 8003de2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003de6:	4413      	add	r3, r2
 8003de8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003dec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003df8:	4b14      	ldr	r3, [pc, #80]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	0c5b      	lsrs	r3, r3, #17
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e06:	4413      	add	r3, r2
 8003e08:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003e0c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	4a0f      	ldr	r2, [pc, #60]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e12:	fb02 f203 	mul.w	r2, r2, r3
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1e:	e004      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	4a0c      	ldr	r2, [pc, #48]	; (8003e54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e24:	fb02 f303 	mul.w	r3, r2, r3
 8003e28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	623b      	str	r3, [r7, #32]
      break;
 8003e2e:	e002      	b.n	8003e36 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e30:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e32:	623b      	str	r3, [r7, #32]
      break;
 8003e34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e36:	6a3b      	ldr	r3, [r7, #32]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3728      	adds	r7, #40	; 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc90      	pop	{r4, r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	0800a894 	.word	0x0800a894
 8003e48:	0800a8a4 	.word	0x0800a8a4
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	007a1200 	.word	0x007a1200
 8003e54:	003d0900 	.word	0x003d0900

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b02      	ldr	r3, [pc, #8]	; (8003e68 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	20000000 	.word	0x20000000

08003e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e70:	f7ff fff2 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e74:	4601      	mov	r1, r0
 8003e76:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	4a03      	ldr	r2, [pc, #12]	; (8003e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e82:	5cd3      	ldrb	r3, [r2, r3]
 8003e84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	0800a904 	.word	0x0800a904

08003e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e98:	f7ff ffde 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e9c:	4601      	mov	r1, r0
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	0adb      	lsrs	r3, r3, #11
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	4a03      	ldr	r2, [pc, #12]	; (8003eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	0800a904 	.word	0x0800a904

08003ebc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <RCC_Delay+0x34>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0a      	ldr	r2, [pc, #40]	; (8003ef4 <RCC_Delay+0x38>)
 8003eca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ece:	0a5b      	lsrs	r3, r3, #9
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ed8:	bf00      	nop
  }
  while (Delay --);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1e5a      	subs	r2, r3, #1
 8003ede:	60fa      	str	r2, [r7, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1f9      	bne.n	8003ed8 <RCC_Delay+0x1c>
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bc80      	pop	{r7}
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000000 	.word	0x20000000
 8003ef4:	10624dd3 	.word	0x10624dd3

08003ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	2300      	movs	r3, #0
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d07d      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003f14:	2300      	movs	r3, #0
 8003f16:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f18:	4b4f      	ldr	r3, [pc, #316]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10d      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f24:	4b4c      	ldr	r3, [pc, #304]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	4a4b      	ldr	r2, [pc, #300]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f2e:	61d3      	str	r3, [r2, #28]
 8003f30:	4b49      	ldr	r3, [pc, #292]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f40:	4b46      	ldr	r3, [pc, #280]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d118      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f4c:	4b43      	ldr	r3, [pc, #268]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a42      	ldr	r2, [pc, #264]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f58:	f7fe f886 	bl	8002068 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5e:	e008      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f60:	f7fe f882 	bl	8002068 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	; 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e06d      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f72:	4b3a      	ldr	r3, [pc, #232]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f7e:	4b36      	ldr	r3, [pc, #216]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f86:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d02e      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d027      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f9c:	4b2e      	ldr	r3, [pc, #184]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fa6:	4b2e      	ldr	r3, [pc, #184]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fac:	4b2c      	ldr	r3, [pc, #176]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fb2:	4a29      	ldr	r2, [pc, #164]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d014      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc2:	f7fe f851 	bl	8002068 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc8:	e00a      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fca:	f7fe f84d 	bl	8002068 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e036      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe0:	4b1d      	ldr	r3, [pc, #116]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0ee      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fec:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4917      	ldr	r1, [pc, #92]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d105      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004004:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	4a13      	ldr	r2, [pc, #76]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800400e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d008      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800401c:	4b0e      	ldr	r3, [pc, #56]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	490b      	ldr	r1, [pc, #44]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800402a:	4313      	orrs	r3, r2
 800402c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b00      	cmp	r3, #0
 8004038:	d008      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	4904      	ldr	r1, [pc, #16]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004048:	4313      	orrs	r3, r2
 800404a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40021000 	.word	0x40021000
 800405c:	40007000 	.word	0x40007000
 8004060:	42420440 	.word	0x42420440

08004064 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e01d      	b.n	80040b2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fd44 	bl	8001b18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4619      	mov	r1, r3
 80040a2:	4610      	mov	r0, r2
 80040a4:	f000 f902 	bl	80042ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2201      	movs	r2, #1
 80040cc:	6839      	ldr	r1, [r7, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 fad6 	bl	8004680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a10      	ldr	r2, [pc, #64]	; (800411c <HAL_TIM_PWM_Start+0x60>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d107      	bne.n	80040ee <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2b06      	cmp	r3, #6
 80040fe:	d007      	beq.n	8004110 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40012c00 	.word	0x40012c00

08004120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004132:	2b01      	cmp	r3, #1
 8004134:	d101      	bne.n	800413a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004136:	2302      	movs	r3, #2
 8004138:	e0b4      	b.n	80042a4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2202      	movs	r2, #2
 8004146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b0c      	cmp	r3, #12
 800414e:	f200 809f 	bhi.w	8004290 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004152:	a201      	add	r2, pc, #4	; (adr r2, 8004158 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004158:	0800418d 	.word	0x0800418d
 800415c:	08004291 	.word	0x08004291
 8004160:	08004291 	.word	0x08004291
 8004164:	08004291 	.word	0x08004291
 8004168:	080041cd 	.word	0x080041cd
 800416c:	08004291 	.word	0x08004291
 8004170:	08004291 	.word	0x08004291
 8004174:	08004291 	.word	0x08004291
 8004178:	0800420f 	.word	0x0800420f
 800417c:	08004291 	.word	0x08004291
 8004180:	08004291 	.word	0x08004291
 8004184:	08004291 	.word	0x08004291
 8004188:	0800424f 	.word	0x0800424f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	4618      	mov	r0, r3
 8004194:	f000 f8ec 	bl	8004370 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0208 	orr.w	r2, r2, #8
 80041a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699a      	ldr	r2, [r3, #24]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0204 	bic.w	r2, r2, #4
 80041b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6999      	ldr	r1, [r3, #24]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	691a      	ldr	r2, [r3, #16]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	619a      	str	r2, [r3, #24]
      break;
 80041ca:	e062      	b.n	8004292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68b9      	ldr	r1, [r7, #8]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 f932 	bl	800443c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6999      	ldr	r1, [r3, #24]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	021a      	lsls	r2, r3, #8
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	619a      	str	r2, [r3, #24]
      break;
 800420c:	e041      	b.n	8004292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68b9      	ldr	r1, [r7, #8]
 8004214:	4618      	mov	r0, r3
 8004216:	f000 f97b 	bl	8004510 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0208 	orr.w	r2, r2, #8
 8004228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	69da      	ldr	r2, [r3, #28]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0204 	bic.w	r2, r2, #4
 8004238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69d9      	ldr	r1, [r3, #28]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	691a      	ldr	r2, [r3, #16]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	61da      	str	r2, [r3, #28]
      break;
 800424c:	e021      	b.n	8004292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68b9      	ldr	r1, [r7, #8]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 f9c5 	bl	80045e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	69da      	ldr	r2, [r3, #28]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	69d9      	ldr	r1, [r3, #28]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	021a      	lsls	r2, r3, #8
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	61da      	str	r2, [r3, #28]
      break;
 800428e:	e000      	b.n	8004292 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004290:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a29      	ldr	r2, [pc, #164]	; (8004364 <TIM_Base_SetConfig+0xb8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d00b      	beq.n	80042dc <TIM_Base_SetConfig+0x30>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ca:	d007      	beq.n	80042dc <TIM_Base_SetConfig+0x30>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a26      	ldr	r2, [pc, #152]	; (8004368 <TIM_Base_SetConfig+0xbc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d003      	beq.n	80042dc <TIM_Base_SetConfig+0x30>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a25      	ldr	r2, [pc, #148]	; (800436c <TIM_Base_SetConfig+0xc0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d108      	bne.n	80042ee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a1c      	ldr	r2, [pc, #112]	; (8004364 <TIM_Base_SetConfig+0xb8>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00b      	beq.n	800430e <TIM_Base_SetConfig+0x62>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042fc:	d007      	beq.n	800430e <TIM_Base_SetConfig+0x62>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a19      	ldr	r2, [pc, #100]	; (8004368 <TIM_Base_SetConfig+0xbc>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d003      	beq.n	800430e <TIM_Base_SetConfig+0x62>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a18      	ldr	r2, [pc, #96]	; (800436c <TIM_Base_SetConfig+0xc0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d108      	bne.n	8004320 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	4313      	orrs	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a07      	ldr	r2, [pc, #28]	; (8004364 <TIM_Base_SetConfig+0xb8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d103      	bne.n	8004354 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	691a      	ldr	r2, [r3, #16]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	615a      	str	r2, [r3, #20]
}
 800435a:	bf00      	nop
 800435c:	3714      	adds	r7, #20
 800435e:	46bd      	mov	sp, r7
 8004360:	bc80      	pop	{r7}
 8004362:	4770      	bx	lr
 8004364:	40012c00 	.word	0x40012c00
 8004368:	40000400 	.word	0x40000400
 800436c:	40000800 	.word	0x40000800

08004370 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004370:	b480      	push	{r7}
 8004372:	b087      	sub	sp, #28
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	f023 0201 	bic.w	r2, r3, #1
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800439e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0303 	bic.w	r3, r3, #3
 80043a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f023 0302 	bic.w	r3, r3, #2
 80043b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a1c      	ldr	r2, [pc, #112]	; (8004438 <TIM_OC1_SetConfig+0xc8>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d10c      	bne.n	80043e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f023 0308 	bic.w	r3, r3, #8
 80043d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f023 0304 	bic.w	r3, r3, #4
 80043e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a13      	ldr	r2, [pc, #76]	; (8004438 <TIM_OC1_SetConfig+0xc8>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d111      	bne.n	8004412 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	4313      	orrs	r3, r2
 8004406:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	693a      	ldr	r2, [r7, #16]
 8004416:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	621a      	str	r2, [r3, #32]
}
 800442c:	bf00      	nop
 800442e:	371c      	adds	r7, #28
 8004430:	46bd      	mov	sp, r7
 8004432:	bc80      	pop	{r7}
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	40012c00 	.word	0x40012c00

0800443c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	f023 0210 	bic.w	r2, r3, #16
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800446a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	021b      	lsls	r3, r3, #8
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4313      	orrs	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f023 0320 	bic.w	r3, r3, #32
 8004486:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	011b      	lsls	r3, r3, #4
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	4313      	orrs	r3, r2
 8004492:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a1d      	ldr	r2, [pc, #116]	; (800450c <TIM_OC2_SetConfig+0xd0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d10d      	bne.n	80044b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a14      	ldr	r2, [pc, #80]	; (800450c <TIM_OC2_SetConfig+0xd0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d113      	bne.n	80044e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	4313      	orrs	r3, r2
 80044da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr
 800450c:	40012c00 	.word	0x40012c00

08004510 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800453e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f023 0303 	bic.w	r3, r3, #3
 8004546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4313      	orrs	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	021b      	lsls	r3, r3, #8
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a1d      	ldr	r2, [pc, #116]	; (80045e0 <TIM_OC3_SetConfig+0xd0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d10d      	bne.n	800458a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004574:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a14      	ldr	r2, [pc, #80]	; (80045e0 <TIM_OC3_SetConfig+0xd0>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d113      	bne.n	80045ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	621a      	str	r2, [r3, #32]
}
 80045d4:	bf00      	nop
 80045d6:	371c      	adds	r7, #28
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40012c00 	.word	0x40012c00

080045e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800461a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800462e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	031b      	lsls	r3, r3, #12
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a0f      	ldr	r2, [pc, #60]	; (800467c <TIM_OC4_SetConfig+0x98>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d109      	bne.n	8004658 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800464a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	019b      	lsls	r3, r3, #6
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	4313      	orrs	r3, r2
 8004656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685a      	ldr	r2, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	621a      	str	r2, [r3, #32]
}
 8004672:	bf00      	nop
 8004674:	371c      	adds	r7, #28
 8004676:	46bd      	mov	sp, r7
 8004678:	bc80      	pop	{r7}
 800467a:	4770      	bx	lr
 800467c:	40012c00 	.word	0x40012c00

08004680 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2201      	movs	r2, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1a      	ldr	r2, [r3, #32]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	401a      	ands	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a1a      	ldr	r2, [r3, #32]
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	431a      	orrs	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	621a      	str	r2, [r3, #32]
}
 80046be:	bf00      	nop
 80046c0:	371c      	adds	r7, #28
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr

080046c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046dc:	2302      	movs	r3, #2
 80046de:	e032      	b.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004718:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	4313      	orrs	r3, r2
 8004722:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr

08004750 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e03f      	b.n	80047e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d106      	bne.n	800477c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7fd fa6e 	bl	8001c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2224      	movs	r2, #36	; 0x24
 8004780:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004792:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 fb8d 	bl	8004eb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695a      	ldr	r2, [r3, #20]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2220      	movs	r2, #32
 80047d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b088      	sub	sp, #32
 80047ee:	af02      	add	r7, sp, #8
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	603b      	str	r3, [r7, #0]
 80047f6:	4613      	mov	r3, r2
 80047f8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80047fa:	2300      	movs	r3, #0
 80047fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b20      	cmp	r3, #32
 8004808:	f040 8083 	bne.w	8004912 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d002      	beq.n	8004818 <HAL_UART_Transmit+0x2e>
 8004812:	88fb      	ldrh	r3, [r7, #6]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e07b      	b.n	8004914 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_UART_Transmit+0x40>
 8004826:	2302      	movs	r3, #2
 8004828:	e074      	b.n	8004914 <HAL_UART_Transmit+0x12a>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2221      	movs	r2, #33	; 0x21
 800483c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004840:	f7fd fc12 	bl	8002068 <HAL_GetTick>
 8004844:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	88fa      	ldrh	r2, [r7, #6]
 800484a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	88fa      	ldrh	r2, [r7, #6]
 8004850:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004852:	e042      	b.n	80048da <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800486a:	d122      	bne.n	80048b2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2200      	movs	r2, #0
 8004874:	2180      	movs	r1, #128	; 0x80
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 f9b2 	bl	8004be0 <UART_WaitOnFlagUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e046      	b.n	8004914 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004898:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d103      	bne.n	80048aa <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	3302      	adds	r3, #2
 80048a6:	60bb      	str	r3, [r7, #8]
 80048a8:	e017      	b.n	80048da <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	3301      	adds	r3, #1
 80048ae:	60bb      	str	r3, [r7, #8]
 80048b0:	e013      	b.n	80048da <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	2200      	movs	r2, #0
 80048ba:	2180      	movs	r1, #128	; 0x80
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 f98f 	bl	8004be0 <UART_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e023      	b.n	8004914 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	60ba      	str	r2, [r7, #8]
 80048d2:	781a      	ldrb	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048de:	b29b      	uxth	r3, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1b7      	bne.n	8004854 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	2200      	movs	r2, #0
 80048ec:	2140      	movs	r1, #64	; 0x40
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 f976 	bl	8004be0 <UART_WaitOnFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e00a      	b.n	8004914 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2220      	movs	r2, #32
 8004902:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800490e:	2300      	movs	r3, #0
 8004910:	e000      	b.n	8004914 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004912:	2302      	movs	r3, #2
  }
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	4613      	mov	r3, r2
 8004928:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b20      	cmp	r3, #32
 8004934:	d140      	bne.n	80049b8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_UART_Receive_IT+0x26>
 800493c:	88fb      	ldrh	r3, [r7, #6]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e039      	b.n	80049ba <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_UART_Receive_IT+0x38>
 8004950:	2302      	movs	r3, #2
 8004952:	e032      	b.n	80049ba <HAL_UART_Receive_IT+0x9e>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	88fa      	ldrh	r2, [r7, #6]
 8004966:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	88fa      	ldrh	r2, [r7, #6]
 800496c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2222      	movs	r2, #34	; 0x22
 8004978:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68da      	ldr	r2, [r3, #12]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004992:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695a      	ldr	r2, [r3, #20]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0220 	orr.w	r2, r2, #32
 80049b2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	e000      	b.n	80049ba <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049b8:	2302      	movs	r3, #2
  }
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	bc80      	pop	{r7}
 80049c2:	4770      	bx	lr

080049c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f003 030f 	and.w	r3, r3, #15
 80049f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10d      	bne.n	8004a16 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	f003 0320 	and.w	r3, r3, #32
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_UART_IRQHandler+0x52>
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f9ce 	bl	8004db0 <UART_Receive_IT>
      return;
 8004a14:	e0cc      	b.n	8004bb0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 80ab 	beq.w	8004b74 <HAL_UART_IRQHandler+0x1b0>
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d105      	bne.n	8004a34 <HAL_UART_IRQHandler+0x70>
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 80a0 	beq.w	8004b74 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00a      	beq.n	8004a54 <HAL_UART_IRQHandler+0x90>
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4c:	f043 0201 	orr.w	r2, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <HAL_UART_IRQHandler+0xb0>
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d005      	beq.n	8004a74 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a6c:	f043 0202 	orr.w	r2, r3, #2
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00a      	beq.n	8004a94 <HAL_UART_IRQHandler+0xd0>
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d005      	beq.n	8004a94 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a8c:	f043 0204 	orr.w	r2, r3, #4
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f003 0308 	and.w	r3, r3, #8
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <HAL_UART_IRQHandler+0xf0>
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aac:	f043 0208 	orr.w	r2, r3, #8
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d078      	beq.n	8004bae <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	f003 0320 	and.w	r3, r3, #32
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d007      	beq.n	8004ad6 <HAL_UART_IRQHandler+0x112>
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d002      	beq.n	8004ad6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f96d 	bl	8004db0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf14      	ite	ne
 8004ae4:	2301      	movne	r3, #1
 8004ae6:	2300      	moveq	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d102      	bne.n	8004afe <HAL_UART_IRQHandler+0x13a>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d031      	beq.n	8004b62 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f8b8 	bl	8004c74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d023      	beq.n	8004b5a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695a      	ldr	r2, [r3, #20]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b20:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d013      	beq.n	8004b52 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2e:	4a22      	ldr	r2, [pc, #136]	; (8004bb8 <HAL_UART_IRQHandler+0x1f4>)
 8004b30:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fd fbd0 	bl	80022dc <HAL_DMA_Abort_IT>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b50:	e00e      	b.n	8004b70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f83b 	bl	8004bce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b58:	e00a      	b.n	8004b70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f837 	bl	8004bce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b60:	e006      	b.n	8004b70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f833 	bl	8004bce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004b6e:	e01e      	b.n	8004bae <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b70:	bf00      	nop
    return;
 8004b72:	e01c      	b.n	8004bae <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d008      	beq.n	8004b90 <HAL_UART_IRQHandler+0x1cc>
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d003      	beq.n	8004b90 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f8a4 	bl	8004cd6 <UART_Transmit_IT>
    return;
 8004b8e:	e00f      	b.n	8004bb0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x1ec>
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 f8eb 	bl	8004d80 <UART_EndTransmit_IT>
    return;
 8004baa:	bf00      	nop
 8004bac:	e000      	b.n	8004bb0 <HAL_UART_IRQHandler+0x1ec>
    return;
 8004bae:	bf00      	nop
  }
}
 8004bb0:	3720      	adds	r7, #32
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	08004caf 	.word	0x08004caf

08004bbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr

08004bce <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bc80      	pop	{r7}
 8004bde:	4770      	bx	lr

08004be0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	4613      	mov	r3, r2
 8004bee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf0:	e02c      	b.n	8004c4c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bf8:	d028      	beq.n	8004c4c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c00:	f7fd fa32 	bl	8002068 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d21d      	bcs.n	8004c4c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68da      	ldr	r2, [r3, #12]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c1e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695a      	ldr	r2, [r3, #20]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e00f      	b.n	8004c6c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	4013      	ands	r3, r2
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	461a      	mov	r2, r3
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d0c3      	beq.n	8004bf2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3710      	adds	r7, #16
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c8a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695a      	ldr	r2, [r3, #20]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0201 	bic.w	r2, r2, #1
 8004c9a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f7ff ff80 	bl	8004bce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b085      	sub	sp, #20
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b21      	cmp	r3, #33	; 0x21
 8004ce8:	d144      	bne.n	8004d74 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf2:	d11a      	bne.n	8004d2a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d08:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d105      	bne.n	8004d1e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	1c9a      	adds	r2, r3, #2
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	621a      	str	r2, [r3, #32]
 8004d1c:	e00e      	b.n	8004d3c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	621a      	str	r2, [r3, #32]
 8004d28:	e008      	b.n	8004d3c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	1c59      	adds	r1, r3, #1
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6211      	str	r1, [r2, #32]
 8004d34:	781a      	ldrb	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	4619      	mov	r1, r3
 8004d4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10f      	bne.n	8004d70 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d70:	2300      	movs	r3, #0
 8004d72:	e000      	b.n	8004d76 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004d74:	2302      	movs	r3, #2
  }
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bc80      	pop	{r7}
 8004d7e:	4770      	bx	lr

08004d80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7ff ff0b 	bl	8004bbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b22      	cmp	r3, #34	; 0x22
 8004dc2:	d171      	bne.n	8004ea8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dcc:	d123      	bne.n	8004e16 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10e      	bne.n	8004dfa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df2:	1c9a      	adds	r2, r3, #2
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	629a      	str	r2, [r3, #40]	; 0x28
 8004df8:	e029      	b.n	8004e4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	629a      	str	r2, [r3, #40]	; 0x28
 8004e14:	e01b      	b.n	8004e4e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10a      	bne.n	8004e34 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	6858      	ldr	r0, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e28:	1c59      	adds	r1, r3, #1
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6291      	str	r1, [r2, #40]	; 0x28
 8004e2e:	b2c2      	uxtb	r2, r0
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	e00c      	b.n	8004e4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e40:	1c58      	adds	r0, r3, #1
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	6288      	str	r0, [r1, #40]	; 0x28
 8004e46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e4a:	b2d2      	uxtb	r2, r2
 8004e4c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d120      	bne.n	8004ea4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68da      	ldr	r2, [r3, #12]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0220 	bic.w	r2, r2, #32
 8004e70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0201 	bic.w	r2, r2, #1
 8004e90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2220      	movs	r2, #32
 8004e96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7fb fffc 	bl	8000e98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e002      	b.n	8004eaa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	e000      	b.n	8004eaa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004ea8:	2302      	movs	r3, #2
  }
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
	...

08004eb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68da      	ldr	r2, [r3, #12]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004eee:	f023 030c 	bic.w	r3, r3, #12
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	68f9      	ldr	r1, [r7, #12]
 8004ef8:	430b      	orrs	r3, r1
 8004efa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a52      	ldr	r2, [pc, #328]	; (8005060 <UART_SetConfig+0x1ac>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d14e      	bne.n	8004fba <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f1c:	f7fe ffba 	bl	8003e94 <HAL_RCC_GetPCLK2Freq>
 8004f20:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	009a      	lsls	r2, r3, #2
 8004f2c:	441a      	add	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f38:	4a4a      	ldr	r2, [pc, #296]	; (8005064 <UART_SetConfig+0x1b0>)
 8004f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3e:	095b      	lsrs	r3, r3, #5
 8004f40:	0119      	lsls	r1, r3, #4
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	4613      	mov	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	009a      	lsls	r2, r3, #2
 8004f4c:	441a      	add	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f58:	4b42      	ldr	r3, [pc, #264]	; (8005064 <UART_SetConfig+0x1b0>)
 8004f5a:	fba3 0302 	umull	r0, r3, r3, r2
 8004f5e:	095b      	lsrs	r3, r3, #5
 8004f60:	2064      	movs	r0, #100	; 0x64
 8004f62:	fb00 f303 	mul.w	r3, r0, r3
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	3332      	adds	r3, #50	; 0x32
 8004f6c:	4a3d      	ldr	r2, [pc, #244]	; (8005064 <UART_SetConfig+0x1b0>)
 8004f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f78:	4419      	add	r1, r3
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4413      	add	r3, r2
 8004f82:	009a      	lsls	r2, r3, #2
 8004f84:	441a      	add	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f90:	4b34      	ldr	r3, [pc, #208]	; (8005064 <UART_SetConfig+0x1b0>)
 8004f92:	fba3 0302 	umull	r0, r3, r3, r2
 8004f96:	095b      	lsrs	r3, r3, #5
 8004f98:	2064      	movs	r0, #100	; 0x64
 8004f9a:	fb00 f303 	mul.w	r3, r0, r3
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	011b      	lsls	r3, r3, #4
 8004fa2:	3332      	adds	r3, #50	; 0x32
 8004fa4:	4a2f      	ldr	r2, [pc, #188]	; (8005064 <UART_SetConfig+0x1b0>)
 8004fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	f003 020f 	and.w	r2, r3, #15
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	440a      	add	r2, r1
 8004fb6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004fb8:	e04d      	b.n	8005056 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fba:	f7fe ff57 	bl	8003e6c <HAL_RCC_GetPCLK1Freq>
 8004fbe:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	009a      	lsls	r2, r3, #2
 8004fca:	441a      	add	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd6:	4a23      	ldr	r2, [pc, #140]	; (8005064 <UART_SetConfig+0x1b0>)
 8004fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fdc:	095b      	lsrs	r3, r3, #5
 8004fde:	0119      	lsls	r1, r3, #4
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	009a      	lsls	r2, r3, #2
 8004fea:	441a      	add	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff6:	4b1b      	ldr	r3, [pc, #108]	; (8005064 <UART_SetConfig+0x1b0>)
 8004ff8:	fba3 0302 	umull	r0, r3, r3, r2
 8004ffc:	095b      	lsrs	r3, r3, #5
 8004ffe:	2064      	movs	r0, #100	; 0x64
 8005000:	fb00 f303 	mul.w	r3, r0, r3
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	3332      	adds	r3, #50	; 0x32
 800500a:	4a16      	ldr	r2, [pc, #88]	; (8005064 <UART_SetConfig+0x1b0>)
 800500c:	fba2 2303 	umull	r2, r3, r2, r3
 8005010:	095b      	lsrs	r3, r3, #5
 8005012:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005016:	4419      	add	r1, r3
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	4613      	mov	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	009a      	lsls	r2, r3, #2
 8005022:	441a      	add	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	fbb2 f2f3 	udiv	r2, r2, r3
 800502e:	4b0d      	ldr	r3, [pc, #52]	; (8005064 <UART_SetConfig+0x1b0>)
 8005030:	fba3 0302 	umull	r0, r3, r3, r2
 8005034:	095b      	lsrs	r3, r3, #5
 8005036:	2064      	movs	r0, #100	; 0x64
 8005038:	fb00 f303 	mul.w	r3, r0, r3
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	011b      	lsls	r3, r3, #4
 8005040:	3332      	adds	r3, #50	; 0x32
 8005042:	4a08      	ldr	r2, [pc, #32]	; (8005064 <UART_SetConfig+0x1b0>)
 8005044:	fba2 2303 	umull	r2, r3, r2, r3
 8005048:	095b      	lsrs	r3, r3, #5
 800504a:	f003 020f 	and.w	r2, r3, #15
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	440a      	add	r2, r1
 8005054:	609a      	str	r2, [r3, #8]
}
 8005056:	bf00      	nop
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	40013800 	.word	0x40013800
 8005064:	51eb851f 	.word	0x51eb851f

08005068 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005068:	b084      	sub	sp, #16
 800506a:	b480      	push	{r7}
 800506c:	b083      	sub	sp, #12
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	f107 0014 	add.w	r0, r7, #20
 8005076:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	bc80      	pop	{r7}
 8005084:	b004      	add	sp, #16
 8005086:	4770      	bx	lr

08005088 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005090:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005094:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800509c:	b29a      	uxth	r2, r3
 800509e:	89fb      	ldrh	r3, [r7, #14]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr

080050b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b085      	sub	sp, #20
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80050be:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80050c2:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	b21a      	sxth	r2, r3
 80050ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80050d2:	43db      	mvns	r3, r3
 80050d4:	b21b      	sxth	r3, r3
 80050d6:	4013      	ands	r3, r2
 80050d8:	b21b      	sxth	r3, r3
 80050da:	b29a      	uxth	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc80      	pop	{r7}
 80050ec:	4770      	bx	lr

080050ee <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	460b      	mov	r3, r1
 80050f8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	bc80      	pop	{r7}
 8005104:	4770      	bx	lr

08005106 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005106:	b084      	sub	sp, #16
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	f107 0014 	add.w	r0, r7, #20
 8005114:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7ff ffa5 	bl	8005088 <USB_EnableGlobalInt>

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800514a:	b004      	add	sp, #16
 800514c:	4770      	bx	lr
	...

08005150 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005150:	b490      	push	{r4, r7}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	881b      	ldrh	r3, [r3, #0]
 800516a:	b29b      	uxth	r3, r3
 800516c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005174:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	78db      	ldrb	r3, [r3, #3]
 800517a:	2b03      	cmp	r3, #3
 800517c:	d819      	bhi.n	80051b2 <USB_ActivateEndpoint+0x62>
 800517e:	a201      	add	r2, pc, #4	; (adr r2, 8005184 <USB_ActivateEndpoint+0x34>)
 8005180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005184:	08005195 	.word	0x08005195
 8005188:	080051a9 	.word	0x080051a9
 800518c:	080051b9 	.word	0x080051b9
 8005190:	0800519f 	.word	0x0800519f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005194:	89bb      	ldrh	r3, [r7, #12]
 8005196:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800519a:	81bb      	strh	r3, [r7, #12]
      break;
 800519c:	e00d      	b.n	80051ba <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800519e:	89bb      	ldrh	r3, [r7, #12]
 80051a0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80051a4:	81bb      	strh	r3, [r7, #12]
      break;
 80051a6:	e008      	b.n	80051ba <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80051a8:	89bb      	ldrh	r3, [r7, #12]
 80051aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051ae:	81bb      	strh	r3, [r7, #12]
      break;
 80051b0:	e003      	b.n	80051ba <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	73fb      	strb	r3, [r7, #15]
      break;
 80051b6:	e000      	b.n	80051ba <USB_ActivateEndpoint+0x6a>
      break;
 80051b8:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	441a      	add	r2, r3
 80051c4:	89bb      	ldrh	r3, [r7, #12]
 80051c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	4313      	orrs	r3, r2
 80051fa:	b29c      	uxth	r4, r3
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	441a      	add	r2, r3
 8005206:	4b8a      	ldr	r3, [pc, #552]	; (8005430 <USB_ActivateEndpoint+0x2e0>)
 8005208:	4323      	orrs	r3, r4
 800520a:	b29b      	uxth	r3, r3
 800520c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	7b1b      	ldrb	r3, [r3, #12]
 8005212:	2b00      	cmp	r3, #0
 8005214:	f040 8112 	bne.w	800543c <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	785b      	ldrb	r3, [r3, #1]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d067      	beq.n	80052f0 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005220:	687c      	ldr	r4, [r7, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005228:	b29b      	uxth	r3, r3
 800522a:	441c      	add	r4, r3
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	4423      	add	r3, r4
 8005234:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005238:	461c      	mov	r4, r3
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	88db      	ldrh	r3, [r3, #6]
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	b29b      	uxth	r3, r3
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	b29b      	uxth	r3, r3
 8005246:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29c      	uxth	r4, r3
 8005256:	4623      	mov	r3, r4
 8005258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525c:	2b00      	cmp	r3, #0
 800525e:	d014      	beq.n	800528a <USB_ActivateEndpoint+0x13a>
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005276:	b29c      	uxth	r4, r3
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	441a      	add	r2, r3
 8005282:	4b6c      	ldr	r3, [pc, #432]	; (8005434 <USB_ActivateEndpoint+0x2e4>)
 8005284:	4323      	orrs	r3, r4
 8005286:	b29b      	uxth	r3, r3
 8005288:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	78db      	ldrb	r3, [r3, #3]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d018      	beq.n	80052c4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	881b      	ldrh	r3, [r3, #0]
 800529e:	b29b      	uxth	r3, r3
 80052a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052a8:	b29c      	uxth	r4, r3
 80052aa:	f084 0320 	eor.w	r3, r4, #32
 80052ae:	b29c      	uxth	r4, r3
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	441a      	add	r2, r3
 80052ba:	4b5d      	ldr	r3, [pc, #372]	; (8005430 <USB_ActivateEndpoint+0x2e0>)
 80052bc:	4323      	orrs	r3, r4
 80052be:	b29b      	uxth	r3, r3
 80052c0:	8013      	strh	r3, [r2, #0]
 80052c2:	e22b      	b.n	800571c <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	4413      	add	r3, r2
 80052ce:	881b      	ldrh	r3, [r3, #0]
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052da:	b29c      	uxth	r4, r3
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	441a      	add	r2, r3
 80052e6:	4b52      	ldr	r3, [pc, #328]	; (8005430 <USB_ActivateEndpoint+0x2e0>)
 80052e8:	4323      	orrs	r3, r4
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	8013      	strh	r3, [r2, #0]
 80052ee:	e215      	b.n	800571c <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80052f0:	687c      	ldr	r4, [r7, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	441c      	add	r4, r3
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	4423      	add	r3, r4
 8005304:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005308:	461c      	mov	r4, r3
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	88db      	ldrh	r3, [r3, #6]
 800530e:	085b      	lsrs	r3, r3, #1
 8005310:	b29b      	uxth	r3, r3
 8005312:	005b      	lsls	r3, r3, #1
 8005314:	b29b      	uxth	r3, r3
 8005316:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005318:	687c      	ldr	r4, [r7, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005320:	b29b      	uxth	r3, r3
 8005322:	441c      	add	r4, r3
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	4423      	add	r3, r4
 800532c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005330:	461c      	mov	r4, r3
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10e      	bne.n	8005358 <USB_ActivateEndpoint+0x208>
 800533a:	8823      	ldrh	r3, [r4, #0]
 800533c:	b29b      	uxth	r3, r3
 800533e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005342:	b29b      	uxth	r3, r3
 8005344:	8023      	strh	r3, [r4, #0]
 8005346:	8823      	ldrh	r3, [r4, #0]
 8005348:	b29b      	uxth	r3, r3
 800534a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800534e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005352:	b29b      	uxth	r3, r3
 8005354:	8023      	strh	r3, [r4, #0]
 8005356:	e02d      	b.n	80053b4 <USB_ActivateEndpoint+0x264>
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	2b3e      	cmp	r3, #62	; 0x3e
 800535e:	d812      	bhi.n	8005386 <USB_ActivateEndpoint+0x236>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	085b      	lsrs	r3, r3, #1
 8005366:	60bb      	str	r3, [r7, #8]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <USB_ActivateEndpoint+0x22a>
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	3301      	adds	r3, #1
 8005378:	60bb      	str	r3, [r7, #8]
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	b29b      	uxth	r3, r3
 800537e:	029b      	lsls	r3, r3, #10
 8005380:	b29b      	uxth	r3, r3
 8005382:	8023      	strh	r3, [r4, #0]
 8005384:	e016      	b.n	80053b4 <USB_ActivateEndpoint+0x264>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	095b      	lsrs	r3, r3, #5
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	f003 031f 	and.w	r3, r3, #31
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <USB_ActivateEndpoint+0x250>
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	3b01      	subs	r3, #1
 800539e:	60bb      	str	r3, [r7, #8]
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	029b      	lsls	r3, r3, #10
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	b29c      	uxth	r4, r3
 80053c2:	4623      	mov	r3, r4
 80053c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d014      	beq.n	80053f6 <USB_ActivateEndpoint+0x2a6>
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053e2:	b29c      	uxth	r4, r3
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	441a      	add	r2, r3
 80053ee:	4b12      	ldr	r3, [pc, #72]	; (8005438 <USB_ActivateEndpoint+0x2e8>)
 80053f0:	4323      	orrs	r3, r4
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	b29b      	uxth	r3, r3
 8005404:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800540c:	b29c      	uxth	r4, r3
 800540e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005412:	b29c      	uxth	r4, r3
 8005414:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005418:	b29c      	uxth	r4, r3
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	441a      	add	r2, r3
 8005424:	4b02      	ldr	r3, [pc, #8]	; (8005430 <USB_ActivateEndpoint+0x2e0>)
 8005426:	4323      	orrs	r3, r4
 8005428:	b29b      	uxth	r3, r3
 800542a:	8013      	strh	r3, [r2, #0]
 800542c:	e176      	b.n	800571c <USB_ActivateEndpoint+0x5cc>
 800542e:	bf00      	nop
 8005430:	ffff8080 	.word	0xffff8080
 8005434:	ffff80c0 	.word	0xffff80c0
 8005438:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	881b      	ldrh	r3, [r3, #0]
 8005448:	b29b      	uxth	r3, r3
 800544a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800544e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005452:	b29c      	uxth	r4, r3
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	441a      	add	r2, r3
 800545e:	4b96      	ldr	r3, [pc, #600]	; (80056b8 <USB_ActivateEndpoint+0x568>)
 8005460:	4323      	orrs	r3, r4
 8005462:	b29b      	uxth	r3, r3
 8005464:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005466:	687c      	ldr	r4, [r7, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800546e:	b29b      	uxth	r3, r3
 8005470:	441c      	add	r4, r3
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	011b      	lsls	r3, r3, #4
 8005478:	4423      	add	r3, r4
 800547a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800547e:	461c      	mov	r4, r3
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	891b      	ldrh	r3, [r3, #8]
 8005484:	085b      	lsrs	r3, r3, #1
 8005486:	b29b      	uxth	r3, r3
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	b29b      	uxth	r3, r3
 800548c:	8023      	strh	r3, [r4, #0]
 800548e:	687c      	ldr	r4, [r7, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005496:	b29b      	uxth	r3, r3
 8005498:	441c      	add	r4, r3
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	4423      	add	r3, r4
 80054a2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80054a6:	461c      	mov	r4, r3
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	895b      	ldrh	r3, [r3, #10]
 80054ac:	085b      	lsrs	r3, r3, #1
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	785b      	ldrb	r3, [r3, #1]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f040 8088 	bne.w	80055d0 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	881b      	ldrh	r3, [r3, #0]
 80054cc:	b29c      	uxth	r4, r3
 80054ce:	4623      	mov	r3, r4
 80054d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d014      	beq.n	8005502 <USB_ActivateEndpoint+0x3b2>
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ee:	b29c      	uxth	r4, r3
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	441a      	add	r2, r3
 80054fa:	4b70      	ldr	r3, [pc, #448]	; (80056bc <USB_ActivateEndpoint+0x56c>)
 80054fc:	4323      	orrs	r3, r4
 80054fe:	b29b      	uxth	r3, r3
 8005500:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	881b      	ldrh	r3, [r3, #0]
 800550e:	b29c      	uxth	r4, r3
 8005510:	4623      	mov	r3, r4
 8005512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005516:	2b00      	cmp	r3, #0
 8005518:	d014      	beq.n	8005544 <USB_ActivateEndpoint+0x3f4>
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800552c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005530:	b29c      	uxth	r4, r3
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	441a      	add	r2, r3
 800553c:	4b60      	ldr	r3, [pc, #384]	; (80056c0 <USB_ActivateEndpoint+0x570>)
 800553e:	4323      	orrs	r3, r4
 8005540:	b29b      	uxth	r3, r3
 8005542:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4413      	add	r3, r2
 800554e:	881b      	ldrh	r3, [r3, #0]
 8005550:	b29b      	uxth	r3, r3
 8005552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555a:	b29c      	uxth	r4, r3
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	441a      	add	r2, r3
 8005566:	4b56      	ldr	r3, [pc, #344]	; (80056c0 <USB_ActivateEndpoint+0x570>)
 8005568:	4323      	orrs	r3, r4
 800556a:	b29b      	uxth	r3, r3
 800556c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	b29b      	uxth	r3, r3
 800557c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005580:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005584:	b29c      	uxth	r4, r3
 8005586:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800558a:	b29c      	uxth	r4, r3
 800558c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005590:	b29c      	uxth	r4, r3
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	441a      	add	r2, r3
 800559c:	4b49      	ldr	r3, [pc, #292]	; (80056c4 <USB_ActivateEndpoint+0x574>)
 800559e:	4323      	orrs	r3, r4
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4413      	add	r3, r2
 80055ae:	881b      	ldrh	r3, [r3, #0]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055ba:	b29c      	uxth	r4, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	441a      	add	r2, r3
 80055c6:	4b3f      	ldr	r3, [pc, #252]	; (80056c4 <USB_ActivateEndpoint+0x574>)
 80055c8:	4323      	orrs	r3, r4
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	8013      	strh	r3, [r2, #0]
 80055ce:	e0a5      	b.n	800571c <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	881b      	ldrh	r3, [r3, #0]
 80055dc:	b29c      	uxth	r4, r3
 80055de:	4623      	mov	r3, r4
 80055e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d014      	beq.n	8005612 <USB_ActivateEndpoint+0x4c2>
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	881b      	ldrh	r3, [r3, #0]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055fe:	b29c      	uxth	r4, r3
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	441a      	add	r2, r3
 800560a:	4b2c      	ldr	r3, [pc, #176]	; (80056bc <USB_ActivateEndpoint+0x56c>)
 800560c:	4323      	orrs	r3, r4
 800560e:	b29b      	uxth	r3, r3
 8005610:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	881b      	ldrh	r3, [r3, #0]
 800561e:	b29c      	uxth	r4, r3
 8005620:	4623      	mov	r3, r4
 8005622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005626:	2b00      	cmp	r3, #0
 8005628:	d014      	beq.n	8005654 <USB_ActivateEndpoint+0x504>
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	4413      	add	r3, r2
 8005634:	881b      	ldrh	r3, [r3, #0]
 8005636:	b29b      	uxth	r3, r3
 8005638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800563c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005640:	b29c      	uxth	r4, r3
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	441a      	add	r2, r3
 800564c:	4b1c      	ldr	r3, [pc, #112]	; (80056c0 <USB_ActivateEndpoint+0x570>)
 800564e:	4323      	orrs	r3, r4
 8005650:	b29b      	uxth	r3, r3
 8005652:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	4413      	add	r3, r2
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	b29b      	uxth	r3, r3
 8005662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800566a:	b29c      	uxth	r4, r3
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	441a      	add	r2, r3
 8005676:	4b11      	ldr	r3, [pc, #68]	; (80056bc <USB_ActivateEndpoint+0x56c>)
 8005678:	4323      	orrs	r3, r4
 800567a:	b29b      	uxth	r3, r3
 800567c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	78db      	ldrb	r3, [r3, #3]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d020      	beq.n	80056c8 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4413      	add	r3, r2
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	b29b      	uxth	r3, r3
 8005694:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005698:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800569c:	b29c      	uxth	r4, r3
 800569e:	f084 0320 	eor.w	r3, r4, #32
 80056a2:	b29c      	uxth	r4, r3
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	441a      	add	r2, r3
 80056ae:	4b05      	ldr	r3, [pc, #20]	; (80056c4 <USB_ActivateEndpoint+0x574>)
 80056b0:	4323      	orrs	r3, r4
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	8013      	strh	r3, [r2, #0]
 80056b6:	e01c      	b.n	80056f2 <USB_ActivateEndpoint+0x5a2>
 80056b8:	ffff8180 	.word	0xffff8180
 80056bc:	ffffc080 	.word	0xffffc080
 80056c0:	ffff80c0 	.word	0xffff80c0
 80056c4:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056de:	b29c      	uxth	r4, r3
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	441a      	add	r2, r3
 80056ea:	4b0f      	ldr	r3, [pc, #60]	; (8005728 <USB_ActivateEndpoint+0x5d8>)
 80056ec:	4323      	orrs	r3, r4
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	881b      	ldrh	r3, [r3, #0]
 80056fe:	b29b      	uxth	r3, r3
 8005700:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005708:	b29c      	uxth	r4, r3
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	441a      	add	r2, r3
 8005714:	4b04      	ldr	r3, [pc, #16]	; (8005728 <USB_ActivateEndpoint+0x5d8>)
 8005716:	4323      	orrs	r3, r4
 8005718:	b29b      	uxth	r3, r3
 800571a:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800571c:	7bfb      	ldrb	r3, [r7, #15]
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bc90      	pop	{r4, r7}
 8005726:	4770      	bx	lr
 8005728:	ffff8080 	.word	0xffff8080

0800572c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800572c:	b490      	push	{r4, r7}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	7b1b      	ldrb	r3, [r3, #12]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d171      	bne.n	8005822 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	785b      	ldrb	r3, [r3, #1]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d036      	beq.n	80057b4 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	b29c      	uxth	r4, r3
 8005754:	4623      	mov	r3, r4
 8005756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575a:	2b00      	cmp	r3, #0
 800575c:	d014      	beq.n	8005788 <USB_DeactivateEndpoint+0x5c>
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	b29b      	uxth	r3, r3
 800576c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005774:	b29c      	uxth	r4, r3
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	441a      	add	r2, r3
 8005780:	4b6b      	ldr	r3, [pc, #428]	; (8005930 <USB_DeactivateEndpoint+0x204>)
 8005782:	4323      	orrs	r3, r4
 8005784:	b29b      	uxth	r3, r3
 8005786:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	881b      	ldrh	r3, [r3, #0]
 8005794:	b29b      	uxth	r3, r3
 8005796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800579a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800579e:	b29c      	uxth	r4, r3
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	441a      	add	r2, r3
 80057aa:	4b62      	ldr	r3, [pc, #392]	; (8005934 <USB_DeactivateEndpoint+0x208>)
 80057ac:	4323      	orrs	r3, r4
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	8013      	strh	r3, [r2, #0]
 80057b2:	e144      	b.n	8005a3e <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4413      	add	r3, r2
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	b29c      	uxth	r4, r3
 80057c2:	4623      	mov	r3, r4
 80057c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d014      	beq.n	80057f6 <USB_DeactivateEndpoint+0xca>
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4413      	add	r3, r2
 80057d6:	881b      	ldrh	r3, [r3, #0]
 80057d8:	b29b      	uxth	r3, r3
 80057da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e2:	b29c      	uxth	r4, r3
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	441a      	add	r2, r3
 80057ee:	4b52      	ldr	r3, [pc, #328]	; (8005938 <USB_DeactivateEndpoint+0x20c>)
 80057f0:	4323      	orrs	r3, r4
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	881b      	ldrh	r3, [r3, #0]
 8005802:	b29b      	uxth	r3, r3
 8005804:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580c:	b29c      	uxth	r4, r3
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	441a      	add	r2, r3
 8005818:	4b46      	ldr	r3, [pc, #280]	; (8005934 <USB_DeactivateEndpoint+0x208>)
 800581a:	4323      	orrs	r3, r4
 800581c:	b29b      	uxth	r3, r3
 800581e:	8013      	strh	r3, [r2, #0]
 8005820:	e10d      	b.n	8005a3e <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	785b      	ldrb	r3, [r3, #1]
 8005826:	2b00      	cmp	r3, #0
 8005828:	f040 8088 	bne.w	800593c <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4413      	add	r3, r2
 8005836:	881b      	ldrh	r3, [r3, #0]
 8005838:	b29c      	uxth	r4, r3
 800583a:	4623      	mov	r3, r4
 800583c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d014      	beq.n	800586e <USB_DeactivateEndpoint+0x142>
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	b29b      	uxth	r3, r3
 8005852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800585a:	b29c      	uxth	r4, r3
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	441a      	add	r2, r3
 8005866:	4b34      	ldr	r3, [pc, #208]	; (8005938 <USB_DeactivateEndpoint+0x20c>)
 8005868:	4323      	orrs	r3, r4
 800586a:	b29b      	uxth	r3, r3
 800586c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	b29c      	uxth	r4, r3
 800587c:	4623      	mov	r3, r4
 800587e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005882:	2b00      	cmp	r3, #0
 8005884:	d014      	beq.n	80058b0 <USB_DeactivateEndpoint+0x184>
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	881b      	ldrh	r3, [r3, #0]
 8005892:	b29b      	uxth	r3, r3
 8005894:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005898:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800589c:	b29c      	uxth	r4, r3
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	441a      	add	r2, r3
 80058a8:	4b21      	ldr	r3, [pc, #132]	; (8005930 <USB_DeactivateEndpoint+0x204>)
 80058aa:	4323      	orrs	r3, r4
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	881b      	ldrh	r3, [r3, #0]
 80058bc:	b29b      	uxth	r3, r3
 80058be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c6:	b29c      	uxth	r4, r3
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	781b      	ldrb	r3, [r3, #0]
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	441a      	add	r2, r3
 80058d2:	4b17      	ldr	r3, [pc, #92]	; (8005930 <USB_DeactivateEndpoint+0x204>)
 80058d4:	4323      	orrs	r3, r4
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	4413      	add	r3, r2
 80058e4:	881b      	ldrh	r3, [r3, #0]
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f0:	b29c      	uxth	r4, r3
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	441a      	add	r2, r3
 80058fc:	4b0d      	ldr	r3, [pc, #52]	; (8005934 <USB_DeactivateEndpoint+0x208>)
 80058fe:	4323      	orrs	r3, r4
 8005900:	b29b      	uxth	r3, r3
 8005902:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	881b      	ldrh	r3, [r3, #0]
 8005910:	b29b      	uxth	r3, r3
 8005912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800591a:	b29c      	uxth	r4, r3
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	441a      	add	r2, r3
 8005926:	4b03      	ldr	r3, [pc, #12]	; (8005934 <USB_DeactivateEndpoint+0x208>)
 8005928:	4323      	orrs	r3, r4
 800592a:	b29b      	uxth	r3, r3
 800592c:	8013      	strh	r3, [r2, #0]
 800592e:	e086      	b.n	8005a3e <USB_DeactivateEndpoint+0x312>
 8005930:	ffff80c0 	.word	0xffff80c0
 8005934:	ffff8080 	.word	0xffff8080
 8005938:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	b29c      	uxth	r4, r3
 800594a:	4623      	mov	r3, r4
 800594c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d014      	beq.n	800597e <USB_DeactivateEndpoint+0x252>
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	4413      	add	r3, r2
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	b29b      	uxth	r3, r3
 8005962:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800596a:	b29c      	uxth	r4, r3
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	441a      	add	r2, r3
 8005976:	4b35      	ldr	r3, [pc, #212]	; (8005a4c <USB_DeactivateEndpoint+0x320>)
 8005978:	4323      	orrs	r3, r4
 800597a:	b29b      	uxth	r3, r3
 800597c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	b29c      	uxth	r4, r3
 800598c:	4623      	mov	r3, r4
 800598e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005992:	2b00      	cmp	r3, #0
 8005994:	d014      	beq.n	80059c0 <USB_DeactivateEndpoint+0x294>
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	881b      	ldrh	r3, [r3, #0]
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ac:	b29c      	uxth	r4, r3
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	441a      	add	r2, r3
 80059b8:	4b25      	ldr	r3, [pc, #148]	; (8005a50 <USB_DeactivateEndpoint+0x324>)
 80059ba:	4323      	orrs	r3, r4
 80059bc:	b29b      	uxth	r3, r3
 80059be:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	4413      	add	r3, r2
 80059ca:	881b      	ldrh	r3, [r3, #0]
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d6:	b29c      	uxth	r4, r3
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	441a      	add	r2, r3
 80059e2:	4b1a      	ldr	r3, [pc, #104]	; (8005a4c <USB_DeactivateEndpoint+0x320>)
 80059e4:	4323      	orrs	r3, r4
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	4413      	add	r3, r2
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a00:	b29c      	uxth	r4, r3
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	441a      	add	r2, r3
 8005a0c:	4b11      	ldr	r3, [pc, #68]	; (8005a54 <USB_DeactivateEndpoint+0x328>)
 8005a0e:	4323      	orrs	r3, r4
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	4413      	add	r3, r2
 8005a1e:	881b      	ldrh	r3, [r3, #0]
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a2a:	b29c      	uxth	r4, r3
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	441a      	add	r2, r3
 8005a36:	4b07      	ldr	r3, [pc, #28]	; (8005a54 <USB_DeactivateEndpoint+0x328>)
 8005a38:	4323      	orrs	r3, r4
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc90      	pop	{r4, r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	ffffc080 	.word	0xffffc080
 8005a50:	ffff80c0 	.word	0xffff80c0
 8005a54:	ffff8080 	.word	0xffff8080

08005a58 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a58:	b590      	push	{r4, r7, lr}
 8005a5a:	b08d      	sub	sp, #52	; 0x34
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	785b      	ldrb	r3, [r3, #1]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	f040 8160 	bne.w	8005d2c <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	699a      	ldr	r2, [r3, #24]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d909      	bls.n	8005a8c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	699a      	ldr	r2, [r3, #24]
 8005a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a84:	1ad2      	subs	r2, r2, r3
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	619a      	str	r2, [r3, #24]
 8005a8a:	e005      	b.n	8005a98 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2200      	movs	r2, #0
 8005a96:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	7b1b      	ldrb	r3, [r3, #12]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d119      	bne.n	8005ad4 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	6959      	ldr	r1, [r3, #20]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	88da      	ldrh	r2, [r3, #6]
 8005aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fba2 	bl	80061f6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005ab2:	687c      	ldr	r4, [r7, #4]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	441c      	add	r4, r3
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	011b      	lsls	r3, r3, #4
 8005ac4:	4423      	add	r3, r4
 8005ac6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005aca:	461c      	mov	r4, r3
 8005acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	8023      	strh	r3, [r4, #0]
 8005ad2:	e10f      	b.n	8005cf4 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	881b      	ldrh	r3, [r3, #0]
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d065      	beq.n	8005bb6 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005aea:	687c      	ldr	r4, [r7, #4]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	785b      	ldrb	r3, [r3, #1]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d148      	bne.n	8005b86 <USB_EPStartXfer+0x12e>
 8005af4:	687c      	ldr	r4, [r7, #4]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	441c      	add	r4, r3
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	4423      	add	r3, r4
 8005b08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005b0c:	461c      	mov	r4, r3
 8005b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10e      	bne.n	8005b32 <USB_EPStartXfer+0xda>
 8005b14:	8823      	ldrh	r3, [r4, #0]
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	8023      	strh	r3, [r4, #0]
 8005b20:	8823      	ldrh	r3, [r4, #0]
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	8023      	strh	r3, [r4, #0]
 8005b30:	e03d      	b.n	8005bae <USB_EPStartXfer+0x156>
 8005b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b34:	2b3e      	cmp	r3, #62	; 0x3e
 8005b36:	d810      	bhi.n	8005b5a <USB_EPStartXfer+0x102>
 8005b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d002      	beq.n	8005b4e <USB_EPStartXfer+0xf6>
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	029b      	lsls	r3, r3, #10
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	8023      	strh	r3, [r4, #0]
 8005b58:	e029      	b.n	8005bae <USB_EPStartXfer+0x156>
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	095b      	lsrs	r3, r3, #5
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b62:	f003 031f 	and.w	r3, r3, #31
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d102      	bne.n	8005b70 <USB_EPStartXfer+0x118>
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	029b      	lsls	r3, r3, #10
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	8023      	strh	r3, [r4, #0]
 8005b84:	e013      	b.n	8005bae <USB_EPStartXfer+0x156>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	785b      	ldrb	r3, [r3, #1]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d10f      	bne.n	8005bae <USB_EPStartXfer+0x156>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	441c      	add	r4, r3
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	4423      	add	r3, r4
 8005ba0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005ba4:	60fb      	str	r3, [r7, #12]
 8005ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	895b      	ldrh	r3, [r3, #10]
 8005bb2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005bb4:	e063      	b.n	8005c7e <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	785b      	ldrb	r3, [r3, #1]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d148      	bne.n	8005c50 <USB_EPStartXfer+0x1f8>
 8005bbe:	687c      	ldr	r4, [r7, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	441c      	add	r4, r3
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	011b      	lsls	r3, r3, #4
 8005bd0:	4423      	add	r3, r4
 8005bd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005bd6:	461c      	mov	r4, r3
 8005bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10e      	bne.n	8005bfc <USB_EPStartXfer+0x1a4>
 8005bde:	8823      	ldrh	r3, [r4, #0]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	8023      	strh	r3, [r4, #0]
 8005bea:	8823      	ldrh	r3, [r4, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	8023      	strh	r3, [r4, #0]
 8005bfa:	e03d      	b.n	8005c78 <USB_EPStartXfer+0x220>
 8005bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfe:	2b3e      	cmp	r3, #62	; 0x3e
 8005c00:	d810      	bhi.n	8005c24 <USB_EPStartXfer+0x1cc>
 8005c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c04:	085b      	lsrs	r3, r3, #1
 8005c06:	623b      	str	r3, [r7, #32]
 8005c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <USB_EPStartXfer+0x1c0>
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	3301      	adds	r3, #1
 8005c16:	623b      	str	r3, [r7, #32]
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	029b      	lsls	r3, r3, #10
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	8023      	strh	r3, [r4, #0]
 8005c22:	e029      	b.n	8005c78 <USB_EPStartXfer+0x220>
 8005c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	623b      	str	r3, [r7, #32]
 8005c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2c:	f003 031f 	and.w	r3, r3, #31
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d102      	bne.n	8005c3a <USB_EPStartXfer+0x1e2>
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	3b01      	subs	r3, #1
 8005c38:	623b      	str	r3, [r7, #32]
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	029b      	lsls	r3, r3, #10
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	8023      	strh	r3, [r4, #0]
 8005c4e:	e013      	b.n	8005c78 <USB_EPStartXfer+0x220>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	785b      	ldrb	r3, [r3, #1]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d10f      	bne.n	8005c78 <USB_EPStartXfer+0x220>
 8005c58:	687c      	ldr	r4, [r7, #4]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	441c      	add	r4, r3
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	4423      	add	r3, r4
 8005c6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c70:	461c      	mov	r4, r3
 8005c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	891b      	ldrh	r3, [r3, #8]
 8005c7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	6959      	ldr	r1, [r3, #20]
 8005c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fab4 	bl	80061f6 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	785b      	ldrb	r3, [r3, #1]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d115      	bne.n	8005cc2 <USB_EPStartXfer+0x26a>
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4413      	add	r3, r2
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cac:	b29c      	uxth	r4, r3
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	441a      	add	r2, r3
 8005cb8:	4b9a      	ldr	r3, [pc, #616]	; (8005f24 <USB_EPStartXfer+0x4cc>)
 8005cba:	4323      	orrs	r3, r4
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	8013      	strh	r3, [r2, #0]
 8005cc0:	e018      	b.n	8005cf4 <USB_EPStartXfer+0x29c>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	785b      	ldrb	r3, [r3, #1]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d114      	bne.n	8005cf4 <USB_EPStartXfer+0x29c>
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce0:	b29c      	uxth	r4, r3
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	441a      	add	r2, r3
 8005cec:	4b8e      	ldr	r3, [pc, #568]	; (8005f28 <USB_EPStartXfer+0x4d0>)
 8005cee:	4323      	orrs	r3, r4
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d0a:	b29c      	uxth	r4, r3
 8005d0c:	f084 0310 	eor.w	r3, r4, #16
 8005d10:	b29c      	uxth	r4, r3
 8005d12:	f084 0320 	eor.w	r3, r4, #32
 8005d16:	b29c      	uxth	r4, r3
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	441a      	add	r2, r3
 8005d22:	4b82      	ldr	r3, [pc, #520]	; (8005f2c <USB_EPStartXfer+0x4d4>)
 8005d24:	4323      	orrs	r3, r4
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	8013      	strh	r3, [r2, #0]
 8005d2a:	e146      	b.n	8005fba <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	699a      	ldr	r2, [r3, #24]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d909      	bls.n	8005d4c <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	699a      	ldr	r2, [r3, #24]
 8005d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d44:	1ad2      	subs	r2, r2, r3
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	619a      	str	r2, [r3, #24]
 8005d4a:	e005      	b.n	8005d58 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2200      	movs	r2, #0
 8005d56:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	7b1b      	ldrb	r3, [r3, #12]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d148      	bne.n	8005df2 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005d60:	687c      	ldr	r4, [r7, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	441c      	add	r4, r3
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	4423      	add	r3, r4
 8005d74:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005d78:	461c      	mov	r4, r3
 8005d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10e      	bne.n	8005d9e <USB_EPStartXfer+0x346>
 8005d80:	8823      	ldrh	r3, [r4, #0]
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	8023      	strh	r3, [r4, #0]
 8005d8c:	8823      	ldrh	r3, [r4, #0]
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	8023      	strh	r3, [r4, #0]
 8005d9c:	e0f2      	b.n	8005f84 <USB_EPStartXfer+0x52c>
 8005d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da0:	2b3e      	cmp	r3, #62	; 0x3e
 8005da2:	d810      	bhi.n	8005dc6 <USB_EPStartXfer+0x36e>
 8005da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da6:	085b      	lsrs	r3, r3, #1
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d002      	beq.n	8005dba <USB_EPStartXfer+0x362>
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	3301      	adds	r3, #1
 8005db8:	61fb      	str	r3, [r7, #28]
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	029b      	lsls	r3, r3, #10
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	8023      	strh	r3, [r4, #0]
 8005dc4:	e0de      	b.n	8005f84 <USB_EPStartXfer+0x52c>
 8005dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc8:	095b      	lsrs	r3, r3, #5
 8005dca:	61fb      	str	r3, [r7, #28]
 8005dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dce:	f003 031f 	and.w	r3, r3, #31
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d102      	bne.n	8005ddc <USB_EPStartXfer+0x384>
 8005dd6:	69fb      	ldr	r3, [r7, #28]
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	61fb      	str	r3, [r7, #28]
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	029b      	lsls	r3, r3, #10
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005de8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	8023      	strh	r3, [r4, #0]
 8005df0:	e0c8      	b.n	8005f84 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	785b      	ldrb	r3, [r3, #1]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d148      	bne.n	8005e8c <USB_EPStartXfer+0x434>
 8005dfa:	687c      	ldr	r4, [r7, #4]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	441c      	add	r4, r3
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	011b      	lsls	r3, r3, #4
 8005e0c:	4423      	add	r3, r4
 8005e0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e12:	461c      	mov	r4, r3
 8005e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10e      	bne.n	8005e38 <USB_EPStartXfer+0x3e0>
 8005e1a:	8823      	ldrh	r3, [r4, #0]
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	8023      	strh	r3, [r4, #0]
 8005e26:	8823      	ldrh	r3, [r4, #0]
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	8023      	strh	r3, [r4, #0]
 8005e36:	e03d      	b.n	8005eb4 <USB_EPStartXfer+0x45c>
 8005e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3a:	2b3e      	cmp	r3, #62	; 0x3e
 8005e3c:	d810      	bhi.n	8005e60 <USB_EPStartXfer+0x408>
 8005e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e40:	085b      	lsrs	r3, r3, #1
 8005e42:	61bb      	str	r3, [r7, #24]
 8005e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <USB_EPStartXfer+0x3fc>
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	3301      	adds	r3, #1
 8005e52:	61bb      	str	r3, [r7, #24]
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	029b      	lsls	r3, r3, #10
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	8023      	strh	r3, [r4, #0]
 8005e5e:	e029      	b.n	8005eb4 <USB_EPStartXfer+0x45c>
 8005e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	61bb      	str	r3, [r7, #24]
 8005e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e68:	f003 031f 	and.w	r3, r3, #31
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d102      	bne.n	8005e76 <USB_EPStartXfer+0x41e>
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	61bb      	str	r3, [r7, #24]
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	029b      	lsls	r3, r3, #10
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	8023      	strh	r3, [r4, #0]
 8005e8a:	e013      	b.n	8005eb4 <USB_EPStartXfer+0x45c>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	785b      	ldrb	r3, [r3, #1]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d10f      	bne.n	8005eb4 <USB_EPStartXfer+0x45c>
 8005e94:	687c      	ldr	r4, [r7, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	441c      	add	r4, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	4423      	add	r3, r4
 8005ea8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005eac:	461c      	mov	r4, r3
 8005eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	8023      	strh	r3, [r4, #0]
 8005eb4:	687c      	ldr	r4, [r7, #4]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	785b      	ldrb	r3, [r3, #1]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d14e      	bne.n	8005f5c <USB_EPStartXfer+0x504>
 8005ebe:	687c      	ldr	r4, [r7, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	441c      	add	r4, r3
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	4423      	add	r3, r4
 8005ed2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005ed6:	461c      	mov	r4, r3
 8005ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10e      	bne.n	8005efc <USB_EPStartXfer+0x4a4>
 8005ede:	8823      	ldrh	r3, [r4, #0]
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	8023      	strh	r3, [r4, #0]
 8005eea:	8823      	ldrh	r3, [r4, #0]
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	8023      	strh	r3, [r4, #0]
 8005efa:	e043      	b.n	8005f84 <USB_EPStartXfer+0x52c>
 8005efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efe:	2b3e      	cmp	r3, #62	; 0x3e
 8005f00:	d816      	bhi.n	8005f30 <USB_EPStartXfer+0x4d8>
 8005f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f04:	085b      	lsrs	r3, r3, #1
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <USB_EPStartXfer+0x4c0>
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	3301      	adds	r3, #1
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	029b      	lsls	r3, r3, #10
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	8023      	strh	r3, [r4, #0]
 8005f22:	e02f      	b.n	8005f84 <USB_EPStartXfer+0x52c>
 8005f24:	ffff80c0 	.word	0xffff80c0
 8005f28:	ffffc080 	.word	0xffffc080
 8005f2c:	ffff8080 	.word	0xffff8080
 8005f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f38:	f003 031f 	and.w	r3, r3, #31
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d102      	bne.n	8005f46 <USB_EPStartXfer+0x4ee>
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	617b      	str	r3, [r7, #20]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	029b      	lsls	r3, r3, #10
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	8023      	strh	r3, [r4, #0]
 8005f5a:	e013      	b.n	8005f84 <USB_EPStartXfer+0x52c>
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	785b      	ldrb	r3, [r3, #1]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d10f      	bne.n	8005f84 <USB_EPStartXfer+0x52c>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	441c      	add	r4, r3
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	011b      	lsls	r3, r3, #4
 8005f74:	4423      	add	r3, r4
 8005f76:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005f7a:	613b      	str	r3, [r7, #16]
 8005f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	881b      	ldrh	r3, [r3, #0]
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9a:	b29c      	uxth	r4, r3
 8005f9c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005fa0:	b29c      	uxth	r4, r3
 8005fa2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005fa6:	b29c      	uxth	r4, r3
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	441a      	add	r2, r3
 8005fb2:	4b04      	ldr	r3, [pc, #16]	; (8005fc4 <USB_EPStartXfer+0x56c>)
 8005fb4:	4323      	orrs	r3, r4
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3734      	adds	r7, #52	; 0x34
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd90      	pop	{r4, r7, pc}
 8005fc4:	ffff8080 	.word	0xffff8080

08005fc8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005fc8:	b490      	push	{r4, r7}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	785b      	ldrb	r3, [r3, #1]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d018      	beq.n	800600c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	4413      	add	r3, r2
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ff0:	b29c      	uxth	r4, r3
 8005ff2:	f084 0310 	eor.w	r3, r4, #16
 8005ff6:	b29c      	uxth	r4, r3
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	441a      	add	r2, r3
 8006002:	4b11      	ldr	r3, [pc, #68]	; (8006048 <USB_EPSetStall+0x80>)
 8006004:	4323      	orrs	r3, r4
 8006006:	b29b      	uxth	r3, r3
 8006008:	8013      	strh	r3, [r2, #0]
 800600a:	e017      	b.n	800603c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	881b      	ldrh	r3, [r3, #0]
 8006018:	b29b      	uxth	r3, r3
 800601a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800601e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006022:	b29c      	uxth	r4, r3
 8006024:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006028:	b29c      	uxth	r4, r3
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	441a      	add	r2, r3
 8006034:	4b04      	ldr	r3, [pc, #16]	; (8006048 <USB_EPSetStall+0x80>)
 8006036:	4323      	orrs	r3, r4
 8006038:	b29b      	uxth	r3, r3
 800603a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bc90      	pop	{r4, r7}
 8006046:	4770      	bx	lr
 8006048:	ffff8080 	.word	0xffff8080

0800604c <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800604c:	b490      	push	{r4, r7}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	7b1b      	ldrb	r3, [r3, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d17d      	bne.n	800615a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	785b      	ldrb	r3, [r3, #1]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d03d      	beq.n	80060e2 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	881b      	ldrh	r3, [r3, #0]
 8006072:	b29c      	uxth	r4, r3
 8006074:	4623      	mov	r3, r4
 8006076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607a:	2b00      	cmp	r3, #0
 800607c:	d014      	beq.n	80060a8 <USB_EPClearStall+0x5c>
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	b29b      	uxth	r3, r3
 800608c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006094:	b29c      	uxth	r4, r3
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	441a      	add	r2, r3
 80060a0:	4b31      	ldr	r3, [pc, #196]	; (8006168 <USB_EPClearStall+0x11c>)
 80060a2:	4323      	orrs	r3, r4
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	78db      	ldrb	r3, [r3, #3]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d054      	beq.n	800615a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	881b      	ldrh	r3, [r3, #0]
 80060bc:	b29b      	uxth	r3, r3
 80060be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060c6:	b29c      	uxth	r4, r3
 80060c8:	f084 0320 	eor.w	r3, r4, #32
 80060cc:	b29c      	uxth	r4, r3
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	441a      	add	r2, r3
 80060d8:	4b24      	ldr	r3, [pc, #144]	; (800616c <USB_EPClearStall+0x120>)
 80060da:	4323      	orrs	r3, r4
 80060dc:	b29b      	uxth	r3, r3
 80060de:	8013      	strh	r3, [r2, #0]
 80060e0:	e03b      	b.n	800615a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	4413      	add	r3, r2
 80060ec:	881b      	ldrh	r3, [r3, #0]
 80060ee:	b29c      	uxth	r4, r3
 80060f0:	4623      	mov	r3, r4
 80060f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d014      	beq.n	8006124 <USB_EPClearStall+0xd8>
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	4413      	add	r3, r2
 8006104:	881b      	ldrh	r3, [r3, #0]
 8006106:	b29b      	uxth	r3, r3
 8006108:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800610c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006110:	b29c      	uxth	r4, r3
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	441a      	add	r2, r3
 800611c:	4b14      	ldr	r3, [pc, #80]	; (8006170 <USB_EPClearStall+0x124>)
 800611e:	4323      	orrs	r3, r4
 8006120:	b29b      	uxth	r3, r3
 8006122:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4413      	add	r3, r2
 800612e:	881b      	ldrh	r3, [r3, #0]
 8006130:	b29b      	uxth	r3, r3
 8006132:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800613a:	b29c      	uxth	r4, r3
 800613c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006140:	b29c      	uxth	r4, r3
 8006142:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006146:	b29c      	uxth	r4, r3
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	441a      	add	r2, r3
 8006152:	4b06      	ldr	r3, [pc, #24]	; (800616c <USB_EPClearStall+0x120>)
 8006154:	4323      	orrs	r3, r4
 8006156:	b29b      	uxth	r3, r3
 8006158:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	3708      	adds	r7, #8
 8006160:	46bd      	mov	sp, r7
 8006162:	bc90      	pop	{r4, r7}
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	ffff80c0 	.word	0xffff80c0
 800616c:	ffff8080 	.word	0xffff8080
 8006170:	ffffc080 	.word	0xffffc080

08006174 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006180:	78fb      	ldrb	r3, [r7, #3]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d103      	bne.n	800618e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2280      	movs	r2, #128	; 0x80
 800618a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr

0800619a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	bc80      	pop	{r7}
 80061c0:	4770      	bx	lr

080061c2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b085      	sub	sp, #20
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80061d4:	68fb      	ldr	r3, [r7, #12]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr

080061e0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bc80      	pop	{r7}
 80061f4:	4770      	bx	lr

080061f6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b08d      	sub	sp, #52	; 0x34
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	60f8      	str	r0, [r7, #12]
 80061fe:	60b9      	str	r1, [r7, #8]
 8006200:	4611      	mov	r1, r2
 8006202:	461a      	mov	r2, r3
 8006204:	460b      	mov	r3, r1
 8006206:	80fb      	strh	r3, [r7, #6]
 8006208:	4613      	mov	r3, r2
 800620a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800620c:	88bb      	ldrh	r3, [r7, #4]
 800620e:	3301      	adds	r3, #1
 8006210:	085b      	lsrs	r3, r3, #1
 8006212:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800621c:	88fb      	ldrh	r3, [r7, #6]
 800621e:	005a      	lsls	r2, r3, #1
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006228:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800622e:	e01e      	b.n	800626e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	3301      	adds	r3, #1
 800623a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	b29b      	uxth	r3, r3
 8006242:	021b      	lsls	r3, r3, #8
 8006244:	b29b      	uxth	r3, r3
 8006246:	461a      	mov	r2, r3
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	4313      	orrs	r3, r2
 800624c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	b29a      	uxth	r2, r3
 8006252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006254:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006258:	3302      	adds	r3, #2
 800625a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800625c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625e:	3302      	adds	r3, #2
 8006260:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	3301      	adds	r3, #1
 8006266:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626a:	3b01      	subs	r3, #1
 800626c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800626e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1dd      	bne.n	8006230 <USB_WritePMA+0x3a>
  }
}
 8006274:	bf00      	nop
 8006276:	3734      	adds	r7, #52	; 0x34
 8006278:	46bd      	mov	sp, r7
 800627a:	bc80      	pop	{r7}
 800627c:	4770      	bx	lr

0800627e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800627e:	b480      	push	{r7}
 8006280:	b08b      	sub	sp, #44	; 0x2c
 8006282:	af00      	add	r7, sp, #0
 8006284:	60f8      	str	r0, [r7, #12]
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	4611      	mov	r1, r2
 800628a:	461a      	mov	r2, r3
 800628c:	460b      	mov	r3, r1
 800628e:	80fb      	strh	r3, [r7, #6]
 8006290:	4613      	mov	r3, r2
 8006292:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006294:	88bb      	ldrh	r3, [r7, #4]
 8006296:	085b      	lsrs	r3, r3, #1
 8006298:	b29b      	uxth	r3, r3
 800629a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80062a4:	88fb      	ldrh	r3, [r7, #6]
 80062a6:	005a      	lsls	r2, r3, #1
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062b0:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	627b      	str	r3, [r7, #36]	; 0x24
 80062b6:	e01b      	b.n	80062f0 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80062b8:	6a3b      	ldr	r3, [r7, #32]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	b29b      	uxth	r3, r3
 80062be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80062c0:	6a3b      	ldr	r3, [r7, #32]
 80062c2:	3302      	adds	r3, #2
 80062c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	3301      	adds	r3, #1
 80062d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	0a1b      	lsrs	r3, r3, #8
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	3301      	adds	r3, #1
 80062e2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	3302      	adds	r3, #2
 80062e8:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80062ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ec:	3b01      	subs	r3, #1
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24
 80062f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e0      	bne.n	80062b8 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80062f6:	88bb      	ldrh	r3, [r7, #4]
 80062f8:	f003 0301 	and.w	r3, r3, #1
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d007      	beq.n	8006312 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	881b      	ldrh	r3, [r3, #0]
 8006306:	b29b      	uxth	r3, r3
 8006308:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	b2da      	uxtb	r2, r3
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	701a      	strb	r2, [r3, #0]
  }
}
 8006312:	bf00      	nop
 8006314:	372c      	adds	r7, #44	; 0x2c
 8006316:	46bd      	mov	sp, r7
 8006318:	bc80      	pop	{r7}
 800631a:	4770      	bx	lr

0800631c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	460b      	mov	r3, r1
 8006326:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	7c1b      	ldrb	r3, [r3, #16]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d115      	bne.n	8006360 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006334:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006338:	2202      	movs	r2, #2
 800633a:	2181      	movs	r1, #129	; 0x81
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f001 fe74 	bl	800802a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800634c:	2202      	movs	r2, #2
 800634e:	2101      	movs	r1, #1
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f001 fe6a 	bl	800802a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800635e:	e012      	b.n	8006386 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006360:	2340      	movs	r3, #64	; 0x40
 8006362:	2202      	movs	r2, #2
 8006364:	2181      	movs	r1, #129	; 0x81
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f001 fe5f 	bl	800802a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006372:	2340      	movs	r3, #64	; 0x40
 8006374:	2202      	movs	r2, #2
 8006376:	2101      	movs	r1, #1
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f001 fe56 	bl	800802a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006386:	2308      	movs	r3, #8
 8006388:	2203      	movs	r2, #3
 800638a:	2182      	movs	r1, #130	; 0x82
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f001 fe4c 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006398:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800639c:	f001 ff66 	bl	800826c <USBD_static_malloc>
 80063a0:	4602      	mov	r2, r0
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d102      	bne.n	80063b8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80063b2:	2301      	movs	r3, #1
 80063b4:	73fb      	strb	r3, [r7, #15]
 80063b6:	e026      	b.n	8006406 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063be:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	7c1b      	ldrb	r3, [r3, #16]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d109      	bne.n	80063f6 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80063e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063ec:	2101      	movs	r1, #1
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f001 ff05 	bl	80081fe <USBD_LL_PrepareReceive>
 80063f4:	e007      	b.n	8006406 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80063fc:	2340      	movs	r3, #64	; 0x40
 80063fe:	2101      	movs	r1, #1
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f001 fefc 	bl	80081fe <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006406:	7bfb      	ldrb	r3, [r7, #15]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3710      	adds	r7, #16
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006420:	2181      	movs	r1, #129	; 0x81
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f001 fe27 	bl	8008076 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800642e:	2101      	movs	r1, #1
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f001 fe20 	bl	8008076 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800643e:	2182      	movs	r1, #130	; 0x82
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f001 fe18 	bl	8008076 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00e      	beq.n	8006474 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006466:	4618      	mov	r0, r3
 8006468:	f001 ff0c 	bl	8008284 <USBD_static_free>
    pdev->pClassData = NULL;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b086      	sub	sp, #24
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
 8006486:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800648e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006494:	2300      	movs	r3, #0
 8006496:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d039      	beq.n	800651c <USBD_CDC_Setup+0x9e>
 80064a8:	2b20      	cmp	r3, #32
 80064aa:	d17c      	bne.n	80065a6 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	88db      	ldrh	r3, [r3, #6]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d029      	beq.n	8006508 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	b25b      	sxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	da11      	bge.n	80064e2 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	683a      	ldr	r2, [r7, #0]
 80064c8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80064ca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	88d2      	ldrh	r2, [r2, #6]
 80064d0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80064d2:	6939      	ldr	r1, [r7, #16]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	88db      	ldrh	r3, [r3, #6]
 80064d8:	461a      	mov	r2, r3
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f001 f9f6 	bl	80078cc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80064e0:	e068      	b.n	80065b4 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	785a      	ldrb	r2, [r3, #1]
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	88db      	ldrh	r3, [r3, #6]
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80064f8:	6939      	ldr	r1, [r7, #16]
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	88db      	ldrh	r3, [r3, #6]
 80064fe:	461a      	mov	r2, r3
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f001 fa11 	bl	8007928 <USBD_CtlPrepareRx>
      break;
 8006506:	e055      	b.n	80065b4 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	683a      	ldr	r2, [r7, #0]
 8006512:	7850      	ldrb	r0, [r2, #1]
 8006514:	2200      	movs	r2, #0
 8006516:	6839      	ldr	r1, [r7, #0]
 8006518:	4798      	blx	r3
      break;
 800651a:	e04b      	b.n	80065b4 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	785b      	ldrb	r3, [r3, #1]
 8006520:	2b0a      	cmp	r3, #10
 8006522:	d017      	beq.n	8006554 <USBD_CDC_Setup+0xd6>
 8006524:	2b0b      	cmp	r3, #11
 8006526:	d029      	beq.n	800657c <USBD_CDC_Setup+0xfe>
 8006528:	2b00      	cmp	r3, #0
 800652a:	d133      	bne.n	8006594 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006532:	2b03      	cmp	r3, #3
 8006534:	d107      	bne.n	8006546 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006536:	f107 030c 	add.w	r3, r7, #12
 800653a:	2202      	movs	r2, #2
 800653c:	4619      	mov	r1, r3
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f001 f9c4 	bl	80078cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006544:	e02e      	b.n	80065a4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8006546:	6839      	ldr	r1, [r7, #0]
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f001 f955 	bl	80077f8 <USBD_CtlError>
            ret = USBD_FAIL;
 800654e:	2302      	movs	r3, #2
 8006550:	75fb      	strb	r3, [r7, #23]
          break;
 8006552:	e027      	b.n	80065a4 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800655a:	2b03      	cmp	r3, #3
 800655c:	d107      	bne.n	800656e <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800655e:	f107 030f 	add.w	r3, r7, #15
 8006562:	2201      	movs	r2, #1
 8006564:	4619      	mov	r1, r3
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f001 f9b0 	bl	80078cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800656c:	e01a      	b.n	80065a4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f001 f941 	bl	80077f8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006576:	2302      	movs	r3, #2
 8006578:	75fb      	strb	r3, [r7, #23]
          break;
 800657a:	e013      	b.n	80065a4 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006582:	2b03      	cmp	r3, #3
 8006584:	d00d      	beq.n	80065a2 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8006586:	6839      	ldr	r1, [r7, #0]
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f001 f935 	bl	80077f8 <USBD_CtlError>
            ret = USBD_FAIL;
 800658e:	2302      	movs	r3, #2
 8006590:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006592:	e006      	b.n	80065a2 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f001 f92e 	bl	80077f8 <USBD_CtlError>
          ret = USBD_FAIL;
 800659c:	2302      	movs	r3, #2
 800659e:	75fb      	strb	r3, [r7, #23]
          break;
 80065a0:	e000      	b.n	80065a4 <USBD_CDC_Setup+0x126>
          break;
 80065a2:	bf00      	nop
      }
      break;
 80065a4:	e006      	b.n	80065b4 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 80065a6:	6839      	ldr	r1, [r7, #0]
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 f925 	bl	80077f8 <USBD_CtlError>
      ret = USBD_FAIL;
 80065ae:	2302      	movs	r3, #2
 80065b0:	75fb      	strb	r3, [r7, #23]
      break;
 80065b2:	bf00      	nop
  }

  return ret;
 80065b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80065be:	b580      	push	{r7, lr}
 80065c0:	b084      	sub	sp, #16
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
 80065c6:	460b      	mov	r3, r1
 80065c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065d0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80065d8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d037      	beq.n	8006654 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80065e4:	78fa      	ldrb	r2, [r7, #3]
 80065e6:	6879      	ldr	r1, [r7, #4]
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	440b      	add	r3, r1
 80065f2:	331c      	adds	r3, #28
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d026      	beq.n	8006648 <USBD_CDC_DataIn+0x8a>
 80065fa:	78fa      	ldrb	r2, [r7, #3]
 80065fc:	6879      	ldr	r1, [r7, #4]
 80065fe:	4613      	mov	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4413      	add	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	440b      	add	r3, r1
 8006608:	331c      	adds	r3, #28
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	78fa      	ldrb	r2, [r7, #3]
 800660e:	68b9      	ldr	r1, [r7, #8]
 8006610:	0152      	lsls	r2, r2, #5
 8006612:	440a      	add	r2, r1
 8006614:	3238      	adds	r2, #56	; 0x38
 8006616:	6812      	ldr	r2, [r2, #0]
 8006618:	fbb3 f1f2 	udiv	r1, r3, r2
 800661c:	fb02 f201 	mul.w	r2, r2, r1
 8006620:	1a9b      	subs	r3, r3, r2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d110      	bne.n	8006648 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006626:	78fa      	ldrb	r2, [r7, #3]
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	4613      	mov	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4413      	add	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	440b      	add	r3, r1
 8006634:	331c      	adds	r3, #28
 8006636:	2200      	movs	r2, #0
 8006638:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800663a:	78f9      	ldrb	r1, [r7, #3]
 800663c:	2300      	movs	r3, #0
 800663e:	2200      	movs	r2, #0
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f001 fdb9 	bl	80081b8 <USBD_LL_Transmit>
 8006646:	e003      	b.n	8006650 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006650:	2300      	movs	r3, #0
 8006652:	e000      	b.n	8006656 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8006654:	2302      	movs	r3, #2
  }
}
 8006656:	4618      	mov	r0, r3
 8006658:	3710      	adds	r7, #16
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b084      	sub	sp, #16
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
 8006666:	460b      	mov	r3, r1
 8006668:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006670:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006672:	78fb      	ldrb	r3, [r7, #3]
 8006674:	4619      	mov	r1, r3
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f001 fde4 	bl	8008244 <USBD_LL_GetRxDataSize>
 800667c:	4602      	mov	r2, r0
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00d      	beq.n	80066aa <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80066a2:	4611      	mov	r1, r2
 80066a4:	4798      	blx	r3

    return USBD_OK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	e000      	b.n	80066ac <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80066aa:	2302      	movs	r3, #2
  }
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066c2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d015      	beq.n	80066fa <USBD_CDC_EP0_RxReady+0x46>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80066d4:	2bff      	cmp	r3, #255	; 0xff
 80066d6:	d010      	beq.n	80066fa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80066e6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80066ee:	b292      	uxth	r2, r2
 80066f0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	22ff      	movs	r2, #255	; 0xff
 80066f6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2243      	movs	r2, #67	; 0x43
 8006710:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006712:	4b03      	ldr	r3, [pc, #12]	; (8006720 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006714:	4618      	mov	r0, r3
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	bc80      	pop	{r7}
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	20000094 	.word	0x20000094

08006724 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2243      	movs	r2, #67	; 0x43
 8006730:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006732:	4b03      	ldr	r3, [pc, #12]	; (8006740 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006734:	4618      	mov	r0, r3
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	bc80      	pop	{r7}
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	20000050 	.word	0x20000050

08006744 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2243      	movs	r2, #67	; 0x43
 8006750:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006752:	4b03      	ldr	r3, [pc, #12]	; (8006760 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006754:	4618      	mov	r0, r3
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	bc80      	pop	{r7}
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	200000d8 	.word	0x200000d8

08006764 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	220a      	movs	r2, #10
 8006770:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006772:	4b03      	ldr	r3, [pc, #12]	; (8006780 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006774:	4618      	mov	r0, r3
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	bc80      	pop	{r7}
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	2000000c 	.word	0x2000000c

08006784 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800678e:	2302      	movs	r3, #2
 8006790:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d005      	beq.n	80067a4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80067a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3714      	adds	r7, #20
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bc80      	pop	{r7}
 80067ae:	4770      	bx	lr

080067b0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	4613      	mov	r3, r2
 80067bc:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067c4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80067ce:	88fa      	ldrh	r2, [r7, #6]
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	371c      	adds	r7, #28
 80067dc:	46bd      	mov	sp, r7
 80067de:	bc80      	pop	{r7}
 80067e0:	4770      	bx	lr

080067e2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b085      	sub	sp, #20
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
 80067ea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067f2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006816:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800681e:	2b00      	cmp	r3, #0
 8006820:	d01c      	beq.n	800685c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006828:	2b00      	cmp	r3, #0
 800682a:	d115      	bne.n	8006858 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2201      	movs	r2, #1
 8006830:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800684a:	b29b      	uxth	r3, r3
 800684c:	2181      	movs	r1, #129	; 0x81
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f001 fcb2 	bl	80081b8 <USBD_LL_Transmit>

      return USBD_OK;
 8006854:	2300      	movs	r3, #0
 8006856:	e002      	b.n	800685e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006858:	2301      	movs	r3, #1
 800685a:	e000      	b.n	800685e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800685c:	2302      	movs	r3, #2
  }
}
 800685e:	4618      	mov	r0, r3
 8006860:	3710      	adds	r7, #16
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b084      	sub	sp, #16
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006874:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d017      	beq.n	80068b0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	7c1b      	ldrb	r3, [r3, #16]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d109      	bne.n	800689c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800688e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006892:	2101      	movs	r1, #1
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f001 fcb2 	bl	80081fe <USBD_LL_PrepareReceive>
 800689a:	e007      	b.n	80068ac <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80068a2:	2340      	movs	r3, #64	; 0x40
 80068a4:	2101      	movs	r1, #1
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f001 fca9 	bl	80081fe <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80068ac:	2300      	movs	r3, #0
 80068ae:	e000      	b.n	80068b2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80068b0:	2302      	movs	r3, #2
  }
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b084      	sub	sp, #16
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	4613      	mov	r3, r2
 80068c6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80068ce:	2302      	movs	r3, #2
 80068d0:	e01a      	b.n	8006908 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d003      	beq.n	80068f2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	79fa      	ldrb	r2, [r7, #7]
 80068fe:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f001 fb1d 	bl	8007f40 <USBD_LL_Init>

  return USBD_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800691a:	2300      	movs	r3, #0
 800691c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d006      	beq.n	8006932 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800692c:	2300      	movs	r3, #0
 800692e:	73fb      	strb	r3, [r7, #15]
 8006930:	e001      	b.n	8006936 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006932:	2302      	movs	r3, #2
 8006934:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006936:	7bfb      	ldrb	r3, [r7, #15]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr

08006942 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b082      	sub	sp, #8
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f001 fb52 	bl	8007ff4 <USBD_LL_Start>

  return USBD_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800695a:	b480      	push	{r7}
 800695c:	b083      	sub	sp, #12
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	bc80      	pop	{r7}
 800696c:	4770      	bx	lr

0800696e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800697a:	2302      	movs	r3, #2
 800697c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00c      	beq.n	80069a2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	78fa      	ldrb	r2, [r7, #3]
 8006992:	4611      	mov	r1, r2
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	4798      	blx	r3
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	78fa      	ldrb	r2, [r7, #3]
 80069c2:	4611      	mov	r1, r2
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	4798      	blx	r3

  return USBD_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b082      	sub	sp, #8
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80069e2:	6839      	ldr	r1, [r7, #0]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 fecb 	bl	8007780 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80069f8:	461a      	mov	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006a06:	f003 031f 	and.w	r3, r3, #31
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d00c      	beq.n	8006a28 <USBD_LL_SetupStage+0x56>
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d302      	bcc.n	8006a18 <USBD_LL_SetupStage+0x46>
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d010      	beq.n	8006a38 <USBD_LL_SetupStage+0x66>
 8006a16:	e017      	b.n	8006a48 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f9cb 	bl	8006dbc <USBD_StdDevReq>
      break;
 8006a26:	e01a      	b.n	8006a5e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006a2e:	4619      	mov	r1, r3
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 fa2d 	bl	8006e90 <USBD_StdItfReq>
      break;
 8006a36:	e012      	b.n	8006a5e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006a3e:	4619      	mov	r1, r3
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fa6b 	bl	8006f1c <USBD_StdEPReq>
      break;
 8006a46:	e00a      	b.n	8006a5e <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006a4e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f001 fb2c 	bl	80080b4 <USBD_LL_StallEP>
      break;
 8006a5c:	bf00      	nop
  }

  return USBD_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b086      	sub	sp, #24
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	460b      	mov	r3, r1
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006a76:	7afb      	ldrb	r3, [r7, #11]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d14b      	bne.n	8006b14 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006a82:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d134      	bne.n	8006af8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d919      	bls.n	8006ace <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	1ad2      	subs	r2, r2, r3
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d203      	bcs.n	8006abc <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	e002      	b.n	8006ac2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 ff4c 	bl	8007964 <USBD_CtlContinueRx>
 8006acc:	e038      	b.n	8006b40 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00a      	beq.n	8006af0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d105      	bne.n	8006af0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 ff49 	bl	8007988 <USBD_CtlSendStatus>
 8006af6:	e023      	b.n	8006b40 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006afe:	2b05      	cmp	r3, #5
 8006b00:	d11e      	bne.n	8006b40 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f001 fad1 	bl	80080b4 <USBD_LL_StallEP>
 8006b12:	e015      	b.n	8006b40 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00d      	beq.n	8006b3c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d108      	bne.n	8006b3c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	7afa      	ldrb	r2, [r7, #11]
 8006b34:	4611      	mov	r1, r2
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	4798      	blx	r3
 8006b3a:	e001      	b.n	8006b40 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e000      	b.n	8006b42 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b086      	sub	sp, #24
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	60f8      	str	r0, [r7, #12]
 8006b52:	460b      	mov	r3, r1
 8006b54:	607a      	str	r2, [r7, #4]
 8006b56:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006b58:	7afb      	ldrb	r3, [r7, #11]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d17f      	bne.n	8006c5e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	3314      	adds	r3, #20
 8006b62:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d15c      	bne.n	8006c28 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	68da      	ldr	r2, [r3, #12]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d915      	bls.n	8006ba6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	68da      	ldr	r2, [r3, #12]
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	1ad2      	subs	r2, r2, r3
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	68f8      	ldr	r0, [r7, #12]
 8006b94:	f000 feb6 	bl	8007904 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006b98:	2300      	movs	r3, #0
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f001 fb2d 	bl	80081fe <USBD_LL_PrepareReceive>
 8006ba4:	e04e      	b.n	8006c44 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	6912      	ldr	r2, [r2, #16]
 8006bae:	fbb3 f1f2 	udiv	r1, r3, r2
 8006bb2:	fb02 f201 	mul.w	r2, r2, r1
 8006bb6:	1a9b      	subs	r3, r3, r2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d11c      	bne.n	8006bf6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d316      	bcc.n	8006bf6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d20f      	bcs.n	8006bf6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	2100      	movs	r1, #0
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 fe92 	bl	8007904 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006be8:	2300      	movs	r3, #0
 8006bea:	2200      	movs	r2, #0
 8006bec:	2100      	movs	r1, #0
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f001 fb05 	bl	80081fe <USBD_LL_PrepareReceive>
 8006bf4:	e026      	b.n	8006c44 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00a      	beq.n	8006c18 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006c08:	2b03      	cmp	r3, #3
 8006c0a:	d105      	bne.n	8006c18 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006c18:	2180      	movs	r1, #128	; 0x80
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f001 fa4a 	bl	80080b4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 fec4 	bl	80079ae <USBD_CtlReceiveStatus>
 8006c26:	e00d      	b.n	8006c44 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006c2e:	2b04      	cmp	r3, #4
 8006c30:	d004      	beq.n	8006c3c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d103      	bne.n	8006c44 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006c3c:	2180      	movs	r1, #128	; 0x80
 8006c3e:	68f8      	ldr	r0, [r7, #12]
 8006c40:	f001 fa38 	bl	80080b4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d11d      	bne.n	8006c8a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f7ff fe83 	bl	800695a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006c5c:	e015      	b.n	8006c8a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00d      	beq.n	8006c86 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006c70:	2b03      	cmp	r3, #3
 8006c72:	d108      	bne.n	8006c86 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	7afa      	ldrb	r2, [r7, #11]
 8006c7e:	4611      	mov	r1, r2
 8006c80:	68f8      	ldr	r0, [r7, #12]
 8006c82:	4798      	blx	r3
 8006c84:	e001      	b.n	8006c8a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006c86:	2302      	movs	r3, #2
 8006c88:	e000      	b.n	8006c8c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3718      	adds	r7, #24
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c9c:	2340      	movs	r3, #64	; 0x40
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f001 f9c1 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2240      	movs	r2, #64	; 0x40
 8006cb4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006cb8:	2340      	movs	r3, #64	; 0x40
 8006cba:	2200      	movs	r2, #0
 8006cbc:	2180      	movs	r1, #128	; 0x80
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f001 f9b3 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2240      	movs	r2, #64	; 0x40
 8006cce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d009      	beq.n	8006d0c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	687a      	ldr	r2, [r7, #4]
 8006d02:	6852      	ldr	r2, [r2, #4]
 8006d04:	b2d2      	uxtb	r2, r2
 8006d06:	4611      	mov	r1, r2
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	4798      	blx	r3
  }

  return USBD_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
 8006d1e:	460b      	mov	r3, r1
 8006d20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	78fa      	ldrb	r2, [r7, #3]
 8006d26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bc80      	pop	{r7}
 8006d32:	4770      	bx	lr

08006d34 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bc80      	pop	{r7}
 8006d5a:	4770      	bx	lr

08006d5c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d6a:	2b04      	cmp	r3, #4
 8006d6c:	d105      	bne.n	8006d7a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bc80      	pop	{r7}
 8006d84:	4770      	bx	lr

08006d86 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b082      	sub	sp, #8
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d94:	2b03      	cmp	r3, #3
 8006d96:	d10b      	bne.n	8006db0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d005      	beq.n	8006db0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006dd2:	2b20      	cmp	r3, #32
 8006dd4:	d004      	beq.n	8006de0 <USBD_StdDevReq+0x24>
 8006dd6:	2b40      	cmp	r3, #64	; 0x40
 8006dd8:	d002      	beq.n	8006de0 <USBD_StdDevReq+0x24>
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d008      	beq.n	8006df0 <USBD_StdDevReq+0x34>
 8006dde:	e04c      	b.n	8006e7a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	4798      	blx	r3
      break;
 8006dee:	e049      	b.n	8006e84 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	785b      	ldrb	r3, [r3, #1]
 8006df4:	2b09      	cmp	r3, #9
 8006df6:	d83a      	bhi.n	8006e6e <USBD_StdDevReq+0xb2>
 8006df8:	a201      	add	r2, pc, #4	; (adr r2, 8006e00 <USBD_StdDevReq+0x44>)
 8006dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfe:	bf00      	nop
 8006e00:	08006e51 	.word	0x08006e51
 8006e04:	08006e65 	.word	0x08006e65
 8006e08:	08006e6f 	.word	0x08006e6f
 8006e0c:	08006e5b 	.word	0x08006e5b
 8006e10:	08006e6f 	.word	0x08006e6f
 8006e14:	08006e33 	.word	0x08006e33
 8006e18:	08006e29 	.word	0x08006e29
 8006e1c:	08006e6f 	.word	0x08006e6f
 8006e20:	08006e47 	.word	0x08006e47
 8006e24:	08006e3d 	.word	0x08006e3d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006e28:	6839      	ldr	r1, [r7, #0]
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f9d4 	bl	80071d8 <USBD_GetDescriptor>
          break;
 8006e30:	e022      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006e32:	6839      	ldr	r1, [r7, #0]
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fb37 	bl	80074a8 <USBD_SetAddress>
          break;
 8006e3a:	e01d      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006e3c:	6839      	ldr	r1, [r7, #0]
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fb74 	bl	800752c <USBD_SetConfig>
          break;
 8006e44:	e018      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006e46:	6839      	ldr	r1, [r7, #0]
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 fbfd 	bl	8007648 <USBD_GetConfig>
          break;
 8006e4e:	e013      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006e50:	6839      	ldr	r1, [r7, #0]
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 fc2c 	bl	80076b0 <USBD_GetStatus>
          break;
 8006e58:	e00e      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 fc5a 	bl	8007716 <USBD_SetFeature>
          break;
 8006e62:	e009      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006e64:	6839      	ldr	r1, [r7, #0]
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fc69 	bl	800773e <USBD_ClrFeature>
          break;
 8006e6c:	e004      	b.n	8006e78 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006e6e:	6839      	ldr	r1, [r7, #0]
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fcc1 	bl	80077f8 <USBD_CtlError>
          break;
 8006e76:	bf00      	nop
      }
      break;
 8006e78:	e004      	b.n	8006e84 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fcbb 	bl	80077f8 <USBD_CtlError>
      break;
 8006e82:	bf00      	nop
  }

  return ret;
 8006e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop

08006e90 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ea6:	2b20      	cmp	r3, #32
 8006ea8:	d003      	beq.n	8006eb2 <USBD_StdItfReq+0x22>
 8006eaa:	2b40      	cmp	r3, #64	; 0x40
 8006eac:	d001      	beq.n	8006eb2 <USBD_StdItfReq+0x22>
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d12a      	bne.n	8006f08 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d81d      	bhi.n	8006efa <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	889b      	ldrh	r3, [r3, #4]
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d813      	bhi.n	8006ef0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	6839      	ldr	r1, [r7, #0]
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	4798      	blx	r3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	88db      	ldrh	r3, [r3, #6]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d110      	bne.n	8006f04 <USBD_StdItfReq+0x74>
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10d      	bne.n	8006f04 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fd4d 	bl	8007988 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006eee:	e009      	b.n	8006f04 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8006ef0:	6839      	ldr	r1, [r7, #0]
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fc80 	bl	80077f8 <USBD_CtlError>
          break;
 8006ef8:	e004      	b.n	8006f04 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8006efa:	6839      	ldr	r1, [r7, #0]
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fc7b 	bl	80077f8 <USBD_CtlError>
          break;
 8006f02:	e000      	b.n	8006f06 <USBD_StdItfReq+0x76>
          break;
 8006f04:	bf00      	nop
      }
      break;
 8006f06:	e004      	b.n	8006f12 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8006f08:	6839      	ldr	r1, [r7, #0]
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 fc74 	bl	80077f8 <USBD_CtlError>
      break;
 8006f10:	bf00      	nop
  }

  return USBD_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	889b      	ldrh	r3, [r3, #4]
 8006f2e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f38:	2b20      	cmp	r3, #32
 8006f3a:	d004      	beq.n	8006f46 <USBD_StdEPReq+0x2a>
 8006f3c:	2b40      	cmp	r3, #64	; 0x40
 8006f3e:	d002      	beq.n	8006f46 <USBD_StdEPReq+0x2a>
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d008      	beq.n	8006f56 <USBD_StdEPReq+0x3a>
 8006f44:	e13d      	b.n	80071c2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	6839      	ldr	r1, [r7, #0]
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	4798      	blx	r3
      break;
 8006f54:	e13a      	b.n	80071cc <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f5e:	2b20      	cmp	r3, #32
 8006f60:	d10a      	bne.n	8006f78 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	4798      	blx	r3
 8006f70:	4603      	mov	r3, r0
 8006f72:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	e12a      	b.n	80071ce <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	785b      	ldrb	r3, [r3, #1]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d03e      	beq.n	8006ffe <USBD_StdEPReq+0xe2>
 8006f80:	2b03      	cmp	r3, #3
 8006f82:	d002      	beq.n	8006f8a <USBD_StdEPReq+0x6e>
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d070      	beq.n	800706a <USBD_StdEPReq+0x14e>
 8006f88:	e115      	b.n	80071b6 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d002      	beq.n	8006f9a <USBD_StdEPReq+0x7e>
 8006f94:	2b03      	cmp	r3, #3
 8006f96:	d015      	beq.n	8006fc4 <USBD_StdEPReq+0xa8>
 8006f98:	e02b      	b.n	8006ff2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f9a:	7bbb      	ldrb	r3, [r7, #14]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00c      	beq.n	8006fba <USBD_StdEPReq+0x9e>
 8006fa0:	7bbb      	ldrb	r3, [r7, #14]
 8006fa2:	2b80      	cmp	r3, #128	; 0x80
 8006fa4:	d009      	beq.n	8006fba <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006fa6:	7bbb      	ldrb	r3, [r7, #14]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f001 f882 	bl	80080b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006fb0:	2180      	movs	r1, #128	; 0x80
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f001 f87e 	bl	80080b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006fb8:	e020      	b.n	8006ffc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8006fba:	6839      	ldr	r1, [r7, #0]
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fc1b 	bl	80077f8 <USBD_CtlError>
              break;
 8006fc2:	e01b      	b.n	8006ffc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	885b      	ldrh	r3, [r3, #2]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10e      	bne.n	8006fea <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006fcc:	7bbb      	ldrb	r3, [r7, #14]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <USBD_StdEPReq+0xce>
 8006fd2:	7bbb      	ldrb	r3, [r7, #14]
 8006fd4:	2b80      	cmp	r3, #128	; 0x80
 8006fd6:	d008      	beq.n	8006fea <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	88db      	ldrh	r3, [r3, #6]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d104      	bne.n	8006fea <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006fe0:	7bbb      	ldrb	r3, [r7, #14]
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f001 f865 	bl	80080b4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fccc 	bl	8007988 <USBD_CtlSendStatus>

              break;
 8006ff0:	e004      	b.n	8006ffc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8006ff2:	6839      	ldr	r1, [r7, #0]
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fbff 	bl	80077f8 <USBD_CtlError>
              break;
 8006ffa:	bf00      	nop
          }
          break;
 8006ffc:	e0e0      	b.n	80071c0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007004:	2b02      	cmp	r3, #2
 8007006:	d002      	beq.n	800700e <USBD_StdEPReq+0xf2>
 8007008:	2b03      	cmp	r3, #3
 800700a:	d015      	beq.n	8007038 <USBD_StdEPReq+0x11c>
 800700c:	e026      	b.n	800705c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800700e:	7bbb      	ldrb	r3, [r7, #14]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00c      	beq.n	800702e <USBD_StdEPReq+0x112>
 8007014:	7bbb      	ldrb	r3, [r7, #14]
 8007016:	2b80      	cmp	r3, #128	; 0x80
 8007018:	d009      	beq.n	800702e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800701a:	7bbb      	ldrb	r3, [r7, #14]
 800701c:	4619      	mov	r1, r3
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f001 f848 	bl	80080b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007024:	2180      	movs	r1, #128	; 0x80
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f001 f844 	bl	80080b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800702c:	e01c      	b.n	8007068 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800702e:	6839      	ldr	r1, [r7, #0]
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 fbe1 	bl	80077f8 <USBD_CtlError>
              break;
 8007036:	e017      	b.n	8007068 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	885b      	ldrh	r3, [r3, #2]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d112      	bne.n	8007066 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007040:	7bbb      	ldrb	r3, [r7, #14]
 8007042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007046:	2b00      	cmp	r3, #0
 8007048:	d004      	beq.n	8007054 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800704a:	7bbb      	ldrb	r3, [r7, #14]
 800704c:	4619      	mov	r1, r3
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f001 f84f 	bl	80080f2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 fc97 	bl	8007988 <USBD_CtlSendStatus>
              }
              break;
 800705a:	e004      	b.n	8007066 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800705c:	6839      	ldr	r1, [r7, #0]
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fbca 	bl	80077f8 <USBD_CtlError>
              break;
 8007064:	e000      	b.n	8007068 <USBD_StdEPReq+0x14c>
              break;
 8007066:	bf00      	nop
          }
          break;
 8007068:	e0aa      	b.n	80071c0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007070:	2b02      	cmp	r3, #2
 8007072:	d002      	beq.n	800707a <USBD_StdEPReq+0x15e>
 8007074:	2b03      	cmp	r3, #3
 8007076:	d032      	beq.n	80070de <USBD_StdEPReq+0x1c2>
 8007078:	e097      	b.n	80071aa <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800707a:	7bbb      	ldrb	r3, [r7, #14]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d007      	beq.n	8007090 <USBD_StdEPReq+0x174>
 8007080:	7bbb      	ldrb	r3, [r7, #14]
 8007082:	2b80      	cmp	r3, #128	; 0x80
 8007084:	d004      	beq.n	8007090 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8007086:	6839      	ldr	r1, [r7, #0]
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 fbb5 	bl	80077f8 <USBD_CtlError>
                break;
 800708e:	e091      	b.n	80071b4 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007090:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007094:	2b00      	cmp	r3, #0
 8007096:	da0b      	bge.n	80070b0 <USBD_StdEPReq+0x194>
 8007098:	7bbb      	ldrb	r3, [r7, #14]
 800709a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	3310      	adds	r3, #16
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	4413      	add	r3, r2
 80070ac:	3304      	adds	r3, #4
 80070ae:	e00b      	b.n	80070c8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070b0:	7bbb      	ldrb	r3, [r7, #14]
 80070b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070b6:	4613      	mov	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	3304      	adds	r3, #4
 80070c8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	2200      	movs	r2, #0
 80070ce:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	2202      	movs	r2, #2
 80070d4:	4619      	mov	r1, r3
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 fbf8 	bl	80078cc <USBD_CtlSendData>
              break;
 80070dc:	e06a      	b.n	80071b4 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80070de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	da11      	bge.n	800710a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	f003 020f 	and.w	r2, r3, #15
 80070ec:	6879      	ldr	r1, [r7, #4]
 80070ee:	4613      	mov	r3, r2
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	440b      	add	r3, r1
 80070f8:	3318      	adds	r3, #24
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d117      	bne.n	8007130 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8007100:	6839      	ldr	r1, [r7, #0]
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 fb78 	bl	80077f8 <USBD_CtlError>
                  break;
 8007108:	e054      	b.n	80071b4 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800710a:	7bbb      	ldrb	r3, [r7, #14]
 800710c:	f003 020f 	and.w	r2, r3, #15
 8007110:	6879      	ldr	r1, [r7, #4]
 8007112:	4613      	mov	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	4413      	add	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	440b      	add	r3, r1
 800711c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d104      	bne.n	8007130 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8007126:	6839      	ldr	r1, [r7, #0]
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fb65 	bl	80077f8 <USBD_CtlError>
                  break;
 800712e:	e041      	b.n	80071b4 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007130:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007134:	2b00      	cmp	r3, #0
 8007136:	da0b      	bge.n	8007150 <USBD_StdEPReq+0x234>
 8007138:	7bbb      	ldrb	r3, [r7, #14]
 800713a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800713e:	4613      	mov	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4413      	add	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	3310      	adds	r3, #16
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	4413      	add	r3, r2
 800714c:	3304      	adds	r3, #4
 800714e:	e00b      	b.n	8007168 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007150:	7bbb      	ldrb	r3, [r7, #14]
 8007152:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007156:	4613      	mov	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	4413      	add	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	4413      	add	r3, r2
 8007166:	3304      	adds	r3, #4
 8007168:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800716a:	7bbb      	ldrb	r3, [r7, #14]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d002      	beq.n	8007176 <USBD_StdEPReq+0x25a>
 8007170:	7bbb      	ldrb	r3, [r7, #14]
 8007172:	2b80      	cmp	r3, #128	; 0x80
 8007174:	d103      	bne.n	800717e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	e00e      	b.n	800719c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800717e:	7bbb      	ldrb	r3, [r7, #14]
 8007180:	4619      	mov	r1, r3
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 ffd4 	bl	8008130 <USBD_LL_IsStallEP>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d003      	beq.n	8007196 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2201      	movs	r2, #1
 8007192:	601a      	str	r2, [r3, #0]
 8007194:	e002      	b.n	800719c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2200      	movs	r2, #0
 800719a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2202      	movs	r2, #2
 80071a0:	4619      	mov	r1, r3
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fb92 	bl	80078cc <USBD_CtlSendData>
              break;
 80071a8:	e004      	b.n	80071b4 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 80071aa:	6839      	ldr	r1, [r7, #0]
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fb23 	bl	80077f8 <USBD_CtlError>
              break;
 80071b2:	bf00      	nop
          }
          break;
 80071b4:	e004      	b.n	80071c0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fb1d 	bl	80077f8 <USBD_CtlError>
          break;
 80071be:	bf00      	nop
      }
      break;
 80071c0:	e004      	b.n	80071cc <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80071c2:	6839      	ldr	r1, [r7, #0]
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fb17 	bl	80077f8 <USBD_CtlError>
      break;
 80071ca:	bf00      	nop
  }

  return ret;
 80071cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
	...

080071d8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80071e2:	2300      	movs	r3, #0
 80071e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80071e6:	2300      	movs	r3, #0
 80071e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	885b      	ldrh	r3, [r3, #2]
 80071f2:	0a1b      	lsrs	r3, r3, #8
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	3b01      	subs	r3, #1
 80071f8:	2b06      	cmp	r3, #6
 80071fa:	f200 8128 	bhi.w	800744e <USBD_GetDescriptor+0x276>
 80071fe:	a201      	add	r2, pc, #4	; (adr r2, 8007204 <USBD_GetDescriptor+0x2c>)
 8007200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007204:	08007221 	.word	0x08007221
 8007208:	08007239 	.word	0x08007239
 800720c:	08007279 	.word	0x08007279
 8007210:	0800744f 	.word	0x0800744f
 8007214:	0800744f 	.word	0x0800744f
 8007218:	080073ef 	.word	0x080073ef
 800721c:	0800741b 	.word	0x0800741b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	7c12      	ldrb	r2, [r2, #16]
 800722c:	f107 0108 	add.w	r1, r7, #8
 8007230:	4610      	mov	r0, r2
 8007232:	4798      	blx	r3
 8007234:	60f8      	str	r0, [r7, #12]
      break;
 8007236:	e112      	b.n	800745e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	7c1b      	ldrb	r3, [r3, #16]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10d      	bne.n	800725c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007248:	f107 0208 	add.w	r2, r7, #8
 800724c:	4610      	mov	r0, r2
 800724e:	4798      	blx	r3
 8007250:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	3301      	adds	r3, #1
 8007256:	2202      	movs	r2, #2
 8007258:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800725a:	e100      	b.n	800745e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007264:	f107 0208 	add.w	r2, r7, #8
 8007268:	4610      	mov	r0, r2
 800726a:	4798      	blx	r3
 800726c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	3301      	adds	r3, #1
 8007272:	2202      	movs	r2, #2
 8007274:	701a      	strb	r2, [r3, #0]
      break;
 8007276:	e0f2      	b.n	800745e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	885b      	ldrh	r3, [r3, #2]
 800727c:	b2db      	uxtb	r3, r3
 800727e:	2b05      	cmp	r3, #5
 8007280:	f200 80ac 	bhi.w	80073dc <USBD_GetDescriptor+0x204>
 8007284:	a201      	add	r2, pc, #4	; (adr r2, 800728c <USBD_GetDescriptor+0xb4>)
 8007286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800728a:	bf00      	nop
 800728c:	080072a5 	.word	0x080072a5
 8007290:	080072d9 	.word	0x080072d9
 8007294:	0800730d 	.word	0x0800730d
 8007298:	08007341 	.word	0x08007341
 800729c:	08007375 	.word	0x08007375
 80072a0:	080073a9 	.word	0x080073a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00b      	beq.n	80072c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	7c12      	ldrb	r2, [r2, #16]
 80072bc:	f107 0108 	add.w	r1, r7, #8
 80072c0:	4610      	mov	r0, r2
 80072c2:	4798      	blx	r3
 80072c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072c6:	e091      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80072c8:	6839      	ldr	r1, [r7, #0]
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fa94 	bl	80077f8 <USBD_CtlError>
            err++;
 80072d0:	7afb      	ldrb	r3, [r7, #11]
 80072d2:	3301      	adds	r3, #1
 80072d4:	72fb      	strb	r3, [r7, #11]
          break;
 80072d6:	e089      	b.n	80073ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00b      	beq.n	80072fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	7c12      	ldrb	r2, [r2, #16]
 80072f0:	f107 0108 	add.w	r1, r7, #8
 80072f4:	4610      	mov	r0, r2
 80072f6:	4798      	blx	r3
 80072f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072fa:	e077      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80072fc:	6839      	ldr	r1, [r7, #0]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fa7a 	bl	80077f8 <USBD_CtlError>
            err++;
 8007304:	7afb      	ldrb	r3, [r7, #11]
 8007306:	3301      	adds	r3, #1
 8007308:	72fb      	strb	r3, [r7, #11]
          break;
 800730a:	e06f      	b.n	80073ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d00b      	beq.n	8007330 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	7c12      	ldrb	r2, [r2, #16]
 8007324:	f107 0108 	add.w	r1, r7, #8
 8007328:	4610      	mov	r0, r2
 800732a:	4798      	blx	r3
 800732c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800732e:	e05d      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007330:	6839      	ldr	r1, [r7, #0]
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 fa60 	bl	80077f8 <USBD_CtlError>
            err++;
 8007338:	7afb      	ldrb	r3, [r7, #11]
 800733a:	3301      	adds	r3, #1
 800733c:	72fb      	strb	r3, [r7, #11]
          break;
 800733e:	e055      	b.n	80073ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00b      	beq.n	8007364 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	7c12      	ldrb	r2, [r2, #16]
 8007358:	f107 0108 	add.w	r1, r7, #8
 800735c:	4610      	mov	r0, r2
 800735e:	4798      	blx	r3
 8007360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007362:	e043      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007364:	6839      	ldr	r1, [r7, #0]
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 fa46 	bl	80077f8 <USBD_CtlError>
            err++;
 800736c:	7afb      	ldrb	r3, [r7, #11]
 800736e:	3301      	adds	r3, #1
 8007370:	72fb      	strb	r3, [r7, #11]
          break;
 8007372:	e03b      	b.n	80073ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800737a:	695b      	ldr	r3, [r3, #20]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00b      	beq.n	8007398 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	7c12      	ldrb	r2, [r2, #16]
 800738c:	f107 0108 	add.w	r1, r7, #8
 8007390:	4610      	mov	r0, r2
 8007392:	4798      	blx	r3
 8007394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007396:	e029      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 fa2c 	bl	80077f8 <USBD_CtlError>
            err++;
 80073a0:	7afb      	ldrb	r3, [r7, #11]
 80073a2:	3301      	adds	r3, #1
 80073a4:	72fb      	strb	r3, [r7, #11]
          break;
 80073a6:	e021      	b.n	80073ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00b      	beq.n	80073cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	7c12      	ldrb	r2, [r2, #16]
 80073c0:	f107 0108 	add.w	r1, r7, #8
 80073c4:	4610      	mov	r0, r2
 80073c6:	4798      	blx	r3
 80073c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073ca:	e00f      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80073cc:	6839      	ldr	r1, [r7, #0]
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fa12 	bl	80077f8 <USBD_CtlError>
            err++;
 80073d4:	7afb      	ldrb	r3, [r7, #11]
 80073d6:	3301      	adds	r3, #1
 80073d8:	72fb      	strb	r3, [r7, #11]
          break;
 80073da:	e007      	b.n	80073ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80073dc:	6839      	ldr	r1, [r7, #0]
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 fa0a 	bl	80077f8 <USBD_CtlError>
          err++;
 80073e4:	7afb      	ldrb	r3, [r7, #11]
 80073e6:	3301      	adds	r3, #1
 80073e8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80073ea:	e038      	b.n	800745e <USBD_GetDescriptor+0x286>
 80073ec:	e037      	b.n	800745e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	7c1b      	ldrb	r3, [r3, #16]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d109      	bne.n	800740a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073fe:	f107 0208 	add.w	r2, r7, #8
 8007402:	4610      	mov	r0, r2
 8007404:	4798      	blx	r3
 8007406:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007408:	e029      	b.n	800745e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800740a:	6839      	ldr	r1, [r7, #0]
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f9f3 	bl	80077f8 <USBD_CtlError>
        err++;
 8007412:	7afb      	ldrb	r3, [r7, #11]
 8007414:	3301      	adds	r3, #1
 8007416:	72fb      	strb	r3, [r7, #11]
      break;
 8007418:	e021      	b.n	800745e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	7c1b      	ldrb	r3, [r3, #16]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10d      	bne.n	800743e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800742a:	f107 0208 	add.w	r2, r7, #8
 800742e:	4610      	mov	r0, r2
 8007430:	4798      	blx	r3
 8007432:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3301      	adds	r3, #1
 8007438:	2207      	movs	r2, #7
 800743a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800743c:	e00f      	b.n	800745e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800743e:	6839      	ldr	r1, [r7, #0]
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f9d9 	bl	80077f8 <USBD_CtlError>
        err++;
 8007446:	7afb      	ldrb	r3, [r7, #11]
 8007448:	3301      	adds	r3, #1
 800744a:	72fb      	strb	r3, [r7, #11]
      break;
 800744c:	e007      	b.n	800745e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800744e:	6839      	ldr	r1, [r7, #0]
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 f9d1 	bl	80077f8 <USBD_CtlError>
      err++;
 8007456:	7afb      	ldrb	r3, [r7, #11]
 8007458:	3301      	adds	r3, #1
 800745a:	72fb      	strb	r3, [r7, #11]
      break;
 800745c:	bf00      	nop
  }

  if (err != 0U)
 800745e:	7afb      	ldrb	r3, [r7, #11]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d11c      	bne.n	800749e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007464:	893b      	ldrh	r3, [r7, #8]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d011      	beq.n	800748e <USBD_GetDescriptor+0x2b6>
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	88db      	ldrh	r3, [r3, #6]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00d      	beq.n	800748e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	88da      	ldrh	r2, [r3, #6]
 8007476:	893b      	ldrh	r3, [r7, #8]
 8007478:	4293      	cmp	r3, r2
 800747a:	bf28      	it	cs
 800747c:	4613      	movcs	r3, r2
 800747e:	b29b      	uxth	r3, r3
 8007480:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007482:	893b      	ldrh	r3, [r7, #8]
 8007484:	461a      	mov	r2, r3
 8007486:	68f9      	ldr	r1, [r7, #12]
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fa1f 	bl	80078cc <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	88db      	ldrh	r3, [r3, #6]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d104      	bne.n	80074a0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 fa76 	bl	8007988 <USBD_CtlSendStatus>
 800749c:	e000      	b.n	80074a0 <USBD_GetDescriptor+0x2c8>
    return;
 800749e:	bf00      	nop
    }
  }
}
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop

080074a8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	889b      	ldrh	r3, [r3, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d130      	bne.n	800751c <USBD_SetAddress+0x74>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	88db      	ldrh	r3, [r3, #6]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d12c      	bne.n	800751c <USBD_SetAddress+0x74>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	885b      	ldrh	r3, [r3, #2]
 80074c6:	2b7f      	cmp	r3, #127	; 0x7f
 80074c8:	d828      	bhi.n	800751c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	885b      	ldrh	r3, [r3, #2]
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074dc:	2b03      	cmp	r3, #3
 80074de:	d104      	bne.n	80074ea <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80074e0:	6839      	ldr	r1, [r7, #0]
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f988 	bl	80077f8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074e8:	e01c      	b.n	8007524 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	7bfa      	ldrb	r2, [r7, #15]
 80074ee:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80074f2:	7bfb      	ldrb	r3, [r7, #15]
 80074f4:	4619      	mov	r1, r3
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fe3f 	bl	800817a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 fa43 	bl	8007988 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007502:	7bfb      	ldrb	r3, [r7, #15]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d004      	beq.n	8007512 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2202      	movs	r2, #2
 800750c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007510:	e008      	b.n	8007524 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800751a:	e003      	b.n	8007524 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800751c:	6839      	ldr	r1, [r7, #0]
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 f96a 	bl	80077f8 <USBD_CtlError>
  }
}
 8007524:	bf00      	nop
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	885b      	ldrh	r3, [r3, #2]
 800753a:	b2da      	uxtb	r2, r3
 800753c:	4b41      	ldr	r3, [pc, #260]	; (8007644 <USBD_SetConfig+0x118>)
 800753e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007540:	4b40      	ldr	r3, [pc, #256]	; (8007644 <USBD_SetConfig+0x118>)
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d904      	bls.n	8007552 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007548:	6839      	ldr	r1, [r7, #0]
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 f954 	bl	80077f8 <USBD_CtlError>
 8007550:	e075      	b.n	800763e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007558:	2b02      	cmp	r3, #2
 800755a:	d002      	beq.n	8007562 <USBD_SetConfig+0x36>
 800755c:	2b03      	cmp	r3, #3
 800755e:	d023      	beq.n	80075a8 <USBD_SetConfig+0x7c>
 8007560:	e062      	b.n	8007628 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007562:	4b38      	ldr	r3, [pc, #224]	; (8007644 <USBD_SetConfig+0x118>)
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d01a      	beq.n	80075a0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800756a:	4b36      	ldr	r3, [pc, #216]	; (8007644 <USBD_SetConfig+0x118>)
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	461a      	mov	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2203      	movs	r2, #3
 8007578:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800757c:	4b31      	ldr	r3, [pc, #196]	; (8007644 <USBD_SetConfig+0x118>)
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	4619      	mov	r1, r3
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff f9f3 	bl	800696e <USBD_SetClassConfig>
 8007588:	4603      	mov	r3, r0
 800758a:	2b02      	cmp	r3, #2
 800758c:	d104      	bne.n	8007598 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f931 	bl	80077f8 <USBD_CtlError>
            return;
 8007596:	e052      	b.n	800763e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 f9f5 	bl	8007988 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800759e:	e04e      	b.n	800763e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 f9f1 	bl	8007988 <USBD_CtlSendStatus>
        break;
 80075a6:	e04a      	b.n	800763e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80075a8:	4b26      	ldr	r3, [pc, #152]	; (8007644 <USBD_SetConfig+0x118>)
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d112      	bne.n	80075d6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80075b8:	4b22      	ldr	r3, [pc, #136]	; (8007644 <USBD_SetConfig+0x118>)
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	461a      	mov	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80075c2:	4b20      	ldr	r3, [pc, #128]	; (8007644 <USBD_SetConfig+0x118>)
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	4619      	mov	r1, r3
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f7ff f9ef 	bl	80069ac <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f9da 	bl	8007988 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80075d4:	e033      	b.n	800763e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80075d6:	4b1b      	ldr	r3, [pc, #108]	; (8007644 <USBD_SetConfig+0x118>)
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d01d      	beq.n	8007620 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	4619      	mov	r1, r3
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7ff f9dd 	bl	80069ac <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80075f2:	4b14      	ldr	r3, [pc, #80]	; (8007644 <USBD_SetConfig+0x118>)
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80075fc:	4b11      	ldr	r3, [pc, #68]	; (8007644 <USBD_SetConfig+0x118>)
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	4619      	mov	r1, r3
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7ff f9b3 	bl	800696e <USBD_SetClassConfig>
 8007608:	4603      	mov	r3, r0
 800760a:	2b02      	cmp	r3, #2
 800760c:	d104      	bne.n	8007618 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800760e:	6839      	ldr	r1, [r7, #0]
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 f8f1 	bl	80077f8 <USBD_CtlError>
            return;
 8007616:	e012      	b.n	800763e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 f9b5 	bl	8007988 <USBD_CtlSendStatus>
        break;
 800761e:	e00e      	b.n	800763e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f9b1 	bl	8007988 <USBD_CtlSendStatus>
        break;
 8007626:	e00a      	b.n	800763e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f8e4 	bl	80077f8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007630:	4b04      	ldr	r3, [pc, #16]	; (8007644 <USBD_SetConfig+0x118>)
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	4619      	mov	r1, r3
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f7ff f9b8 	bl	80069ac <USBD_ClrClassConfig>
        break;
 800763c:	bf00      	nop
    }
  }
}
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20000370 	.word	0x20000370

08007648 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	88db      	ldrh	r3, [r3, #6]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d004      	beq.n	8007664 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800765a:	6839      	ldr	r1, [r7, #0]
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 f8cb 	bl	80077f8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007662:	e021      	b.n	80076a8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800766a:	2b01      	cmp	r3, #1
 800766c:	db17      	blt.n	800769e <USBD_GetConfig+0x56>
 800766e:	2b02      	cmp	r3, #2
 8007670:	dd02      	ble.n	8007678 <USBD_GetConfig+0x30>
 8007672:	2b03      	cmp	r3, #3
 8007674:	d00b      	beq.n	800768e <USBD_GetConfig+0x46>
 8007676:	e012      	b.n	800769e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3308      	adds	r3, #8
 8007682:	2201      	movs	r2, #1
 8007684:	4619      	mov	r1, r3
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f920 	bl	80078cc <USBD_CtlSendData>
        break;
 800768c:	e00c      	b.n	80076a8 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	3304      	adds	r3, #4
 8007692:	2201      	movs	r2, #1
 8007694:	4619      	mov	r1, r3
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f918 	bl	80078cc <USBD_CtlSendData>
        break;
 800769c:	e004      	b.n	80076a8 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800769e:	6839      	ldr	r1, [r7, #0]
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f8a9 	bl	80077f8 <USBD_CtlError>
        break;
 80076a6:	bf00      	nop
}
 80076a8:	bf00      	nop
 80076aa:	3708      	adds	r7, #8
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c0:	3b01      	subs	r3, #1
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d81e      	bhi.n	8007704 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	88db      	ldrh	r3, [r3, #6]
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d004      	beq.n	80076d8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 f891 	bl	80077f8 <USBD_CtlError>
        break;
 80076d6:	e01a      	b.n	800770e <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d005      	beq.n	80076f4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f043 0202 	orr.w	r2, r3, #2
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	330c      	adds	r3, #12
 80076f8:	2202      	movs	r2, #2
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f8e5 	bl	80078cc <USBD_CtlSendData>
      break;
 8007702:	e004      	b.n	800770e <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007704:	6839      	ldr	r1, [r7, #0]
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f876 	bl	80077f8 <USBD_CtlError>
      break;
 800770c:	bf00      	nop
  }
}
 800770e:	bf00      	nop
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b082      	sub	sp, #8
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
 800771e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	885b      	ldrh	r3, [r3, #2]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d106      	bne.n	8007736 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f929 	bl	8007988 <USBD_CtlSendStatus>
  }
}
 8007736:	bf00      	nop
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b082      	sub	sp, #8
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
 8007746:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800774e:	3b01      	subs	r3, #1
 8007750:	2b02      	cmp	r3, #2
 8007752:	d80b      	bhi.n	800776c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	885b      	ldrh	r3, [r3, #2]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d10c      	bne.n	8007776 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f90f 	bl	8007988 <USBD_CtlSendStatus>
      }
      break;
 800776a:	e004      	b.n	8007776 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800776c:	6839      	ldr	r1, [r7, #0]
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 f842 	bl	80077f8 <USBD_CtlError>
      break;
 8007774:	e000      	b.n	8007778 <USBD_ClrFeature+0x3a>
      break;
 8007776:	bf00      	nop
  }
}
 8007778:	bf00      	nop
 800777a:	3708      	adds	r7, #8
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	781a      	ldrb	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	785a      	ldrb	r2, [r3, #1]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	3302      	adds	r3, #2
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	3303      	adds	r3, #3
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	021b      	lsls	r3, r3, #8
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	4413      	add	r3, r2
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	3304      	adds	r3, #4
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	b29a      	uxth	r2, r3
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	3305      	adds	r3, #5
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	021b      	lsls	r3, r3, #8
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	4413      	add	r3, r2
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	3306      	adds	r3, #6
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	b29a      	uxth	r2, r3
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	3307      	adds	r3, #7
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	021b      	lsls	r3, r3, #8
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4413      	add	r3, r2
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	80da      	strh	r2, [r3, #6]

}
 80077ee:	bf00      	nop
 80077f0:	370c      	adds	r7, #12
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bc80      	pop	{r7}
 80077f6:	4770      	bx	lr

080077f8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007802:	2180      	movs	r1, #128	; 0x80
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 fc55 	bl	80080b4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800780a:	2100      	movs	r1, #0
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 fc51 	bl	80080b4 <USBD_LL_StallEP>
}
 8007812:	bf00      	nop
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b086      	sub	sp, #24
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d032      	beq.n	8007896 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007830:	68f8      	ldr	r0, [r7, #12]
 8007832:	f000 f834 	bl	800789e <USBD_GetLen>
 8007836:	4603      	mov	r3, r0
 8007838:	3301      	adds	r3, #1
 800783a:	b29b      	uxth	r3, r3
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	b29a      	uxth	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007844:	7dfb      	ldrb	r3, [r7, #23]
 8007846:	1c5a      	adds	r2, r3, #1
 8007848:	75fa      	strb	r2, [r7, #23]
 800784a:	461a      	mov	r2, r3
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4413      	add	r3, r2
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	7812      	ldrb	r2, [r2, #0]
 8007854:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007856:	7dfb      	ldrb	r3, [r7, #23]
 8007858:	1c5a      	adds	r2, r3, #1
 800785a:	75fa      	strb	r2, [r7, #23]
 800785c:	461a      	mov	r2, r3
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	4413      	add	r3, r2
 8007862:	2203      	movs	r2, #3
 8007864:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007866:	e012      	b.n	800788e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	60fa      	str	r2, [r7, #12]
 800786e:	7dfa      	ldrb	r2, [r7, #23]
 8007870:	1c51      	adds	r1, r2, #1
 8007872:	75f9      	strb	r1, [r7, #23]
 8007874:	4611      	mov	r1, r2
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	440a      	add	r2, r1
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800787e:	7dfb      	ldrb	r3, [r7, #23]
 8007880:	1c5a      	adds	r2, r3, #1
 8007882:	75fa      	strb	r2, [r7, #23]
 8007884:	461a      	mov	r2, r3
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	4413      	add	r3, r2
 800788a:	2200      	movs	r2, #0
 800788c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1e8      	bne.n	8007868 <USBD_GetString+0x4e>
    }
  }
}
 8007896:	bf00      	nop
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800789e:	b480      	push	{r7}
 80078a0:	b085      	sub	sp, #20
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80078aa:	e005      	b.n	80078b8 <USBD_GetLen+0x1a>
  {
    len++;
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
 80078ae:	3301      	adds	r3, #1
 80078b0:	73fb      	strb	r3, [r7, #15]
    buf++;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	3301      	adds	r3, #1
 80078b6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1f5      	bne.n	80078ac <USBD_GetLen+0xe>
  }

  return len;
 80078c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr

080078cc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	4613      	mov	r3, r2
 80078d8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2202      	movs	r2, #2
 80078de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80078e2:	88fa      	ldrh	r2, [r7, #6]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80078e8:	88fa      	ldrh	r2, [r7, #6]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80078ee:	88fb      	ldrh	r3, [r7, #6]
 80078f0:	68ba      	ldr	r2, [r7, #8]
 80078f2:	2100      	movs	r1, #0
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 fc5f 	bl	80081b8 <USBD_LL_Transmit>

  return USBD_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	4613      	mov	r3, r2
 8007910:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007912:	88fb      	ldrh	r3, [r7, #6]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	2100      	movs	r1, #0
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f000 fc4d 	bl	80081b8 <USBD_LL_Transmit>

  return USBD_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	4613      	mov	r3, r2
 8007934:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2203      	movs	r2, #3
 800793a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800793e:	88fa      	ldrh	r2, [r7, #6]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007946:	88fa      	ldrh	r2, [r7, #6]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800794e:	88fb      	ldrh	r3, [r7, #6]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	2100      	movs	r1, #0
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 fc52 	bl	80081fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3710      	adds	r7, #16
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	4613      	mov	r3, r2
 8007970:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007972:	88fb      	ldrh	r3, [r7, #6]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	2100      	movs	r1, #0
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 fc40 	bl	80081fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2204      	movs	r2, #4
 8007994:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007998:	2300      	movs	r3, #0
 800799a:	2200      	movs	r2, #0
 800799c:	2100      	movs	r1, #0
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 fc0a 	bl	80081b8 <USBD_LL_Transmit>

  return USBD_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b082      	sub	sp, #8
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2205      	movs	r2, #5
 80079ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079be:	2300      	movs	r3, #0
 80079c0:	2200      	movs	r2, #0
 80079c2:	2100      	movs	r1, #0
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 fc1a 	bl	80081fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3708      	adds	r7, #8
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80079d8:	2200      	movs	r2, #0
 80079da:	4912      	ldr	r1, [pc, #72]	; (8007a24 <MX_USB_DEVICE_Init+0x50>)
 80079dc:	4812      	ldr	r0, [pc, #72]	; (8007a28 <MX_USB_DEVICE_Init+0x54>)
 80079de:	f7fe ff6c 	bl	80068ba <USBD_Init>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d001      	beq.n	80079ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80079e8:	f7f9 fe98 	bl	800171c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80079ec:	490f      	ldr	r1, [pc, #60]	; (8007a2c <MX_USB_DEVICE_Init+0x58>)
 80079ee:	480e      	ldr	r0, [pc, #56]	; (8007a28 <MX_USB_DEVICE_Init+0x54>)
 80079f0:	f7fe ff8e 	bl	8006910 <USBD_RegisterClass>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80079fa:	f7f9 fe8f 	bl	800171c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80079fe:	490c      	ldr	r1, [pc, #48]	; (8007a30 <MX_USB_DEVICE_Init+0x5c>)
 8007a00:	4809      	ldr	r0, [pc, #36]	; (8007a28 <MX_USB_DEVICE_Init+0x54>)
 8007a02:	f7fe febf 	bl	8006784 <USBD_CDC_RegisterInterface>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d001      	beq.n	8007a10 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007a0c:	f7f9 fe86 	bl	800171c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007a10:	4805      	ldr	r0, [pc, #20]	; (8007a28 <MX_USB_DEVICE_Init+0x54>)
 8007a12:	f7fe ff96 	bl	8006942 <USBD_Start>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007a1c:	f7f9 fe7e 	bl	800171c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007a20:	bf00      	nop
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	2000012c 	.word	0x2000012c
 8007a28:	20000cd4 	.word	0x20000cd4
 8007a2c:	20000018 	.word	0x20000018
 8007a30:	2000011c 	.word	0x2000011c

08007a34 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007a38:	2200      	movs	r2, #0
 8007a3a:	4905      	ldr	r1, [pc, #20]	; (8007a50 <CDC_Init_FS+0x1c>)
 8007a3c:	4805      	ldr	r0, [pc, #20]	; (8007a54 <CDC_Init_FS+0x20>)
 8007a3e:	f7fe feb7 	bl	80067b0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007a42:	4905      	ldr	r1, [pc, #20]	; (8007a58 <CDC_Init_FS+0x24>)
 8007a44:	4803      	ldr	r0, [pc, #12]	; (8007a54 <CDC_Init_FS+0x20>)
 8007a46:	f7fe fecc 	bl	80067e2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007a4a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	20001380 	.word	0x20001380
 8007a54:	20000cd4 	.word	0x20000cd4
 8007a58:	20000f98 	.word	0x20000f98

08007a5c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007a60:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr
	...

08007a6c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	6039      	str	r1, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	2b23      	cmp	r3, #35	; 0x23
 8007a80:	d84a      	bhi.n	8007b18 <CDC_Control_FS+0xac>
 8007a82:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <CDC_Control_FS+0x1c>)
 8007a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a88:	08007b19 	.word	0x08007b19
 8007a8c:	08007b19 	.word	0x08007b19
 8007a90:	08007b19 	.word	0x08007b19
 8007a94:	08007b19 	.word	0x08007b19
 8007a98:	08007b19 	.word	0x08007b19
 8007a9c:	08007b19 	.word	0x08007b19
 8007aa0:	08007b19 	.word	0x08007b19
 8007aa4:	08007b19 	.word	0x08007b19
 8007aa8:	08007b19 	.word	0x08007b19
 8007aac:	08007b19 	.word	0x08007b19
 8007ab0:	08007b19 	.word	0x08007b19
 8007ab4:	08007b19 	.word	0x08007b19
 8007ab8:	08007b19 	.word	0x08007b19
 8007abc:	08007b19 	.word	0x08007b19
 8007ac0:	08007b19 	.word	0x08007b19
 8007ac4:	08007b19 	.word	0x08007b19
 8007ac8:	08007b19 	.word	0x08007b19
 8007acc:	08007b19 	.word	0x08007b19
 8007ad0:	08007b19 	.word	0x08007b19
 8007ad4:	08007b19 	.word	0x08007b19
 8007ad8:	08007b19 	.word	0x08007b19
 8007adc:	08007b19 	.word	0x08007b19
 8007ae0:	08007b19 	.word	0x08007b19
 8007ae4:	08007b19 	.word	0x08007b19
 8007ae8:	08007b19 	.word	0x08007b19
 8007aec:	08007b19 	.word	0x08007b19
 8007af0:	08007b19 	.word	0x08007b19
 8007af4:	08007b19 	.word	0x08007b19
 8007af8:	08007b19 	.word	0x08007b19
 8007afc:	08007b19 	.word	0x08007b19
 8007b00:	08007b19 	.word	0x08007b19
 8007b04:	08007b19 	.word	0x08007b19
 8007b08:	08007b19 	.word	0x08007b19
 8007b0c:	08007b19 	.word	0x08007b19
 8007b10:	08007b19 	.word	0x08007b19
 8007b14:	08007b19 	.word	0x08007b19
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007b18:	bf00      	nop
  }

  return (USBD_OK);
 8007b1a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bc80      	pop	{r7}
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop

08007b28 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  apiSetInstruction((char *)Buf);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7f9 f82c 	bl	8000b90 <apiSetInstruction>
  CDC_Transmit_FS(":", 1);
 8007b38:	2101      	movs	r1, #1
 8007b3a:	4807      	ldr	r0, [pc, #28]	; (8007b58 <CDC_Receive_FS+0x30>)
 8007b3c:	f000 f810 	bl	8007b60 <CDC_Transmit_FS>

//	char response[20];
//	apiDoInstruction((char *)Buf, response);
//	CDC_Transmit_FS((uint8_t *)response, strlen(response));

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007b40:	6879      	ldr	r1, [r7, #4]
 8007b42:	4806      	ldr	r0, [pc, #24]	; (8007b5c <CDC_Receive_FS+0x34>)
 8007b44:	f7fe fe4d 	bl	80067e2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007b48:	4804      	ldr	r0, [pc, #16]	; (8007b5c <CDC_Receive_FS+0x34>)
 8007b4a:	f7fe fe8c 	bl	8006866 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007b4e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	0800a8a8 	.word	0x0800a8a8
 8007b5c:	20000cd4 	.word	0x20000cd4

08007b60 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	460b      	mov	r3, r1
 8007b6a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */


  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007b70:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <CDC_Transmit_FS+0x48>)
 8007b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b76:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e00b      	b.n	8007b9e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007b86:	887b      	ldrh	r3, [r7, #2]
 8007b88:	461a      	mov	r2, r3
 8007b8a:	6879      	ldr	r1, [r7, #4]
 8007b8c:	4806      	ldr	r0, [pc, #24]	; (8007ba8 <CDC_Transmit_FS+0x48>)
 8007b8e:	f7fe fe0f 	bl	80067b0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007b92:	4805      	ldr	r0, [pc, #20]	; (8007ba8 <CDC_Transmit_FS+0x48>)
 8007b94:	f7fe fe38 	bl	8006808 <USBD_CDC_TransmitPacket>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20000cd4 	.word	0x20000cd4

08007bac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	6039      	str	r1, [r7, #0]
 8007bb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	2212      	movs	r2, #18
 8007bbc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007bbe:	4b03      	ldr	r3, [pc, #12]	; (8007bcc <USBD_FS_DeviceDescriptor+0x20>)
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bc80      	pop	{r7}
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	20000148 	.word	0x20000148

08007bd0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	6039      	str	r1, [r7, #0]
 8007bda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	2204      	movs	r2, #4
 8007be0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007be2:	4b03      	ldr	r3, [pc, #12]	; (8007bf0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bc80      	pop	{r7}
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	2000015c 	.word	0x2000015c

08007bf4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	6039      	str	r1, [r7, #0]
 8007bfe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d105      	bne.n	8007c12 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	4907      	ldr	r1, [pc, #28]	; (8007c28 <USBD_FS_ProductStrDescriptor+0x34>)
 8007c0a:	4808      	ldr	r0, [pc, #32]	; (8007c2c <USBD_FS_ProductStrDescriptor+0x38>)
 8007c0c:	f7ff fe05 	bl	800781a <USBD_GetString>
 8007c10:	e004      	b.n	8007c1c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	4904      	ldr	r1, [pc, #16]	; (8007c28 <USBD_FS_ProductStrDescriptor+0x34>)
 8007c16:	4805      	ldr	r0, [pc, #20]	; (8007c2c <USBD_FS_ProductStrDescriptor+0x38>)
 8007c18:	f7ff fdff 	bl	800781a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c1c:	4b02      	ldr	r3, [pc, #8]	; (8007c28 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	20001768 	.word	0x20001768
 8007c2c:	0800a8ac 	.word	0x0800a8ac

08007c30 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	4603      	mov	r3, r0
 8007c38:	6039      	str	r1, [r7, #0]
 8007c3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	4904      	ldr	r1, [pc, #16]	; (8007c50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007c40:	4804      	ldr	r0, [pc, #16]	; (8007c54 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007c42:	f7ff fdea 	bl	800781a <USBD_GetString>
  return USBD_StrDesc;
 8007c46:	4b02      	ldr	r3, [pc, #8]	; (8007c50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3708      	adds	r7, #8
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20001768 	.word	0x20001768
 8007c54:	0800a8c4 	.word	0x0800a8c4

08007c58 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	4603      	mov	r3, r0
 8007c60:	6039      	str	r1, [r7, #0]
 8007c62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	221a      	movs	r2, #26
 8007c68:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007c6a:	f000 f843 	bl	8007cf4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007c6e:	4b02      	ldr	r3, [pc, #8]	; (8007c78 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000160 	.word	0x20000160

08007c7c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	6039      	str	r1, [r7, #0]
 8007c86:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007c88:	79fb      	ldrb	r3, [r7, #7]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d105      	bne.n	8007c9a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c8e:	683a      	ldr	r2, [r7, #0]
 8007c90:	4907      	ldr	r1, [pc, #28]	; (8007cb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007c92:	4808      	ldr	r0, [pc, #32]	; (8007cb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007c94:	f7ff fdc1 	bl	800781a <USBD_GetString>
 8007c98:	e004      	b.n	8007ca4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	4904      	ldr	r1, [pc, #16]	; (8007cb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007c9e:	4805      	ldr	r0, [pc, #20]	; (8007cb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007ca0:	f7ff fdbb 	bl	800781a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ca4:	4b02      	ldr	r3, [pc, #8]	; (8007cb0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	20001768 	.word	0x20001768
 8007cb4:	0800a8d8 	.word	0x0800a8d8

08007cb8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	6039      	str	r1, [r7, #0]
 8007cc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007cc4:	79fb      	ldrb	r3, [r7, #7]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d105      	bne.n	8007cd6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	4907      	ldr	r1, [pc, #28]	; (8007cec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007cce:	4808      	ldr	r0, [pc, #32]	; (8007cf0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007cd0:	f7ff fda3 	bl	800781a <USBD_GetString>
 8007cd4:	e004      	b.n	8007ce0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007cd6:	683a      	ldr	r2, [r7, #0]
 8007cd8:	4904      	ldr	r1, [pc, #16]	; (8007cec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007cda:	4805      	ldr	r0, [pc, #20]	; (8007cf0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007cdc:	f7ff fd9d 	bl	800781a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ce0:	4b02      	ldr	r3, [pc, #8]	; (8007cec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	20001768 	.word	0x20001768
 8007cf0:	0800a8e4 	.word	0x0800a8e4

08007cf4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007cfa:	4b0f      	ldr	r3, [pc, #60]	; (8007d38 <Get_SerialNum+0x44>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007d00:	4b0e      	ldr	r3, [pc, #56]	; (8007d3c <Get_SerialNum+0x48>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007d06:	4b0e      	ldr	r3, [pc, #56]	; (8007d40 <Get_SerialNum+0x4c>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4413      	add	r3, r2
 8007d12:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d009      	beq.n	8007d2e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007d1a:	2208      	movs	r2, #8
 8007d1c:	4909      	ldr	r1, [pc, #36]	; (8007d44 <Get_SerialNum+0x50>)
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 f814 	bl	8007d4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007d24:	2204      	movs	r2, #4
 8007d26:	4908      	ldr	r1, [pc, #32]	; (8007d48 <Get_SerialNum+0x54>)
 8007d28:	68b8      	ldr	r0, [r7, #8]
 8007d2a:	f000 f80f 	bl	8007d4c <IntToUnicode>
  }
}
 8007d2e:	bf00      	nop
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	1ffff7e8 	.word	0x1ffff7e8
 8007d3c:	1ffff7ec 	.word	0x1ffff7ec
 8007d40:	1ffff7f0 	.word	0x1ffff7f0
 8007d44:	20000162 	.word	0x20000162
 8007d48:	20000172 	.word	0x20000172

08007d4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b087      	sub	sp, #28
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	4613      	mov	r3, r2
 8007d58:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007d5e:	2300      	movs	r3, #0
 8007d60:	75fb      	strb	r3, [r7, #23]
 8007d62:	e027      	b.n	8007db4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	0f1b      	lsrs	r3, r3, #28
 8007d68:	2b09      	cmp	r3, #9
 8007d6a:	d80b      	bhi.n	8007d84 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	0f1b      	lsrs	r3, r3, #28
 8007d70:	b2da      	uxtb	r2, r3
 8007d72:	7dfb      	ldrb	r3, [r7, #23]
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	4619      	mov	r1, r3
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	440b      	add	r3, r1
 8007d7c:	3230      	adds	r2, #48	; 0x30
 8007d7e:	b2d2      	uxtb	r2, r2
 8007d80:	701a      	strb	r2, [r3, #0]
 8007d82:	e00a      	b.n	8007d9a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	0f1b      	lsrs	r3, r3, #28
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	7dfb      	ldrb	r3, [r7, #23]
 8007d8c:	005b      	lsls	r3, r3, #1
 8007d8e:	4619      	mov	r1, r3
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	440b      	add	r3, r1
 8007d94:	3237      	adds	r2, #55	; 0x37
 8007d96:	b2d2      	uxtb	r2, r2
 8007d98:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	011b      	lsls	r3, r3, #4
 8007d9e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007da0:	7dfb      	ldrb	r3, [r7, #23]
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	3301      	adds	r3, #1
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	4413      	add	r3, r2
 8007daa:	2200      	movs	r2, #0
 8007dac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007dae:	7dfb      	ldrb	r3, [r7, #23]
 8007db0:	3301      	adds	r3, #1
 8007db2:	75fb      	strb	r3, [r7, #23]
 8007db4:	7dfa      	ldrb	r2, [r7, #23]
 8007db6:	79fb      	ldrb	r3, [r7, #7]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d3d3      	bcc.n	8007d64 <IntToUnicode+0x18>
  }
}
 8007dbc:	bf00      	nop
 8007dbe:	371c      	adds	r7, #28
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bc80      	pop	{r7}
 8007dc4:	4770      	bx	lr
	...

08007dc8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a0d      	ldr	r2, [pc, #52]	; (8007e0c <HAL_PCD_MspInit+0x44>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d113      	bne.n	8007e02 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007dda:	4b0d      	ldr	r3, [pc, #52]	; (8007e10 <HAL_PCD_MspInit+0x48>)
 8007ddc:	69db      	ldr	r3, [r3, #28]
 8007dde:	4a0c      	ldr	r2, [pc, #48]	; (8007e10 <HAL_PCD_MspInit+0x48>)
 8007de0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007de4:	61d3      	str	r3, [r2, #28]
 8007de6:	4b0a      	ldr	r3, [pc, #40]	; (8007e10 <HAL_PCD_MspInit+0x48>)
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dee:	60fb      	str	r3, [r7, #12]
 8007df0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007df2:	2200      	movs	r2, #0
 8007df4:	2100      	movs	r1, #0
 8007df6:	2014      	movs	r0, #20
 8007df8:	f7fa fa39 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007dfc:	2014      	movs	r0, #20
 8007dfe:	f7fa fa52 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007e02:	bf00      	nop
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	40005c00 	.word	0x40005c00
 8007e10:	40021000 	.word	0x40021000

08007e14 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007e28:	4619      	mov	r1, r3
 8007e2a:	4610      	mov	r0, r2
 8007e2c:	f7fe fdd1 	bl	80069d2 <USBD_LL_SetupStage>
}
 8007e30:	bf00      	nop
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	460b      	mov	r3, r1
 8007e42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8007e4a:	78fb      	ldrb	r3, [r7, #3]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	015b      	lsls	r3, r3, #5
 8007e50:	4413      	add	r3, r2
 8007e52:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	78fb      	ldrb	r3, [r7, #3]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	f7fe fe04 	bl	8006a68 <USBD_LL_DataOutStage>
}
 8007e60:	bf00      	nop
 8007e62:	3708      	adds	r7, #8
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8007e7a:	78fb      	ldrb	r3, [r7, #3]
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	015b      	lsls	r3, r3, #5
 8007e80:	4413      	add	r3, r2
 8007e82:	333c      	adds	r3, #60	; 0x3c
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	78fb      	ldrb	r3, [r7, #3]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	f7fe fe5e 	bl	8006b4a <USBD_LL_DataInStage>
}
 8007e8e:	bf00      	nop
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b082      	sub	sp, #8
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7fe ff6e 	bl	8006d86 <USBD_LL_SOF>
}
 8007eaa:	bf00      	nop
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b084      	sub	sp, #16
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d001      	beq.n	8007eca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007ec6:	f7f9 fc29 	bl	800171c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007ed0:	7bfa      	ldrb	r2, [r7, #15]
 8007ed2:	4611      	mov	r1, r2
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe ff1e 	bl	8006d16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7fe fed7 	bl	8006c94 <USBD_LL_Reset>
}
 8007ee6:	bf00      	nop
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
	...

08007ef0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007efe:	4618      	mov	r0, r3
 8007f00:	f7fe ff18 	bl	8006d34 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f0c:	4b04      	ldr	r3, [pc, #16]	; (8007f20 <HAL_PCD_SuspendCallback+0x30>)
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	4a03      	ldr	r2, [pc, #12]	; (8007f20 <HAL_PCD_SuspendCallback+0x30>)
 8007f12:	f043 0306 	orr.w	r3, r3, #6
 8007f16:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007f18:	bf00      	nop
 8007f1a:	3708      	adds	r7, #8
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	e000ed00 	.word	0xe000ed00

08007f24 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe ff12 	bl	8006d5c <USBD_LL_Resume>
}
 8007f38:	bf00      	nop
 8007f3a:	3708      	adds	r7, #8
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007f48:	4a28      	ldr	r2, [pc, #160]	; (8007fec <USBD_LL_Init+0xac>)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a26      	ldr	r2, [pc, #152]	; (8007fec <USBD_LL_Init+0xac>)
 8007f54:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8007f58:	4b24      	ldr	r3, [pc, #144]	; (8007fec <USBD_LL_Init+0xac>)
 8007f5a:	4a25      	ldr	r2, [pc, #148]	; (8007ff0 <USBD_LL_Init+0xb0>)
 8007f5c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007f5e:	4b23      	ldr	r3, [pc, #140]	; (8007fec <USBD_LL_Init+0xac>)
 8007f60:	2208      	movs	r2, #8
 8007f62:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007f64:	4b21      	ldr	r3, [pc, #132]	; (8007fec <USBD_LL_Init+0xac>)
 8007f66:	2202      	movs	r2, #2
 8007f68:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007f6a:	4b20      	ldr	r3, [pc, #128]	; (8007fec <USBD_LL_Init+0xac>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007f70:	4b1e      	ldr	r3, [pc, #120]	; (8007fec <USBD_LL_Init+0xac>)
 8007f72:	2200      	movs	r2, #0
 8007f74:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007f76:	4b1d      	ldr	r3, [pc, #116]	; (8007fec <USBD_LL_Init+0xac>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007f7c:	481b      	ldr	r0, [pc, #108]	; (8007fec <USBD_LL_Init+0xac>)
 8007f7e:	f7fa fcbd 	bl	80028fc <HAL_PCD_Init>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d001      	beq.n	8007f8c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007f88:	f7f9 fbc8 	bl	800171c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007f92:	2318      	movs	r3, #24
 8007f94:	2200      	movs	r2, #0
 8007f96:	2100      	movs	r1, #0
 8007f98:	f7fb fb56 	bl	8003648 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007fa2:	2358      	movs	r3, #88	; 0x58
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	2180      	movs	r1, #128	; 0x80
 8007fa8:	f7fb fb4e 	bl	8003648 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007fb2:	23c0      	movs	r3, #192	; 0xc0
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	2181      	movs	r1, #129	; 0x81
 8007fb8:	f7fb fb46 	bl	8003648 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007fc2:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	2101      	movs	r1, #1
 8007fca:	f7fb fb3d 	bl	8003648 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007fd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007fd8:	2200      	movs	r2, #0
 8007fda:	2182      	movs	r1, #130	; 0x82
 8007fdc:	f7fb fb34 	bl	8003648 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3708      	adds	r7, #8
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	20001968 	.word	0x20001968
 8007ff0:	40005c00 	.word	0x40005c00

08007ff4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008000:	2300      	movs	r3, #0
 8008002:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800800a:	4618      	mov	r0, r3
 800800c:	f7fa fd57 	bl	8002abe <HAL_PCD_Start>
 8008010:	4603      	mov	r3, r0
 8008012:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008014:	7bfb      	ldrb	r3, [r7, #15]
 8008016:	4618      	mov	r0, r3
 8008018:	f000 f948 	bl	80082ac <USBD_Get_USB_Status>
 800801c:	4603      	mov	r3, r0
 800801e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008020:	7bbb      	ldrb	r3, [r7, #14]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3710      	adds	r7, #16
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b084      	sub	sp, #16
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	4608      	mov	r0, r1
 8008034:	4611      	mov	r1, r2
 8008036:	461a      	mov	r2, r3
 8008038:	4603      	mov	r3, r0
 800803a:	70fb      	strb	r3, [r7, #3]
 800803c:	460b      	mov	r3, r1
 800803e:	70bb      	strb	r3, [r7, #2]
 8008040:	4613      	mov	r3, r2
 8008042:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008052:	78bb      	ldrb	r3, [r7, #2]
 8008054:	883a      	ldrh	r2, [r7, #0]
 8008056:	78f9      	ldrb	r1, [r7, #3]
 8008058:	f7fa fe8a 	bl	8002d70 <HAL_PCD_EP_Open>
 800805c:	4603      	mov	r3, r0
 800805e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008060:	7bfb      	ldrb	r3, [r7, #15]
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f922 	bl	80082ac <USBD_Get_USB_Status>
 8008068:	4603      	mov	r3, r0
 800806a:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800806c:	7bbb      	ldrb	r3, [r7, #14]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b084      	sub	sp, #16
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	460b      	mov	r3, r1
 8008080:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008082:	2300      	movs	r3, #0
 8008084:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008086:	2300      	movs	r3, #0
 8008088:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008090:	78fa      	ldrb	r2, [r7, #3]
 8008092:	4611      	mov	r1, r2
 8008094:	4618      	mov	r0, r3
 8008096:	f7fa fecb 	bl	8002e30 <HAL_PCD_EP_Close>
 800809a:	4603      	mov	r3, r0
 800809c:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800809e:	7bfb      	ldrb	r3, [r7, #15]
 80080a0:	4618      	mov	r0, r3
 80080a2:	f000 f903 	bl	80082ac <USBD_Get_USB_Status>
 80080a6:	4603      	mov	r3, r0
 80080a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 80080aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080c4:	2300      	movs	r3, #0
 80080c6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080ce:	78fa      	ldrb	r2, [r7, #3]
 80080d0:	4611      	mov	r1, r2
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7fa ff75 	bl	8002fc2 <HAL_PCD_EP_SetStall>
 80080d8:	4603      	mov	r3, r0
 80080da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
 80080de:	4618      	mov	r0, r3
 80080e0:	f000 f8e4 	bl	80082ac <USBD_Get_USB_Status>
 80080e4:	4603      	mov	r3, r0
 80080e6:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80080e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b084      	sub	sp, #16
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	460b      	mov	r3, r1
 80080fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008102:	2300      	movs	r3, #0
 8008104:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800810c:	78fa      	ldrb	r2, [r7, #3]
 800810e:	4611      	mov	r1, r2
 8008110:	4618      	mov	r0, r3
 8008112:	f7fa ffb0 	bl	8003076 <HAL_PCD_EP_ClrStall>
 8008116:	4603      	mov	r3, r0
 8008118:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800811a:	7bfb      	ldrb	r3, [r7, #15]
 800811c:	4618      	mov	r0, r3
 800811e:	f000 f8c5 	bl	80082ac <USBD_Get_USB_Status>
 8008122:	4603      	mov	r3, r0
 8008124:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8008126:	7bbb      	ldrb	r3, [r7, #14]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008130:	b480      	push	{r7}
 8008132:	b085      	sub	sp, #20
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008142:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8008144:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008148:	2b00      	cmp	r3, #0
 800814a:	da08      	bge.n	800815e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800814c:	78fb      	ldrb	r3, [r7, #3]
 800814e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	015b      	lsls	r3, r3, #5
 8008156:	4413      	add	r3, r2
 8008158:	332a      	adds	r3, #42	; 0x2a
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	e008      	b.n	8008170 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800815e:	78fb      	ldrb	r3, [r7, #3]
 8008160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	015b      	lsls	r3, r3, #5
 8008168:	4413      	add	r3, r2
 800816a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800816e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008170:	4618      	mov	r0, r3
 8008172:	3714      	adds	r7, #20
 8008174:	46bd      	mov	sp, r7
 8008176:	bc80      	pop	{r7}
 8008178:	4770      	bx	lr

0800817a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b084      	sub	sp, #16
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
 8008182:	460b      	mov	r3, r1
 8008184:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800818a:	2300      	movs	r3, #0
 800818c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008194:	78fa      	ldrb	r2, [r7, #3]
 8008196:	4611      	mov	r1, r2
 8008198:	4618      	mov	r0, r3
 800819a:	f7fa fdc4 	bl	8002d26 <HAL_PCD_SetAddress>
 800819e:	4603      	mov	r3, r0
 80081a0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f000 f881 	bl	80082ac <USBD_Get_USB_Status>
 80081aa:	4603      	mov	r3, r0
 80081ac:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80081ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	607a      	str	r2, [r7, #4]
 80081c2:	461a      	mov	r2, r3
 80081c4:	460b      	mov	r3, r1
 80081c6:	72fb      	strb	r3, [r7, #11]
 80081c8:	4613      	mov	r3, r2
 80081ca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081cc:	2300      	movs	r3, #0
 80081ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80081da:	893b      	ldrh	r3, [r7, #8]
 80081dc:	7af9      	ldrb	r1, [r7, #11]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	f7fa feb6 	bl	8002f50 <HAL_PCD_EP_Transmit>
 80081e4:	4603      	mov	r3, r0
 80081e6:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80081e8:	7dfb      	ldrb	r3, [r7, #23]
 80081ea:	4618      	mov	r0, r3
 80081ec:	f000 f85e 	bl	80082ac <USBD_Get_USB_Status>
 80081f0:	4603      	mov	r3, r0
 80081f2:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80081f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3718      	adds	r7, #24
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b086      	sub	sp, #24
 8008202:	af00      	add	r7, sp, #0
 8008204:	60f8      	str	r0, [r7, #12]
 8008206:	607a      	str	r2, [r7, #4]
 8008208:	461a      	mov	r2, r3
 800820a:	460b      	mov	r3, r1
 800820c:	72fb      	strb	r3, [r7, #11]
 800820e:	4613      	mov	r3, r2
 8008210:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008212:	2300      	movs	r3, #0
 8008214:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008220:	893b      	ldrh	r3, [r7, #8]
 8008222:	7af9      	ldrb	r1, [r7, #11]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	f7fa fe45 	bl	8002eb4 <HAL_PCD_EP_Receive>
 800822a:	4603      	mov	r3, r0
 800822c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800822e:	7dfb      	ldrb	r3, [r7, #23]
 8008230:	4618      	mov	r0, r3
 8008232:	f000 f83b 	bl	80082ac <USBD_Get_USB_Status>
 8008236:	4603      	mov	r3, r0
 8008238:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800823a:	7dbb      	ldrb	r3, [r7, #22]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3718      	adds	r7, #24
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	460b      	mov	r3, r1
 800824e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008256:	78fa      	ldrb	r2, [r7, #3]
 8008258:	4611      	mov	r1, r2
 800825a:	4618      	mov	r0, r3
 800825c:	f7fa fe64 	bl	8002f28 <HAL_PCD_EP_GetRxCount>
 8008260:	4603      	mov	r3, r0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008274:	4b02      	ldr	r3, [pc, #8]	; (8008280 <USBD_static_malloc+0x14>)
}
 8008276:	4618      	mov	r0, r3
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	bc80      	pop	{r7}
 800827e:	4770      	bx	lr
 8008280:	20000374 	.word	0x20000374

08008284 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]

}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	bc80      	pop	{r7}
 8008294:	4770      	bx	lr

08008296 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
 800829e:	460b      	mov	r3, r1
 80082a0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bc80      	pop	{r7}
 80082aa:	4770      	bx	lr

080082ac <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	4603      	mov	r3, r0
 80082b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082b6:	2300      	movs	r3, #0
 80082b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80082ba:	79fb      	ldrb	r3, [r7, #7]
 80082bc:	2b03      	cmp	r3, #3
 80082be:	d817      	bhi.n	80082f0 <USBD_Get_USB_Status+0x44>
 80082c0:	a201      	add	r2, pc, #4	; (adr r2, 80082c8 <USBD_Get_USB_Status+0x1c>)
 80082c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c6:	bf00      	nop
 80082c8:	080082d9 	.word	0x080082d9
 80082cc:	080082df 	.word	0x080082df
 80082d0:	080082e5 	.word	0x080082e5
 80082d4:	080082eb 	.word	0x080082eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80082d8:	2300      	movs	r3, #0
 80082da:	73fb      	strb	r3, [r7, #15]
    break;
 80082dc:	e00b      	b.n	80082f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80082de:	2302      	movs	r3, #2
 80082e0:	73fb      	strb	r3, [r7, #15]
    break;
 80082e2:	e008      	b.n	80082f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80082e4:	2301      	movs	r3, #1
 80082e6:	73fb      	strb	r3, [r7, #15]
    break;
 80082e8:	e005      	b.n	80082f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80082ea:	2302      	movs	r3, #2
 80082ec:	73fb      	strb	r3, [r7, #15]
    break;
 80082ee:	e002      	b.n	80082f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80082f0:	2302      	movs	r3, #2
 80082f2:	73fb      	strb	r3, [r7, #15]
    break;
 80082f4:	bf00      	nop
  }
  return usb_status;
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bc80      	pop	{r7}
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop

08008304 <atof>:
 8008304:	2100      	movs	r1, #0
 8008306:	f000 bea3 	b.w	8009050 <strtod>
	...

0800830c <__errno>:
 800830c:	4b01      	ldr	r3, [pc, #4]	; (8008314 <__errno+0x8>)
 800830e:	6818      	ldr	r0, [r3, #0]
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	2000017c 	.word	0x2000017c

08008318 <__libc_init_array>:
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	2500      	movs	r5, #0
 800831c:	4e0c      	ldr	r6, [pc, #48]	; (8008350 <__libc_init_array+0x38>)
 800831e:	4c0d      	ldr	r4, [pc, #52]	; (8008354 <__libc_init_array+0x3c>)
 8008320:	1ba4      	subs	r4, r4, r6
 8008322:	10a4      	asrs	r4, r4, #2
 8008324:	42a5      	cmp	r5, r4
 8008326:	d109      	bne.n	800833c <__libc_init_array+0x24>
 8008328:	f002 fa84 	bl	800a834 <_init>
 800832c:	2500      	movs	r5, #0
 800832e:	4e0a      	ldr	r6, [pc, #40]	; (8008358 <__libc_init_array+0x40>)
 8008330:	4c0a      	ldr	r4, [pc, #40]	; (800835c <__libc_init_array+0x44>)
 8008332:	1ba4      	subs	r4, r4, r6
 8008334:	10a4      	asrs	r4, r4, #2
 8008336:	42a5      	cmp	r5, r4
 8008338:	d105      	bne.n	8008346 <__libc_init_array+0x2e>
 800833a:	bd70      	pop	{r4, r5, r6, pc}
 800833c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008340:	4798      	blx	r3
 8008342:	3501      	adds	r5, #1
 8008344:	e7ee      	b.n	8008324 <__libc_init_array+0xc>
 8008346:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800834a:	4798      	blx	r3
 800834c:	3501      	adds	r5, #1
 800834e:	e7f2      	b.n	8008336 <__libc_init_array+0x1e>
 8008350:	0800aba8 	.word	0x0800aba8
 8008354:	0800aba8 	.word	0x0800aba8
 8008358:	0800aba8 	.word	0x0800aba8
 800835c:	0800abac 	.word	0x0800abac

08008360 <memset>:
 8008360:	4603      	mov	r3, r0
 8008362:	4402      	add	r2, r0
 8008364:	4293      	cmp	r3, r2
 8008366:	d100      	bne.n	800836a <memset+0xa>
 8008368:	4770      	bx	lr
 800836a:	f803 1b01 	strb.w	r1, [r3], #1
 800836e:	e7f9      	b.n	8008364 <memset+0x4>

08008370 <siprintf>:
 8008370:	b40e      	push	{r1, r2, r3}
 8008372:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008376:	b500      	push	{lr}
 8008378:	b09c      	sub	sp, #112	; 0x70
 800837a:	ab1d      	add	r3, sp, #116	; 0x74
 800837c:	9002      	str	r0, [sp, #8]
 800837e:	9006      	str	r0, [sp, #24]
 8008380:	9107      	str	r1, [sp, #28]
 8008382:	9104      	str	r1, [sp, #16]
 8008384:	4808      	ldr	r0, [pc, #32]	; (80083a8 <siprintf+0x38>)
 8008386:	4909      	ldr	r1, [pc, #36]	; (80083ac <siprintf+0x3c>)
 8008388:	f853 2b04 	ldr.w	r2, [r3], #4
 800838c:	9105      	str	r1, [sp, #20]
 800838e:	6800      	ldr	r0, [r0, #0]
 8008390:	a902      	add	r1, sp, #8
 8008392:	9301      	str	r3, [sp, #4]
 8008394:	f001 ff04 	bl	800a1a0 <_svfiprintf_r>
 8008398:	2200      	movs	r2, #0
 800839a:	9b02      	ldr	r3, [sp, #8]
 800839c:	701a      	strb	r2, [r3, #0]
 800839e:	b01c      	add	sp, #112	; 0x70
 80083a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083a4:	b003      	add	sp, #12
 80083a6:	4770      	bx	lr
 80083a8:	2000017c 	.word	0x2000017c
 80083ac:	ffff0208 	.word	0xffff0208

080083b0 <strcpy>:
 80083b0:	4603      	mov	r3, r0
 80083b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083b6:	f803 2b01 	strb.w	r2, [r3], #1
 80083ba:	2a00      	cmp	r2, #0
 80083bc:	d1f9      	bne.n	80083b2 <strcpy+0x2>
 80083be:	4770      	bx	lr

080083c0 <strncmp>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	b16a      	cbz	r2, 80083e0 <strncmp+0x20>
 80083c4:	3901      	subs	r1, #1
 80083c6:	1884      	adds	r4, r0, r2
 80083c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80083cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d103      	bne.n	80083dc <strncmp+0x1c>
 80083d4:	42a0      	cmp	r0, r4
 80083d6:	d001      	beq.n	80083dc <strncmp+0x1c>
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1f5      	bne.n	80083c8 <strncmp+0x8>
 80083dc:	1a98      	subs	r0, r3, r2
 80083de:	bd10      	pop	{r4, pc}
 80083e0:	4610      	mov	r0, r2
 80083e2:	e7fc      	b.n	80083de <strncmp+0x1e>

080083e4 <strncpy>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	4604      	mov	r4, r0
 80083e8:	3901      	subs	r1, #1
 80083ea:	b902      	cbnz	r2, 80083ee <strncpy+0xa>
 80083ec:	bd70      	pop	{r4, r5, r6, pc}
 80083ee:	4623      	mov	r3, r4
 80083f0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80083f4:	1e56      	subs	r6, r2, #1
 80083f6:	f803 5b01 	strb.w	r5, [r3], #1
 80083fa:	b92d      	cbnz	r5, 8008408 <strncpy+0x24>
 80083fc:	4414      	add	r4, r2
 80083fe:	42a3      	cmp	r3, r4
 8008400:	d0f4      	beq.n	80083ec <strncpy+0x8>
 8008402:	f803 5b01 	strb.w	r5, [r3], #1
 8008406:	e7fa      	b.n	80083fe <strncpy+0x1a>
 8008408:	461c      	mov	r4, r3
 800840a:	4632      	mov	r2, r6
 800840c:	e7ed      	b.n	80083ea <strncpy+0x6>

0800840e <sulp>:
 800840e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008412:	460f      	mov	r7, r1
 8008414:	4690      	mov	r8, r2
 8008416:	f001 fcd3 	bl	8009dc0 <__ulp>
 800841a:	4604      	mov	r4, r0
 800841c:	460d      	mov	r5, r1
 800841e:	f1b8 0f00 	cmp.w	r8, #0
 8008422:	d011      	beq.n	8008448 <sulp+0x3a>
 8008424:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008428:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800842c:	2b00      	cmp	r3, #0
 800842e:	dd0b      	ble.n	8008448 <sulp+0x3a>
 8008430:	2400      	movs	r4, #0
 8008432:	051b      	lsls	r3, r3, #20
 8008434:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008438:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800843c:	4622      	mov	r2, r4
 800843e:	462b      	mov	r3, r5
 8008440:	f7f8 f84a 	bl	80004d8 <__aeabi_dmul>
 8008444:	4604      	mov	r4, r0
 8008446:	460d      	mov	r5, r1
 8008448:	4620      	mov	r0, r4
 800844a:	4629      	mov	r1, r5
 800844c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008450 <_strtod_l>:
 8008450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008454:	461f      	mov	r7, r3
 8008456:	2300      	movs	r3, #0
 8008458:	b0a1      	sub	sp, #132	; 0x84
 800845a:	4683      	mov	fp, r0
 800845c:	4638      	mov	r0, r7
 800845e:	460e      	mov	r6, r1
 8008460:	9217      	str	r2, [sp, #92]	; 0x5c
 8008462:	931c      	str	r3, [sp, #112]	; 0x70
 8008464:	f001 f9c3 	bl	80097ee <__localeconv_l>
 8008468:	4680      	mov	r8, r0
 800846a:	6800      	ldr	r0, [r0, #0]
 800846c:	f7f7 fe70 	bl	8000150 <strlen>
 8008470:	f04f 0900 	mov.w	r9, #0
 8008474:	4604      	mov	r4, r0
 8008476:	f04f 0a00 	mov.w	sl, #0
 800847a:	961b      	str	r6, [sp, #108]	; 0x6c
 800847c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800847e:	781a      	ldrb	r2, [r3, #0]
 8008480:	2a0d      	cmp	r2, #13
 8008482:	d832      	bhi.n	80084ea <_strtod_l+0x9a>
 8008484:	2a09      	cmp	r2, #9
 8008486:	d236      	bcs.n	80084f6 <_strtod_l+0xa6>
 8008488:	2a00      	cmp	r2, #0
 800848a:	d03e      	beq.n	800850a <_strtod_l+0xba>
 800848c:	2300      	movs	r3, #0
 800848e:	930d      	str	r3, [sp, #52]	; 0x34
 8008490:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008492:	782b      	ldrb	r3, [r5, #0]
 8008494:	2b30      	cmp	r3, #48	; 0x30
 8008496:	f040 80ac 	bne.w	80085f2 <_strtod_l+0x1a2>
 800849a:	786b      	ldrb	r3, [r5, #1]
 800849c:	2b58      	cmp	r3, #88	; 0x58
 800849e:	d001      	beq.n	80084a4 <_strtod_l+0x54>
 80084a0:	2b78      	cmp	r3, #120	; 0x78
 80084a2:	d167      	bne.n	8008574 <_strtod_l+0x124>
 80084a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084a6:	9702      	str	r7, [sp, #8]
 80084a8:	9301      	str	r3, [sp, #4]
 80084aa:	ab1c      	add	r3, sp, #112	; 0x70
 80084ac:	9300      	str	r3, [sp, #0]
 80084ae:	4a89      	ldr	r2, [pc, #548]	; (80086d4 <_strtod_l+0x284>)
 80084b0:	ab1d      	add	r3, sp, #116	; 0x74
 80084b2:	a91b      	add	r1, sp, #108	; 0x6c
 80084b4:	4658      	mov	r0, fp
 80084b6:	f000 febf 	bl	8009238 <__gethex>
 80084ba:	f010 0407 	ands.w	r4, r0, #7
 80084be:	4606      	mov	r6, r0
 80084c0:	d005      	beq.n	80084ce <_strtod_l+0x7e>
 80084c2:	2c06      	cmp	r4, #6
 80084c4:	d12b      	bne.n	800851e <_strtod_l+0xce>
 80084c6:	2300      	movs	r3, #0
 80084c8:	3501      	adds	r5, #1
 80084ca:	951b      	str	r5, [sp, #108]	; 0x6c
 80084cc:	930d      	str	r3, [sp, #52]	; 0x34
 80084ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	f040 85a6 	bne.w	8009022 <_strtod_l+0xbd2>
 80084d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084d8:	b1e3      	cbz	r3, 8008514 <_strtod_l+0xc4>
 80084da:	464a      	mov	r2, r9
 80084dc:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80084e0:	4610      	mov	r0, r2
 80084e2:	4619      	mov	r1, r3
 80084e4:	b021      	add	sp, #132	; 0x84
 80084e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ea:	2a2b      	cmp	r2, #43	; 0x2b
 80084ec:	d015      	beq.n	800851a <_strtod_l+0xca>
 80084ee:	2a2d      	cmp	r2, #45	; 0x2d
 80084f0:	d004      	beq.n	80084fc <_strtod_l+0xac>
 80084f2:	2a20      	cmp	r2, #32
 80084f4:	d1ca      	bne.n	800848c <_strtod_l+0x3c>
 80084f6:	3301      	adds	r3, #1
 80084f8:	931b      	str	r3, [sp, #108]	; 0x6c
 80084fa:	e7bf      	b.n	800847c <_strtod_l+0x2c>
 80084fc:	2201      	movs	r2, #1
 80084fe:	920d      	str	r2, [sp, #52]	; 0x34
 8008500:	1c5a      	adds	r2, r3, #1
 8008502:	921b      	str	r2, [sp, #108]	; 0x6c
 8008504:	785b      	ldrb	r3, [r3, #1]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1c2      	bne.n	8008490 <_strtod_l+0x40>
 800850a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800850c:	961b      	str	r6, [sp, #108]	; 0x6c
 800850e:	2b00      	cmp	r3, #0
 8008510:	f040 8585 	bne.w	800901e <_strtod_l+0xbce>
 8008514:	464a      	mov	r2, r9
 8008516:	4653      	mov	r3, sl
 8008518:	e7e2      	b.n	80084e0 <_strtod_l+0x90>
 800851a:	2200      	movs	r2, #0
 800851c:	e7ef      	b.n	80084fe <_strtod_l+0xae>
 800851e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008520:	b13a      	cbz	r2, 8008532 <_strtod_l+0xe2>
 8008522:	2135      	movs	r1, #53	; 0x35
 8008524:	a81e      	add	r0, sp, #120	; 0x78
 8008526:	f001 fd3e 	bl	8009fa6 <__copybits>
 800852a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800852c:	4658      	mov	r0, fp
 800852e:	f001 f9b1 	bl	8009894 <_Bfree>
 8008532:	3c01      	subs	r4, #1
 8008534:	2c04      	cmp	r4, #4
 8008536:	d806      	bhi.n	8008546 <_strtod_l+0xf6>
 8008538:	e8df f004 	tbb	[pc, r4]
 800853c:	1714030a 	.word	0x1714030a
 8008540:	0a          	.byte	0x0a
 8008541:	00          	.byte	0x00
 8008542:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8008546:	0731      	lsls	r1, r6, #28
 8008548:	d5c1      	bpl.n	80084ce <_strtod_l+0x7e>
 800854a:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 800854e:	e7be      	b.n	80084ce <_strtod_l+0x7e>
 8008550:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008552:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8008556:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800855a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800855e:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8008562:	e7f0      	b.n	8008546 <_strtod_l+0xf6>
 8008564:	f8df a170 	ldr.w	sl, [pc, #368]	; 80086d8 <_strtod_l+0x288>
 8008568:	e7ed      	b.n	8008546 <_strtod_l+0xf6>
 800856a:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 800856e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008572:	e7e8      	b.n	8008546 <_strtod_l+0xf6>
 8008574:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	921b      	str	r2, [sp, #108]	; 0x6c
 800857a:	785b      	ldrb	r3, [r3, #1]
 800857c:	2b30      	cmp	r3, #48	; 0x30
 800857e:	d0f9      	beq.n	8008574 <_strtod_l+0x124>
 8008580:	2b00      	cmp	r3, #0
 8008582:	d0a4      	beq.n	80084ce <_strtod_l+0x7e>
 8008584:	2301      	movs	r3, #1
 8008586:	2500      	movs	r5, #0
 8008588:	220a      	movs	r2, #10
 800858a:	9307      	str	r3, [sp, #28]
 800858c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800858e:	9506      	str	r5, [sp, #24]
 8008590:	9308      	str	r3, [sp, #32]
 8008592:	9504      	str	r5, [sp, #16]
 8008594:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008596:	7807      	ldrb	r7, [r0, #0]
 8008598:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800859c:	b2d9      	uxtb	r1, r3
 800859e:	2909      	cmp	r1, #9
 80085a0:	d929      	bls.n	80085f6 <_strtod_l+0x1a6>
 80085a2:	4622      	mov	r2, r4
 80085a4:	f8d8 1000 	ldr.w	r1, [r8]
 80085a8:	f7ff ff0a 	bl	80083c0 <strncmp>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	d031      	beq.n	8008614 <_strtod_l+0x1c4>
 80085b0:	2000      	movs	r0, #0
 80085b2:	463b      	mov	r3, r7
 80085b4:	4602      	mov	r2, r0
 80085b6:	9c04      	ldr	r4, [sp, #16]
 80085b8:	9005      	str	r0, [sp, #20]
 80085ba:	2b65      	cmp	r3, #101	; 0x65
 80085bc:	d001      	beq.n	80085c2 <_strtod_l+0x172>
 80085be:	2b45      	cmp	r3, #69	; 0x45
 80085c0:	d114      	bne.n	80085ec <_strtod_l+0x19c>
 80085c2:	b924      	cbnz	r4, 80085ce <_strtod_l+0x17e>
 80085c4:	b910      	cbnz	r0, 80085cc <_strtod_l+0x17c>
 80085c6:	9b07      	ldr	r3, [sp, #28]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d09e      	beq.n	800850a <_strtod_l+0xba>
 80085cc:	2400      	movs	r4, #0
 80085ce:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80085d0:	1c73      	adds	r3, r6, #1
 80085d2:	931b      	str	r3, [sp, #108]	; 0x6c
 80085d4:	7873      	ldrb	r3, [r6, #1]
 80085d6:	2b2b      	cmp	r3, #43	; 0x2b
 80085d8:	d078      	beq.n	80086cc <_strtod_l+0x27c>
 80085da:	2b2d      	cmp	r3, #45	; 0x2d
 80085dc:	d070      	beq.n	80086c0 <_strtod_l+0x270>
 80085de:	f04f 0c00 	mov.w	ip, #0
 80085e2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80085e6:	2f09      	cmp	r7, #9
 80085e8:	d97c      	bls.n	80086e4 <_strtod_l+0x294>
 80085ea:	961b      	str	r6, [sp, #108]	; 0x6c
 80085ec:	f04f 0e00 	mov.w	lr, #0
 80085f0:	e09a      	b.n	8008728 <_strtod_l+0x2d8>
 80085f2:	2300      	movs	r3, #0
 80085f4:	e7c7      	b.n	8008586 <_strtod_l+0x136>
 80085f6:	9904      	ldr	r1, [sp, #16]
 80085f8:	3001      	adds	r0, #1
 80085fa:	2908      	cmp	r1, #8
 80085fc:	bfd7      	itett	le
 80085fe:	9906      	ldrle	r1, [sp, #24]
 8008600:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008604:	fb02 3301 	mlale	r3, r2, r1, r3
 8008608:	9306      	strle	r3, [sp, #24]
 800860a:	9b04      	ldr	r3, [sp, #16]
 800860c:	901b      	str	r0, [sp, #108]	; 0x6c
 800860e:	3301      	adds	r3, #1
 8008610:	9304      	str	r3, [sp, #16]
 8008612:	e7bf      	b.n	8008594 <_strtod_l+0x144>
 8008614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008616:	191a      	adds	r2, r3, r4
 8008618:	921b      	str	r2, [sp, #108]	; 0x6c
 800861a:	9a04      	ldr	r2, [sp, #16]
 800861c:	5d1b      	ldrb	r3, [r3, r4]
 800861e:	2a00      	cmp	r2, #0
 8008620:	d037      	beq.n	8008692 <_strtod_l+0x242>
 8008622:	4602      	mov	r2, r0
 8008624:	9c04      	ldr	r4, [sp, #16]
 8008626:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800862a:	2909      	cmp	r1, #9
 800862c:	d913      	bls.n	8008656 <_strtod_l+0x206>
 800862e:	2101      	movs	r1, #1
 8008630:	9105      	str	r1, [sp, #20]
 8008632:	e7c2      	b.n	80085ba <_strtod_l+0x16a>
 8008634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008636:	3001      	adds	r0, #1
 8008638:	1c5a      	adds	r2, r3, #1
 800863a:	921b      	str	r2, [sp, #108]	; 0x6c
 800863c:	785b      	ldrb	r3, [r3, #1]
 800863e:	2b30      	cmp	r3, #48	; 0x30
 8008640:	d0f8      	beq.n	8008634 <_strtod_l+0x1e4>
 8008642:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008646:	2a08      	cmp	r2, #8
 8008648:	f200 84f0 	bhi.w	800902c <_strtod_l+0xbdc>
 800864c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800864e:	9208      	str	r2, [sp, #32]
 8008650:	4602      	mov	r2, r0
 8008652:	2000      	movs	r0, #0
 8008654:	4604      	mov	r4, r0
 8008656:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800865a:	f100 0101 	add.w	r1, r0, #1
 800865e:	d012      	beq.n	8008686 <_strtod_l+0x236>
 8008660:	440a      	add	r2, r1
 8008662:	270a      	movs	r7, #10
 8008664:	4621      	mov	r1, r4
 8008666:	eb00 0c04 	add.w	ip, r0, r4
 800866a:	458c      	cmp	ip, r1
 800866c:	d113      	bne.n	8008696 <_strtod_l+0x246>
 800866e:	1821      	adds	r1, r4, r0
 8008670:	2908      	cmp	r1, #8
 8008672:	f104 0401 	add.w	r4, r4, #1
 8008676:	4404      	add	r4, r0
 8008678:	dc19      	bgt.n	80086ae <_strtod_l+0x25e>
 800867a:	210a      	movs	r1, #10
 800867c:	9b06      	ldr	r3, [sp, #24]
 800867e:	fb01 e303 	mla	r3, r1, r3, lr
 8008682:	9306      	str	r3, [sp, #24]
 8008684:	2100      	movs	r1, #0
 8008686:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008688:	1c58      	adds	r0, r3, #1
 800868a:	901b      	str	r0, [sp, #108]	; 0x6c
 800868c:	785b      	ldrb	r3, [r3, #1]
 800868e:	4608      	mov	r0, r1
 8008690:	e7c9      	b.n	8008626 <_strtod_l+0x1d6>
 8008692:	9804      	ldr	r0, [sp, #16]
 8008694:	e7d3      	b.n	800863e <_strtod_l+0x1ee>
 8008696:	2908      	cmp	r1, #8
 8008698:	f101 0101 	add.w	r1, r1, #1
 800869c:	dc03      	bgt.n	80086a6 <_strtod_l+0x256>
 800869e:	9b06      	ldr	r3, [sp, #24]
 80086a0:	437b      	muls	r3, r7
 80086a2:	9306      	str	r3, [sp, #24]
 80086a4:	e7e1      	b.n	800866a <_strtod_l+0x21a>
 80086a6:	2910      	cmp	r1, #16
 80086a8:	bfd8      	it	le
 80086aa:	437d      	mulle	r5, r7
 80086ac:	e7dd      	b.n	800866a <_strtod_l+0x21a>
 80086ae:	2c10      	cmp	r4, #16
 80086b0:	bfdc      	itt	le
 80086b2:	210a      	movle	r1, #10
 80086b4:	fb01 e505 	mlale	r5, r1, r5, lr
 80086b8:	e7e4      	b.n	8008684 <_strtod_l+0x234>
 80086ba:	2301      	movs	r3, #1
 80086bc:	9305      	str	r3, [sp, #20]
 80086be:	e781      	b.n	80085c4 <_strtod_l+0x174>
 80086c0:	f04f 0c01 	mov.w	ip, #1
 80086c4:	1cb3      	adds	r3, r6, #2
 80086c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80086c8:	78b3      	ldrb	r3, [r6, #2]
 80086ca:	e78a      	b.n	80085e2 <_strtod_l+0x192>
 80086cc:	f04f 0c00 	mov.w	ip, #0
 80086d0:	e7f8      	b.n	80086c4 <_strtod_l+0x274>
 80086d2:	bf00      	nop
 80086d4:	0800a918 	.word	0x0800a918
 80086d8:	7ff00000 	.word	0x7ff00000
 80086dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80086de:	1c5f      	adds	r7, r3, #1
 80086e0:	971b      	str	r7, [sp, #108]	; 0x6c
 80086e2:	785b      	ldrb	r3, [r3, #1]
 80086e4:	2b30      	cmp	r3, #48	; 0x30
 80086e6:	d0f9      	beq.n	80086dc <_strtod_l+0x28c>
 80086e8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80086ec:	2f08      	cmp	r7, #8
 80086ee:	f63f af7d 	bhi.w	80085ec <_strtod_l+0x19c>
 80086f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80086f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80086f8:	9309      	str	r3, [sp, #36]	; 0x24
 80086fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80086fc:	1c5f      	adds	r7, r3, #1
 80086fe:	971b      	str	r7, [sp, #108]	; 0x6c
 8008700:	785b      	ldrb	r3, [r3, #1]
 8008702:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8008706:	f1b8 0f09 	cmp.w	r8, #9
 800870a:	d937      	bls.n	800877c <_strtod_l+0x32c>
 800870c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800870e:	1a7f      	subs	r7, r7, r1
 8008710:	2f08      	cmp	r7, #8
 8008712:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008716:	dc37      	bgt.n	8008788 <_strtod_l+0x338>
 8008718:	45be      	cmp	lr, r7
 800871a:	bfa8      	it	ge
 800871c:	46be      	movge	lr, r7
 800871e:	f1bc 0f00 	cmp.w	ip, #0
 8008722:	d001      	beq.n	8008728 <_strtod_l+0x2d8>
 8008724:	f1ce 0e00 	rsb	lr, lr, #0
 8008728:	2c00      	cmp	r4, #0
 800872a:	d151      	bne.n	80087d0 <_strtod_l+0x380>
 800872c:	2800      	cmp	r0, #0
 800872e:	f47f aece 	bne.w	80084ce <_strtod_l+0x7e>
 8008732:	9a07      	ldr	r2, [sp, #28]
 8008734:	2a00      	cmp	r2, #0
 8008736:	f47f aeca 	bne.w	80084ce <_strtod_l+0x7e>
 800873a:	9a05      	ldr	r2, [sp, #20]
 800873c:	2a00      	cmp	r2, #0
 800873e:	f47f aee4 	bne.w	800850a <_strtod_l+0xba>
 8008742:	2b4e      	cmp	r3, #78	; 0x4e
 8008744:	d027      	beq.n	8008796 <_strtod_l+0x346>
 8008746:	dc21      	bgt.n	800878c <_strtod_l+0x33c>
 8008748:	2b49      	cmp	r3, #73	; 0x49
 800874a:	f47f aede 	bne.w	800850a <_strtod_l+0xba>
 800874e:	49a4      	ldr	r1, [pc, #656]	; (80089e0 <_strtod_l+0x590>)
 8008750:	a81b      	add	r0, sp, #108	; 0x6c
 8008752:	f000 ffa5 	bl	80096a0 <__match>
 8008756:	2800      	cmp	r0, #0
 8008758:	f43f aed7 	beq.w	800850a <_strtod_l+0xba>
 800875c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800875e:	49a1      	ldr	r1, [pc, #644]	; (80089e4 <_strtod_l+0x594>)
 8008760:	3b01      	subs	r3, #1
 8008762:	a81b      	add	r0, sp, #108	; 0x6c
 8008764:	931b      	str	r3, [sp, #108]	; 0x6c
 8008766:	f000 ff9b 	bl	80096a0 <__match>
 800876a:	b910      	cbnz	r0, 8008772 <_strtod_l+0x322>
 800876c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800876e:	3301      	adds	r3, #1
 8008770:	931b      	str	r3, [sp, #108]	; 0x6c
 8008772:	f8df a284 	ldr.w	sl, [pc, #644]	; 80089f8 <_strtod_l+0x5a8>
 8008776:	f04f 0900 	mov.w	r9, #0
 800877a:	e6a8      	b.n	80084ce <_strtod_l+0x7e>
 800877c:	210a      	movs	r1, #10
 800877e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008782:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008786:	e7b8      	b.n	80086fa <_strtod_l+0x2aa>
 8008788:	46be      	mov	lr, r7
 800878a:	e7c8      	b.n	800871e <_strtod_l+0x2ce>
 800878c:	2b69      	cmp	r3, #105	; 0x69
 800878e:	d0de      	beq.n	800874e <_strtod_l+0x2fe>
 8008790:	2b6e      	cmp	r3, #110	; 0x6e
 8008792:	f47f aeba 	bne.w	800850a <_strtod_l+0xba>
 8008796:	4994      	ldr	r1, [pc, #592]	; (80089e8 <_strtod_l+0x598>)
 8008798:	a81b      	add	r0, sp, #108	; 0x6c
 800879a:	f000 ff81 	bl	80096a0 <__match>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f aeb3 	beq.w	800850a <_strtod_l+0xba>
 80087a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	2b28      	cmp	r3, #40	; 0x28
 80087aa:	d10e      	bne.n	80087ca <_strtod_l+0x37a>
 80087ac:	aa1e      	add	r2, sp, #120	; 0x78
 80087ae:	498f      	ldr	r1, [pc, #572]	; (80089ec <_strtod_l+0x59c>)
 80087b0:	a81b      	add	r0, sp, #108	; 0x6c
 80087b2:	f000 ff89 	bl	80096c8 <__hexnan>
 80087b6:	2805      	cmp	r0, #5
 80087b8:	d107      	bne.n	80087ca <_strtod_l+0x37a>
 80087ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80087bc:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 80087c0:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 80087c4:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 80087c8:	e681      	b.n	80084ce <_strtod_l+0x7e>
 80087ca:	f8df a234 	ldr.w	sl, [pc, #564]	; 8008a00 <_strtod_l+0x5b0>
 80087ce:	e7d2      	b.n	8008776 <_strtod_l+0x326>
 80087d0:	ebae 0302 	sub.w	r3, lr, r2
 80087d4:	9307      	str	r3, [sp, #28]
 80087d6:	9b04      	ldr	r3, [sp, #16]
 80087d8:	9806      	ldr	r0, [sp, #24]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	bf08      	it	eq
 80087de:	4623      	moveq	r3, r4
 80087e0:	2c10      	cmp	r4, #16
 80087e2:	9304      	str	r3, [sp, #16]
 80087e4:	46a0      	mov	r8, r4
 80087e6:	bfa8      	it	ge
 80087e8:	f04f 0810 	movge.w	r8, #16
 80087ec:	f7f7 fdfa 	bl	80003e4 <__aeabi_ui2d>
 80087f0:	2c09      	cmp	r4, #9
 80087f2:	4681      	mov	r9, r0
 80087f4:	468a      	mov	sl, r1
 80087f6:	dc13      	bgt.n	8008820 <_strtod_l+0x3d0>
 80087f8:	9b07      	ldr	r3, [sp, #28]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f43f ae67 	beq.w	80084ce <_strtod_l+0x7e>
 8008800:	9b07      	ldr	r3, [sp, #28]
 8008802:	dd7e      	ble.n	8008902 <_strtod_l+0x4b2>
 8008804:	2b16      	cmp	r3, #22
 8008806:	dc65      	bgt.n	80088d4 <_strtod_l+0x484>
 8008808:	4a79      	ldr	r2, [pc, #484]	; (80089f0 <_strtod_l+0x5a0>)
 800880a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800880e:	464a      	mov	r2, r9
 8008810:	e9de 0100 	ldrd	r0, r1, [lr]
 8008814:	4653      	mov	r3, sl
 8008816:	f7f7 fe5f 	bl	80004d8 <__aeabi_dmul>
 800881a:	4681      	mov	r9, r0
 800881c:	468a      	mov	sl, r1
 800881e:	e656      	b.n	80084ce <_strtod_l+0x7e>
 8008820:	4b73      	ldr	r3, [pc, #460]	; (80089f0 <_strtod_l+0x5a0>)
 8008822:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008826:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800882a:	f7f7 fe55 	bl	80004d8 <__aeabi_dmul>
 800882e:	4606      	mov	r6, r0
 8008830:	4628      	mov	r0, r5
 8008832:	460f      	mov	r7, r1
 8008834:	f7f7 fdd6 	bl	80003e4 <__aeabi_ui2d>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	4630      	mov	r0, r6
 800883e:	4639      	mov	r1, r7
 8008840:	f7f7 fc94 	bl	800016c <__adddf3>
 8008844:	2c0f      	cmp	r4, #15
 8008846:	4681      	mov	r9, r0
 8008848:	468a      	mov	sl, r1
 800884a:	ddd5      	ble.n	80087f8 <_strtod_l+0x3a8>
 800884c:	9b07      	ldr	r3, [sp, #28]
 800884e:	eba4 0808 	sub.w	r8, r4, r8
 8008852:	4498      	add	r8, r3
 8008854:	f1b8 0f00 	cmp.w	r8, #0
 8008858:	f340 809a 	ble.w	8008990 <_strtod_l+0x540>
 800885c:	f018 030f 	ands.w	r3, r8, #15
 8008860:	d00a      	beq.n	8008878 <_strtod_l+0x428>
 8008862:	4963      	ldr	r1, [pc, #396]	; (80089f0 <_strtod_l+0x5a0>)
 8008864:	464a      	mov	r2, r9
 8008866:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800886a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800886e:	4653      	mov	r3, sl
 8008870:	f7f7 fe32 	bl	80004d8 <__aeabi_dmul>
 8008874:	4681      	mov	r9, r0
 8008876:	468a      	mov	sl, r1
 8008878:	f038 080f 	bics.w	r8, r8, #15
 800887c:	d077      	beq.n	800896e <_strtod_l+0x51e>
 800887e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008882:	dd4b      	ble.n	800891c <_strtod_l+0x4cc>
 8008884:	f04f 0800 	mov.w	r8, #0
 8008888:	f8cd 8010 	str.w	r8, [sp, #16]
 800888c:	f8cd 8020 	str.w	r8, [sp, #32]
 8008890:	f8cd 8018 	str.w	r8, [sp, #24]
 8008894:	2322      	movs	r3, #34	; 0x22
 8008896:	f04f 0900 	mov.w	r9, #0
 800889a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80089f8 <_strtod_l+0x5a8>
 800889e:	f8cb 3000 	str.w	r3, [fp]
 80088a2:	9b08      	ldr	r3, [sp, #32]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	f43f ae12 	beq.w	80084ce <_strtod_l+0x7e>
 80088aa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80088ac:	4658      	mov	r0, fp
 80088ae:	f000 fff1 	bl	8009894 <_Bfree>
 80088b2:	9906      	ldr	r1, [sp, #24]
 80088b4:	4658      	mov	r0, fp
 80088b6:	f000 ffed 	bl	8009894 <_Bfree>
 80088ba:	9904      	ldr	r1, [sp, #16]
 80088bc:	4658      	mov	r0, fp
 80088be:	f000 ffe9 	bl	8009894 <_Bfree>
 80088c2:	9908      	ldr	r1, [sp, #32]
 80088c4:	4658      	mov	r0, fp
 80088c6:	f000 ffe5 	bl	8009894 <_Bfree>
 80088ca:	4641      	mov	r1, r8
 80088cc:	4658      	mov	r0, fp
 80088ce:	f000 ffe1 	bl	8009894 <_Bfree>
 80088d2:	e5fc      	b.n	80084ce <_strtod_l+0x7e>
 80088d4:	9a07      	ldr	r2, [sp, #28]
 80088d6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80088da:	4293      	cmp	r3, r2
 80088dc:	dbb6      	blt.n	800884c <_strtod_l+0x3fc>
 80088de:	4d44      	ldr	r5, [pc, #272]	; (80089f0 <_strtod_l+0x5a0>)
 80088e0:	f1c4 040f 	rsb	r4, r4, #15
 80088e4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80088e8:	464a      	mov	r2, r9
 80088ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088ee:	4653      	mov	r3, sl
 80088f0:	f7f7 fdf2 	bl	80004d8 <__aeabi_dmul>
 80088f4:	9b07      	ldr	r3, [sp, #28]
 80088f6:	1b1c      	subs	r4, r3, r4
 80088f8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80088fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008900:	e789      	b.n	8008816 <_strtod_l+0x3c6>
 8008902:	f113 0f16 	cmn.w	r3, #22
 8008906:	dba1      	blt.n	800884c <_strtod_l+0x3fc>
 8008908:	4a39      	ldr	r2, [pc, #228]	; (80089f0 <_strtod_l+0x5a0>)
 800890a:	4648      	mov	r0, r9
 800890c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008910:	e9d2 2300 	ldrd	r2, r3, [r2]
 8008914:	4651      	mov	r1, sl
 8008916:	f7f7 ff09 	bl	800072c <__aeabi_ddiv>
 800891a:	e77e      	b.n	800881a <_strtod_l+0x3ca>
 800891c:	2300      	movs	r3, #0
 800891e:	4648      	mov	r0, r9
 8008920:	4651      	mov	r1, sl
 8008922:	461d      	mov	r5, r3
 8008924:	4e33      	ldr	r6, [pc, #204]	; (80089f4 <_strtod_l+0x5a4>)
 8008926:	ea4f 1828 	mov.w	r8, r8, asr #4
 800892a:	f1b8 0f01 	cmp.w	r8, #1
 800892e:	dc21      	bgt.n	8008974 <_strtod_l+0x524>
 8008930:	b10b      	cbz	r3, 8008936 <_strtod_l+0x4e6>
 8008932:	4681      	mov	r9, r0
 8008934:	468a      	mov	sl, r1
 8008936:	4b2f      	ldr	r3, [pc, #188]	; (80089f4 <_strtod_l+0x5a4>)
 8008938:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 800893c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008940:	464a      	mov	r2, r9
 8008942:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008946:	4653      	mov	r3, sl
 8008948:	f7f7 fdc6 	bl	80004d8 <__aeabi_dmul>
 800894c:	4b2a      	ldr	r3, [pc, #168]	; (80089f8 <_strtod_l+0x5a8>)
 800894e:	460a      	mov	r2, r1
 8008950:	400b      	ands	r3, r1
 8008952:	492a      	ldr	r1, [pc, #168]	; (80089fc <_strtod_l+0x5ac>)
 8008954:	4681      	mov	r9, r0
 8008956:	428b      	cmp	r3, r1
 8008958:	d894      	bhi.n	8008884 <_strtod_l+0x434>
 800895a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800895e:	428b      	cmp	r3, r1
 8008960:	bf86      	itte	hi
 8008962:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 8008966:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8008a04 <_strtod_l+0x5b4>
 800896a:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 800896e:	2300      	movs	r3, #0
 8008970:	9305      	str	r3, [sp, #20]
 8008972:	e07b      	b.n	8008a6c <_strtod_l+0x61c>
 8008974:	f018 0f01 	tst.w	r8, #1
 8008978:	d006      	beq.n	8008988 <_strtod_l+0x538>
 800897a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800897e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008982:	f7f7 fda9 	bl	80004d8 <__aeabi_dmul>
 8008986:	2301      	movs	r3, #1
 8008988:	3501      	adds	r5, #1
 800898a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800898e:	e7cc      	b.n	800892a <_strtod_l+0x4da>
 8008990:	d0ed      	beq.n	800896e <_strtod_l+0x51e>
 8008992:	f1c8 0800 	rsb	r8, r8, #0
 8008996:	f018 020f 	ands.w	r2, r8, #15
 800899a:	d00a      	beq.n	80089b2 <_strtod_l+0x562>
 800899c:	4b14      	ldr	r3, [pc, #80]	; (80089f0 <_strtod_l+0x5a0>)
 800899e:	4648      	mov	r0, r9
 80089a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089a4:	4651      	mov	r1, sl
 80089a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089aa:	f7f7 febf 	bl	800072c <__aeabi_ddiv>
 80089ae:	4681      	mov	r9, r0
 80089b0:	468a      	mov	sl, r1
 80089b2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80089b6:	d0da      	beq.n	800896e <_strtod_l+0x51e>
 80089b8:	f1b8 0f1f 	cmp.w	r8, #31
 80089bc:	dd24      	ble.n	8008a08 <_strtod_l+0x5b8>
 80089be:	f04f 0800 	mov.w	r8, #0
 80089c2:	f8cd 8010 	str.w	r8, [sp, #16]
 80089c6:	f8cd 8020 	str.w	r8, [sp, #32]
 80089ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80089ce:	2322      	movs	r3, #34	; 0x22
 80089d0:	f04f 0900 	mov.w	r9, #0
 80089d4:	f04f 0a00 	mov.w	sl, #0
 80089d8:	f8cb 3000 	str.w	r3, [fp]
 80089dc:	e761      	b.n	80088a2 <_strtod_l+0x452>
 80089de:	bf00      	nop
 80089e0:	0800a90c 	.word	0x0800a90c
 80089e4:	0800a90f 	.word	0x0800a90f
 80089e8:	0800a915 	.word	0x0800a915
 80089ec:	0800a92c 	.word	0x0800a92c
 80089f0:	0800a9a0 	.word	0x0800a9a0
 80089f4:	0800a978 	.word	0x0800a978
 80089f8:	7ff00000 	.word	0x7ff00000
 80089fc:	7ca00000 	.word	0x7ca00000
 8008a00:	fff80000 	.word	0xfff80000
 8008a04:	7fefffff 	.word	0x7fefffff
 8008a08:	f018 0310 	ands.w	r3, r8, #16
 8008a0c:	bf18      	it	ne
 8008a0e:	236a      	movne	r3, #106	; 0x6a
 8008a10:	4648      	mov	r0, r9
 8008a12:	9305      	str	r3, [sp, #20]
 8008a14:	4651      	mov	r1, sl
 8008a16:	2300      	movs	r3, #0
 8008a18:	4da1      	ldr	r5, [pc, #644]	; (8008ca0 <_strtod_l+0x850>)
 8008a1a:	f1b8 0f00 	cmp.w	r8, #0
 8008a1e:	f300 8113 	bgt.w	8008c48 <_strtod_l+0x7f8>
 8008a22:	b10b      	cbz	r3, 8008a28 <_strtod_l+0x5d8>
 8008a24:	4681      	mov	r9, r0
 8008a26:	468a      	mov	sl, r1
 8008a28:	9b05      	ldr	r3, [sp, #20]
 8008a2a:	b1bb      	cbz	r3, 8008a5c <_strtod_l+0x60c>
 8008a2c:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8008a30:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	4651      	mov	r1, sl
 8008a38:	dd10      	ble.n	8008a5c <_strtod_l+0x60c>
 8008a3a:	2b1f      	cmp	r3, #31
 8008a3c:	f340 8110 	ble.w	8008c60 <_strtod_l+0x810>
 8008a40:	2b34      	cmp	r3, #52	; 0x34
 8008a42:	bfd8      	it	le
 8008a44:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8008a48:	f04f 0900 	mov.w	r9, #0
 8008a4c:	bfcf      	iteee	gt
 8008a4e:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8008a52:	3b20      	suble	r3, #32
 8008a54:	fa02 f303 	lslle.w	r3, r2, r3
 8008a58:	ea03 0a01 	andle.w	sl, r3, r1
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	2300      	movs	r3, #0
 8008a60:	4648      	mov	r0, r9
 8008a62:	4651      	mov	r1, sl
 8008a64:	f7f7 ffa0 	bl	80009a8 <__aeabi_dcmpeq>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	d1a8      	bne.n	80089be <_strtod_l+0x56e>
 8008a6c:	9b06      	ldr	r3, [sp, #24]
 8008a6e:	9a04      	ldr	r2, [sp, #16]
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	9908      	ldr	r1, [sp, #32]
 8008a74:	4623      	mov	r3, r4
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 ff5e 	bl	8009938 <__s2b>
 8008a7c:	9008      	str	r0, [sp, #32]
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	f43f af00 	beq.w	8008884 <_strtod_l+0x434>
 8008a84:	9a07      	ldr	r2, [sp, #28]
 8008a86:	9b07      	ldr	r3, [sp, #28]
 8008a88:	2a00      	cmp	r2, #0
 8008a8a:	f1c3 0300 	rsb	r3, r3, #0
 8008a8e:	bfa8      	it	ge
 8008a90:	2300      	movge	r3, #0
 8008a92:	f04f 0800 	mov.w	r8, #0
 8008a96:	930e      	str	r3, [sp, #56]	; 0x38
 8008a98:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008a9c:	9316      	str	r3, [sp, #88]	; 0x58
 8008a9e:	f8cd 8010 	str.w	r8, [sp, #16]
 8008aa2:	9b08      	ldr	r3, [sp, #32]
 8008aa4:	4658      	mov	r0, fp
 8008aa6:	6859      	ldr	r1, [r3, #4]
 8008aa8:	f000 fec0 	bl	800982c <_Balloc>
 8008aac:	9006      	str	r0, [sp, #24]
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	f43f aef0 	beq.w	8008894 <_strtod_l+0x444>
 8008ab4:	9b08      	ldr	r3, [sp, #32]
 8008ab6:	300c      	adds	r0, #12
 8008ab8:	691a      	ldr	r2, [r3, #16]
 8008aba:	f103 010c 	add.w	r1, r3, #12
 8008abe:	3202      	adds	r2, #2
 8008ac0:	0092      	lsls	r2, r2, #2
 8008ac2:	f000 fea8 	bl	8009816 <memcpy>
 8008ac6:	ab1e      	add	r3, sp, #120	; 0x78
 8008ac8:	9301      	str	r3, [sp, #4]
 8008aca:	ab1d      	add	r3, sp, #116	; 0x74
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	464a      	mov	r2, r9
 8008ad0:	4653      	mov	r3, sl
 8008ad2:	4658      	mov	r0, fp
 8008ad4:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8008ad8:	f001 f9e8 	bl	8009eac <__d2b>
 8008adc:	901c      	str	r0, [sp, #112]	; 0x70
 8008ade:	2800      	cmp	r0, #0
 8008ae0:	f43f aed8 	beq.w	8008894 <_strtod_l+0x444>
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	4658      	mov	r0, fp
 8008ae8:	f000 ffb2 	bl	8009a50 <__i2b>
 8008aec:	9004      	str	r0, [sp, #16]
 8008aee:	4603      	mov	r3, r0
 8008af0:	2800      	cmp	r0, #0
 8008af2:	f43f aecf 	beq.w	8008894 <_strtod_l+0x444>
 8008af6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8008af8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008afa:	2d00      	cmp	r5, #0
 8008afc:	bfab      	itete	ge
 8008afe:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008b00:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008b02:	18ee      	addge	r6, r5, r3
 8008b04:	1b5c      	sublt	r4, r3, r5
 8008b06:	9b05      	ldr	r3, [sp, #20]
 8008b08:	bfa8      	it	ge
 8008b0a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8008b0c:	eba5 0503 	sub.w	r5, r5, r3
 8008b10:	4415      	add	r5, r2
 8008b12:	4b64      	ldr	r3, [pc, #400]	; (8008ca4 <_strtod_l+0x854>)
 8008b14:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8008b18:	bfb8      	it	lt
 8008b1a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008b1c:	429d      	cmp	r5, r3
 8008b1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008b22:	f280 80af 	bge.w	8008c84 <_strtod_l+0x834>
 8008b26:	1b5b      	subs	r3, r3, r5
 8008b28:	2b1f      	cmp	r3, #31
 8008b2a:	eba2 0203 	sub.w	r2, r2, r3
 8008b2e:	f04f 0701 	mov.w	r7, #1
 8008b32:	f300 809c 	bgt.w	8008c6e <_strtod_l+0x81e>
 8008b36:	2500      	movs	r5, #0
 8008b38:	fa07 f303 	lsl.w	r3, r7, r3
 8008b3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b3e:	18b7      	adds	r7, r6, r2
 8008b40:	9b05      	ldr	r3, [sp, #20]
 8008b42:	42be      	cmp	r6, r7
 8008b44:	4414      	add	r4, r2
 8008b46:	441c      	add	r4, r3
 8008b48:	4633      	mov	r3, r6
 8008b4a:	bfa8      	it	ge
 8008b4c:	463b      	movge	r3, r7
 8008b4e:	42a3      	cmp	r3, r4
 8008b50:	bfa8      	it	ge
 8008b52:	4623      	movge	r3, r4
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	bfc2      	ittt	gt
 8008b58:	1aff      	subgt	r7, r7, r3
 8008b5a:	1ae4      	subgt	r4, r4, r3
 8008b5c:	1af6      	subgt	r6, r6, r3
 8008b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b60:	b1bb      	cbz	r3, 8008b92 <_strtod_l+0x742>
 8008b62:	461a      	mov	r2, r3
 8008b64:	9904      	ldr	r1, [sp, #16]
 8008b66:	4658      	mov	r0, fp
 8008b68:	f001 f810 	bl	8009b8c <__pow5mult>
 8008b6c:	9004      	str	r0, [sp, #16]
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	f43f ae90 	beq.w	8008894 <_strtod_l+0x444>
 8008b74:	4601      	mov	r1, r0
 8008b76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008b78:	4658      	mov	r0, fp
 8008b7a:	f000 ff72 	bl	8009a62 <__multiply>
 8008b7e:	9009      	str	r0, [sp, #36]	; 0x24
 8008b80:	2800      	cmp	r0, #0
 8008b82:	f43f ae87 	beq.w	8008894 <_strtod_l+0x444>
 8008b86:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008b88:	4658      	mov	r0, fp
 8008b8a:	f000 fe83 	bl	8009894 <_Bfree>
 8008b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b90:	931c      	str	r3, [sp, #112]	; 0x70
 8008b92:	2f00      	cmp	r7, #0
 8008b94:	dc7a      	bgt.n	8008c8c <_strtod_l+0x83c>
 8008b96:	9b07      	ldr	r3, [sp, #28]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	dd08      	ble.n	8008bae <_strtod_l+0x75e>
 8008b9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008b9e:	9906      	ldr	r1, [sp, #24]
 8008ba0:	4658      	mov	r0, fp
 8008ba2:	f000 fff3 	bl	8009b8c <__pow5mult>
 8008ba6:	9006      	str	r0, [sp, #24]
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	f43f ae73 	beq.w	8008894 <_strtod_l+0x444>
 8008bae:	2c00      	cmp	r4, #0
 8008bb0:	dd08      	ble.n	8008bc4 <_strtod_l+0x774>
 8008bb2:	4622      	mov	r2, r4
 8008bb4:	9906      	ldr	r1, [sp, #24]
 8008bb6:	4658      	mov	r0, fp
 8008bb8:	f001 f836 	bl	8009c28 <__lshift>
 8008bbc:	9006      	str	r0, [sp, #24]
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f43f ae68 	beq.w	8008894 <_strtod_l+0x444>
 8008bc4:	2e00      	cmp	r6, #0
 8008bc6:	dd08      	ble.n	8008bda <_strtod_l+0x78a>
 8008bc8:	4632      	mov	r2, r6
 8008bca:	9904      	ldr	r1, [sp, #16]
 8008bcc:	4658      	mov	r0, fp
 8008bce:	f001 f82b 	bl	8009c28 <__lshift>
 8008bd2:	9004      	str	r0, [sp, #16]
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	f43f ae5d 	beq.w	8008894 <_strtod_l+0x444>
 8008bda:	9a06      	ldr	r2, [sp, #24]
 8008bdc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008bde:	4658      	mov	r0, fp
 8008be0:	f001 f890 	bl	8009d04 <__mdiff>
 8008be4:	4680      	mov	r8, r0
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f43f ae54 	beq.w	8008894 <_strtod_l+0x444>
 8008bec:	2400      	movs	r4, #0
 8008bee:	68c3      	ldr	r3, [r0, #12]
 8008bf0:	9904      	ldr	r1, [sp, #16]
 8008bf2:	60c4      	str	r4, [r0, #12]
 8008bf4:	930c      	str	r3, [sp, #48]	; 0x30
 8008bf6:	f001 f86b 	bl	8009cd0 <__mcmp>
 8008bfa:	42a0      	cmp	r0, r4
 8008bfc:	da54      	bge.n	8008ca8 <_strtod_l+0x858>
 8008bfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c00:	b9f3      	cbnz	r3, 8008c40 <_strtod_l+0x7f0>
 8008c02:	f1b9 0f00 	cmp.w	r9, #0
 8008c06:	d11b      	bne.n	8008c40 <_strtod_l+0x7f0>
 8008c08:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8008c0c:	b9c3      	cbnz	r3, 8008c40 <_strtod_l+0x7f0>
 8008c0e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008c12:	0d1b      	lsrs	r3, r3, #20
 8008c14:	051b      	lsls	r3, r3, #20
 8008c16:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008c1a:	d911      	bls.n	8008c40 <_strtod_l+0x7f0>
 8008c1c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8008c20:	b91b      	cbnz	r3, 8008c2a <_strtod_l+0x7da>
 8008c22:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	dd0a      	ble.n	8008c40 <_strtod_l+0x7f0>
 8008c2a:	4641      	mov	r1, r8
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	4658      	mov	r0, fp
 8008c30:	f000 fffa 	bl	8009c28 <__lshift>
 8008c34:	9904      	ldr	r1, [sp, #16]
 8008c36:	4680      	mov	r8, r0
 8008c38:	f001 f84a 	bl	8009cd0 <__mcmp>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	dc68      	bgt.n	8008d12 <_strtod_l+0x8c2>
 8008c40:	9b05      	ldr	r3, [sp, #20]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d172      	bne.n	8008d2c <_strtod_l+0x8dc>
 8008c46:	e630      	b.n	80088aa <_strtod_l+0x45a>
 8008c48:	f018 0f01 	tst.w	r8, #1
 8008c4c:	d004      	beq.n	8008c58 <_strtod_l+0x808>
 8008c4e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c52:	f7f7 fc41 	bl	80004d8 <__aeabi_dmul>
 8008c56:	2301      	movs	r3, #1
 8008c58:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008c5c:	3508      	adds	r5, #8
 8008c5e:	e6dc      	b.n	8008a1a <_strtod_l+0x5ca>
 8008c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c64:	fa02 f303 	lsl.w	r3, r2, r3
 8008c68:	ea03 0909 	and.w	r9, r3, r9
 8008c6c:	e6f6      	b.n	8008a5c <_strtod_l+0x60c>
 8008c6e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008c72:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008c76:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008c7a:	35e2      	adds	r5, #226	; 0xe2
 8008c7c:	fa07 f505 	lsl.w	r5, r7, r5
 8008c80:	970f      	str	r7, [sp, #60]	; 0x3c
 8008c82:	e75c      	b.n	8008b3e <_strtod_l+0x6ee>
 8008c84:	2301      	movs	r3, #1
 8008c86:	2500      	movs	r5, #0
 8008c88:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c8a:	e758      	b.n	8008b3e <_strtod_l+0x6ee>
 8008c8c:	463a      	mov	r2, r7
 8008c8e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008c90:	4658      	mov	r0, fp
 8008c92:	f000 ffc9 	bl	8009c28 <__lshift>
 8008c96:	901c      	str	r0, [sp, #112]	; 0x70
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f47f af7c 	bne.w	8008b96 <_strtod_l+0x746>
 8008c9e:	e5f9      	b.n	8008894 <_strtod_l+0x444>
 8008ca0:	0800a940 	.word	0x0800a940
 8008ca4:	fffffc02 	.word	0xfffffc02
 8008ca8:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008cac:	f040 8089 	bne.w	8008dc2 <_strtod_l+0x972>
 8008cb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008cb2:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8008cb6:	b342      	cbz	r2, 8008d0a <_strtod_l+0x8ba>
 8008cb8:	4aaf      	ldr	r2, [pc, #700]	; (8008f78 <_strtod_l+0xb28>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d156      	bne.n	8008d6c <_strtod_l+0x91c>
 8008cbe:	9b05      	ldr	r3, [sp, #20]
 8008cc0:	4648      	mov	r0, r9
 8008cc2:	b1eb      	cbz	r3, 8008d00 <_strtod_l+0x8b0>
 8008cc4:	4653      	mov	r3, sl
 8008cc6:	4aad      	ldr	r2, [pc, #692]	; (8008f7c <_strtod_l+0xb2c>)
 8008cc8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008ccc:	401a      	ands	r2, r3
 8008cce:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008cd2:	d818      	bhi.n	8008d06 <_strtod_l+0x8b6>
 8008cd4:	0d12      	lsrs	r2, r2, #20
 8008cd6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008cda:	fa01 f303 	lsl.w	r3, r1, r3
 8008cde:	4298      	cmp	r0, r3
 8008ce0:	d144      	bne.n	8008d6c <_strtod_l+0x91c>
 8008ce2:	4ba7      	ldr	r3, [pc, #668]	; (8008f80 <_strtod_l+0xb30>)
 8008ce4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d102      	bne.n	8008cf0 <_strtod_l+0x8a0>
 8008cea:	3001      	adds	r0, #1
 8008cec:	f43f add2 	beq.w	8008894 <_strtod_l+0x444>
 8008cf0:	4ba2      	ldr	r3, [pc, #648]	; (8008f7c <_strtod_l+0xb2c>)
 8008cf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cf4:	f04f 0900 	mov.w	r9, #0
 8008cf8:	401a      	ands	r2, r3
 8008cfa:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8008cfe:	e79f      	b.n	8008c40 <_strtod_l+0x7f0>
 8008d00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d04:	e7eb      	b.n	8008cde <_strtod_l+0x88e>
 8008d06:	460b      	mov	r3, r1
 8008d08:	e7e9      	b.n	8008cde <_strtod_l+0x88e>
 8008d0a:	bb7b      	cbnz	r3, 8008d6c <_strtod_l+0x91c>
 8008d0c:	f1b9 0f00 	cmp.w	r9, #0
 8008d10:	d12c      	bne.n	8008d6c <_strtod_l+0x91c>
 8008d12:	9905      	ldr	r1, [sp, #20]
 8008d14:	4653      	mov	r3, sl
 8008d16:	4a99      	ldr	r2, [pc, #612]	; (8008f7c <_strtod_l+0xb2c>)
 8008d18:	b1f1      	cbz	r1, 8008d58 <_strtod_l+0x908>
 8008d1a:	ea02 010a 	and.w	r1, r2, sl
 8008d1e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008d22:	dc19      	bgt.n	8008d58 <_strtod_l+0x908>
 8008d24:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008d28:	f77f ae51 	ble.w	80089ce <_strtod_l+0x57e>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4a95      	ldr	r2, [pc, #596]	; (8008f84 <_strtod_l+0xb34>)
 8008d30:	4648      	mov	r0, r9
 8008d32:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8008d36:	4651      	mov	r1, sl
 8008d38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008d3c:	f7f7 fbcc 	bl	80004d8 <__aeabi_dmul>
 8008d40:	4681      	mov	r9, r0
 8008d42:	468a      	mov	sl, r1
 8008d44:	2900      	cmp	r1, #0
 8008d46:	f47f adb0 	bne.w	80088aa <_strtod_l+0x45a>
 8008d4a:	2800      	cmp	r0, #0
 8008d4c:	f47f adad 	bne.w	80088aa <_strtod_l+0x45a>
 8008d50:	2322      	movs	r3, #34	; 0x22
 8008d52:	f8cb 3000 	str.w	r3, [fp]
 8008d56:	e5a8      	b.n	80088aa <_strtod_l+0x45a>
 8008d58:	4013      	ands	r3, r2
 8008d5a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008d5e:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8008d62:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008d66:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8008d6a:	e769      	b.n	8008c40 <_strtod_l+0x7f0>
 8008d6c:	b19d      	cbz	r5, 8008d96 <_strtod_l+0x946>
 8008d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d70:	421d      	tst	r5, r3
 8008d72:	f43f af65 	beq.w	8008c40 <_strtod_l+0x7f0>
 8008d76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d78:	9a05      	ldr	r2, [sp, #20]
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	4651      	mov	r1, sl
 8008d7e:	b173      	cbz	r3, 8008d9e <_strtod_l+0x94e>
 8008d80:	f7ff fb45 	bl	800840e <sulp>
 8008d84:	4602      	mov	r2, r0
 8008d86:	460b      	mov	r3, r1
 8008d88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008d8c:	f7f7 f9ee 	bl	800016c <__adddf3>
 8008d90:	4681      	mov	r9, r0
 8008d92:	468a      	mov	sl, r1
 8008d94:	e754      	b.n	8008c40 <_strtod_l+0x7f0>
 8008d96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d98:	ea13 0f09 	tst.w	r3, r9
 8008d9c:	e7e9      	b.n	8008d72 <_strtod_l+0x922>
 8008d9e:	f7ff fb36 	bl	800840e <sulp>
 8008da2:	4602      	mov	r2, r0
 8008da4:	460b      	mov	r3, r1
 8008da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008daa:	f7f7 f9dd 	bl	8000168 <__aeabi_dsub>
 8008dae:	2200      	movs	r2, #0
 8008db0:	2300      	movs	r3, #0
 8008db2:	4681      	mov	r9, r0
 8008db4:	468a      	mov	sl, r1
 8008db6:	f7f7 fdf7 	bl	80009a8 <__aeabi_dcmpeq>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	f47f ae07 	bne.w	80089ce <_strtod_l+0x57e>
 8008dc0:	e73e      	b.n	8008c40 <_strtod_l+0x7f0>
 8008dc2:	9904      	ldr	r1, [sp, #16]
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	f001 f8c0 	bl	8009f4a <__ratio>
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008dd0:	4606      	mov	r6, r0
 8008dd2:	460f      	mov	r7, r1
 8008dd4:	f7f7 fdfc 	bl	80009d0 <__aeabi_dcmple>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d075      	beq.n	8008ec8 <_strtod_l+0xa78>
 8008ddc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d047      	beq.n	8008e72 <_strtod_l+0xa22>
 8008de2:	2600      	movs	r6, #0
 8008de4:	4f68      	ldr	r7, [pc, #416]	; (8008f88 <_strtod_l+0xb38>)
 8008de6:	4d68      	ldr	r5, [pc, #416]	; (8008f88 <_strtod_l+0xb38>)
 8008de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008dee:	0d1b      	lsrs	r3, r3, #20
 8008df0:	051b      	lsls	r3, r3, #20
 8008df2:	930f      	str	r3, [sp, #60]	; 0x3c
 8008df4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008df6:	4b65      	ldr	r3, [pc, #404]	; (8008f8c <_strtod_l+0xb3c>)
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	f040 80cf 	bne.w	8008f9c <_strtod_l+0xb4c>
 8008dfe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008e02:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e08:	4648      	mov	r0, r9
 8008e0a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8008e0e:	4651      	mov	r1, sl
 8008e10:	f000 ffd6 	bl	8009dc0 <__ulp>
 8008e14:	4602      	mov	r2, r0
 8008e16:	460b      	mov	r3, r1
 8008e18:	4630      	mov	r0, r6
 8008e1a:	4639      	mov	r1, r7
 8008e1c:	f7f7 fb5c 	bl	80004d8 <__aeabi_dmul>
 8008e20:	464a      	mov	r2, r9
 8008e22:	4653      	mov	r3, sl
 8008e24:	f7f7 f9a2 	bl	800016c <__adddf3>
 8008e28:	460b      	mov	r3, r1
 8008e2a:	4954      	ldr	r1, [pc, #336]	; (8008f7c <_strtod_l+0xb2c>)
 8008e2c:	4a58      	ldr	r2, [pc, #352]	; (8008f90 <_strtod_l+0xb40>)
 8008e2e:	4019      	ands	r1, r3
 8008e30:	4291      	cmp	r1, r2
 8008e32:	4681      	mov	r9, r0
 8008e34:	d95e      	bls.n	8008ef4 <_strtod_l+0xaa4>
 8008e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e38:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d103      	bne.n	8008e48 <_strtod_l+0x9f8>
 8008e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e42:	3301      	adds	r3, #1
 8008e44:	f43f ad26 	beq.w	8008894 <_strtod_l+0x444>
 8008e48:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008e4c:	f8df a130 	ldr.w	sl, [pc, #304]	; 8008f80 <_strtod_l+0xb30>
 8008e50:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008e52:	4658      	mov	r0, fp
 8008e54:	f000 fd1e 	bl	8009894 <_Bfree>
 8008e58:	9906      	ldr	r1, [sp, #24]
 8008e5a:	4658      	mov	r0, fp
 8008e5c:	f000 fd1a 	bl	8009894 <_Bfree>
 8008e60:	9904      	ldr	r1, [sp, #16]
 8008e62:	4658      	mov	r0, fp
 8008e64:	f000 fd16 	bl	8009894 <_Bfree>
 8008e68:	4641      	mov	r1, r8
 8008e6a:	4658      	mov	r0, fp
 8008e6c:	f000 fd12 	bl	8009894 <_Bfree>
 8008e70:	e617      	b.n	8008aa2 <_strtod_l+0x652>
 8008e72:	f1b9 0f00 	cmp.w	r9, #0
 8008e76:	d119      	bne.n	8008eac <_strtod_l+0xa5c>
 8008e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e7e:	b9e3      	cbnz	r3, 8008eba <_strtod_l+0xa6a>
 8008e80:	2200      	movs	r2, #0
 8008e82:	4b41      	ldr	r3, [pc, #260]	; (8008f88 <_strtod_l+0xb38>)
 8008e84:	4630      	mov	r0, r6
 8008e86:	4639      	mov	r1, r7
 8008e88:	f7f7 fd98 	bl	80009bc <__aeabi_dcmplt>
 8008e8c:	b9c8      	cbnz	r0, 8008ec2 <_strtod_l+0xa72>
 8008e8e:	2200      	movs	r2, #0
 8008e90:	4b40      	ldr	r3, [pc, #256]	; (8008f94 <_strtod_l+0xb44>)
 8008e92:	4630      	mov	r0, r6
 8008e94:	4639      	mov	r1, r7
 8008e96:	f7f7 fb1f 	bl	80004d8 <__aeabi_dmul>
 8008e9a:	4604      	mov	r4, r0
 8008e9c:	460d      	mov	r5, r1
 8008e9e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008ea2:	9418      	str	r4, [sp, #96]	; 0x60
 8008ea4:	9319      	str	r3, [sp, #100]	; 0x64
 8008ea6:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8008eaa:	e79d      	b.n	8008de8 <_strtod_l+0x998>
 8008eac:	f1b9 0f01 	cmp.w	r9, #1
 8008eb0:	d103      	bne.n	8008eba <_strtod_l+0xa6a>
 8008eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f43f ad8a 	beq.w	80089ce <_strtod_l+0x57e>
 8008eba:	2600      	movs	r6, #0
 8008ebc:	4f36      	ldr	r7, [pc, #216]	; (8008f98 <_strtod_l+0xb48>)
 8008ebe:	2400      	movs	r4, #0
 8008ec0:	e791      	b.n	8008de6 <_strtod_l+0x996>
 8008ec2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008ec4:	4d33      	ldr	r5, [pc, #204]	; (8008f94 <_strtod_l+0xb44>)
 8008ec6:	e7ea      	b.n	8008e9e <_strtod_l+0xa4e>
 8008ec8:	4b32      	ldr	r3, [pc, #200]	; (8008f94 <_strtod_l+0xb44>)
 8008eca:	2200      	movs	r2, #0
 8008ecc:	4630      	mov	r0, r6
 8008ece:	4639      	mov	r1, r7
 8008ed0:	f7f7 fb02 	bl	80004d8 <__aeabi_dmul>
 8008ed4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	460d      	mov	r5, r1
 8008eda:	b933      	cbnz	r3, 8008eea <_strtod_l+0xa9a>
 8008edc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ee0:	9010      	str	r0, [sp, #64]	; 0x40
 8008ee2:	9311      	str	r3, [sp, #68]	; 0x44
 8008ee4:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008ee8:	e77e      	b.n	8008de8 <_strtod_l+0x998>
 8008eea:	4602      	mov	r2, r0
 8008eec:	460b      	mov	r3, r1
 8008eee:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008ef2:	e7f7      	b.n	8008ee4 <_strtod_l+0xa94>
 8008ef4:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8008ef8:	9b05      	ldr	r3, [sp, #20]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1a8      	bne.n	8008e50 <_strtod_l+0xa00>
 8008efe:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008f02:	0d1b      	lsrs	r3, r3, #20
 8008f04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f06:	051b      	lsls	r3, r3, #20
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	4656      	mov	r6, sl
 8008f0c:	d1a0      	bne.n	8008e50 <_strtod_l+0xa00>
 8008f0e:	4629      	mov	r1, r5
 8008f10:	4620      	mov	r0, r4
 8008f12:	f7f7 fd7b 	bl	8000a0c <__aeabi_d2iz>
 8008f16:	f7f7 fa75 	bl	8000404 <__aeabi_i2d>
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	4629      	mov	r1, r5
 8008f20:	4620      	mov	r0, r4
 8008f22:	f7f7 f921 	bl	8000168 <__aeabi_dsub>
 8008f26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f28:	4604      	mov	r4, r0
 8008f2a:	460d      	mov	r5, r1
 8008f2c:	b933      	cbnz	r3, 8008f3c <_strtod_l+0xaec>
 8008f2e:	f1b9 0f00 	cmp.w	r9, #0
 8008f32:	d103      	bne.n	8008f3c <_strtod_l+0xaec>
 8008f34:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8008f38:	2e00      	cmp	r6, #0
 8008f3a:	d06a      	beq.n	8009012 <_strtod_l+0xbc2>
 8008f3c:	a30a      	add	r3, pc, #40	; (adr r3, 8008f68 <_strtod_l+0xb18>)
 8008f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f42:	4620      	mov	r0, r4
 8008f44:	4629      	mov	r1, r5
 8008f46:	f7f7 fd39 	bl	80009bc <__aeabi_dcmplt>
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f47f acad 	bne.w	80088aa <_strtod_l+0x45a>
 8008f50:	a307      	add	r3, pc, #28	; (adr r3, 8008f70 <_strtod_l+0xb20>)
 8008f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f56:	4620      	mov	r0, r4
 8008f58:	4629      	mov	r1, r5
 8008f5a:	f7f7 fd4d 	bl	80009f8 <__aeabi_dcmpgt>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	f43f af76 	beq.w	8008e50 <_strtod_l+0xa00>
 8008f64:	e4a1      	b.n	80088aa <_strtod_l+0x45a>
 8008f66:	bf00      	nop
 8008f68:	94a03595 	.word	0x94a03595
 8008f6c:	3fdfffff 	.word	0x3fdfffff
 8008f70:	35afe535 	.word	0x35afe535
 8008f74:	3fe00000 	.word	0x3fe00000
 8008f78:	000fffff 	.word	0x000fffff
 8008f7c:	7ff00000 	.word	0x7ff00000
 8008f80:	7fefffff 	.word	0x7fefffff
 8008f84:	39500000 	.word	0x39500000
 8008f88:	3ff00000 	.word	0x3ff00000
 8008f8c:	7fe00000 	.word	0x7fe00000
 8008f90:	7c9fffff 	.word	0x7c9fffff
 8008f94:	3fe00000 	.word	0x3fe00000
 8008f98:	bff00000 	.word	0xbff00000
 8008f9c:	9b05      	ldr	r3, [sp, #20]
 8008f9e:	b313      	cbz	r3, 8008fe6 <_strtod_l+0xb96>
 8008fa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fa2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008fa6:	d81e      	bhi.n	8008fe6 <_strtod_l+0xb96>
 8008fa8:	a325      	add	r3, pc, #148	; (adr r3, 8009040 <_strtod_l+0xbf0>)
 8008faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	f7f7 fd0d 	bl	80009d0 <__aeabi_dcmple>
 8008fb6:	b190      	cbz	r0, 8008fde <_strtod_l+0xb8e>
 8008fb8:	4629      	mov	r1, r5
 8008fba:	4620      	mov	r0, r4
 8008fbc:	f7f7 fd4e 	bl	8000a5c <__aeabi_d2uiz>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	bf08      	it	eq
 8008fc4:	2001      	moveq	r0, #1
 8008fc6:	f7f7 fa0d 	bl	80003e4 <__aeabi_ui2d>
 8008fca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fcc:	4604      	mov	r4, r0
 8008fce:	460d      	mov	r5, r1
 8008fd0:	b9d3      	cbnz	r3, 8009008 <_strtod_l+0xbb8>
 8008fd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008fd6:	9012      	str	r0, [sp, #72]	; 0x48
 8008fd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008fda:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008fde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008fe0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008fe4:	1a9f      	subs	r7, r3, r2
 8008fe6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008fea:	f000 fee9 	bl	8009dc0 <__ulp>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	4639      	mov	r1, r7
 8008ff6:	f7f7 fa6f 	bl	80004d8 <__aeabi_dmul>
 8008ffa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ffe:	f7f7 f8b5 	bl	800016c <__adddf3>
 8009002:	4681      	mov	r9, r0
 8009004:	468a      	mov	sl, r1
 8009006:	e777      	b.n	8008ef8 <_strtod_l+0xaa8>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009010:	e7e3      	b.n	8008fda <_strtod_l+0xb8a>
 8009012:	a30d      	add	r3, pc, #52	; (adr r3, 8009048 <_strtod_l+0xbf8>)
 8009014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009018:	f7f7 fcd0 	bl	80009bc <__aeabi_dcmplt>
 800901c:	e79f      	b.n	8008f5e <_strtod_l+0xb0e>
 800901e:	2300      	movs	r3, #0
 8009020:	930d      	str	r3, [sp, #52]	; 0x34
 8009022:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009024:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009026:	6013      	str	r3, [r2, #0]
 8009028:	f7ff ba55 	b.w	80084d6 <_strtod_l+0x86>
 800902c:	2b65      	cmp	r3, #101	; 0x65
 800902e:	f04f 0200 	mov.w	r2, #0
 8009032:	f43f ab42 	beq.w	80086ba <_strtod_l+0x26a>
 8009036:	2101      	movs	r1, #1
 8009038:	4614      	mov	r4, r2
 800903a:	9105      	str	r1, [sp, #20]
 800903c:	f7ff babf 	b.w	80085be <_strtod_l+0x16e>
 8009040:	ffc00000 	.word	0xffc00000
 8009044:	41dfffff 	.word	0x41dfffff
 8009048:	94a03595 	.word	0x94a03595
 800904c:	3fcfffff 	.word	0x3fcfffff

08009050 <strtod>:
 8009050:	4b06      	ldr	r3, [pc, #24]	; (800906c <strtod+0x1c>)
 8009052:	b410      	push	{r4}
 8009054:	681c      	ldr	r4, [r3, #0]
 8009056:	4a06      	ldr	r2, [pc, #24]	; (8009070 <strtod+0x20>)
 8009058:	6a23      	ldr	r3, [r4, #32]
 800905a:	2b00      	cmp	r3, #0
 800905c:	bf08      	it	eq
 800905e:	4613      	moveq	r3, r2
 8009060:	460a      	mov	r2, r1
 8009062:	4601      	mov	r1, r0
 8009064:	4620      	mov	r0, r4
 8009066:	bc10      	pop	{r4}
 8009068:	f7ff b9f2 	b.w	8008450 <_strtod_l>
 800906c:	2000017c 	.word	0x2000017c
 8009070:	200001e0 	.word	0x200001e0

08009074 <_strtol_l.isra.0>:
 8009074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009078:	4680      	mov	r8, r0
 800907a:	4689      	mov	r9, r1
 800907c:	4692      	mov	sl, r2
 800907e:	461e      	mov	r6, r3
 8009080:	460f      	mov	r7, r1
 8009082:	463d      	mov	r5, r7
 8009084:	9808      	ldr	r0, [sp, #32]
 8009086:	f815 4b01 	ldrb.w	r4, [r5], #1
 800908a:	f000 fbad 	bl	80097e8 <__locale_ctype_ptr_l>
 800908e:	4420      	add	r0, r4
 8009090:	7843      	ldrb	r3, [r0, #1]
 8009092:	f013 0308 	ands.w	r3, r3, #8
 8009096:	d132      	bne.n	80090fe <_strtol_l.isra.0+0x8a>
 8009098:	2c2d      	cmp	r4, #45	; 0x2d
 800909a:	d132      	bne.n	8009102 <_strtol_l.isra.0+0x8e>
 800909c:	2201      	movs	r2, #1
 800909e:	787c      	ldrb	r4, [r7, #1]
 80090a0:	1cbd      	adds	r5, r7, #2
 80090a2:	2e00      	cmp	r6, #0
 80090a4:	d05d      	beq.n	8009162 <_strtol_l.isra.0+0xee>
 80090a6:	2e10      	cmp	r6, #16
 80090a8:	d109      	bne.n	80090be <_strtol_l.isra.0+0x4a>
 80090aa:	2c30      	cmp	r4, #48	; 0x30
 80090ac:	d107      	bne.n	80090be <_strtol_l.isra.0+0x4a>
 80090ae:	782b      	ldrb	r3, [r5, #0]
 80090b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090b4:	2b58      	cmp	r3, #88	; 0x58
 80090b6:	d14f      	bne.n	8009158 <_strtol_l.isra.0+0xe4>
 80090b8:	2610      	movs	r6, #16
 80090ba:	786c      	ldrb	r4, [r5, #1]
 80090bc:	3502      	adds	r5, #2
 80090be:	2a00      	cmp	r2, #0
 80090c0:	bf14      	ite	ne
 80090c2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80090c6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80090ca:	2700      	movs	r7, #0
 80090cc:	fbb1 fcf6 	udiv	ip, r1, r6
 80090d0:	4638      	mov	r0, r7
 80090d2:	fb06 1e1c 	mls	lr, r6, ip, r1
 80090d6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80090da:	2b09      	cmp	r3, #9
 80090dc:	d817      	bhi.n	800910e <_strtol_l.isra.0+0x9a>
 80090de:	461c      	mov	r4, r3
 80090e0:	42a6      	cmp	r6, r4
 80090e2:	dd23      	ble.n	800912c <_strtol_l.isra.0+0xb8>
 80090e4:	1c7b      	adds	r3, r7, #1
 80090e6:	d007      	beq.n	80090f8 <_strtol_l.isra.0+0x84>
 80090e8:	4584      	cmp	ip, r0
 80090ea:	d31c      	bcc.n	8009126 <_strtol_l.isra.0+0xb2>
 80090ec:	d101      	bne.n	80090f2 <_strtol_l.isra.0+0x7e>
 80090ee:	45a6      	cmp	lr, r4
 80090f0:	db19      	blt.n	8009126 <_strtol_l.isra.0+0xb2>
 80090f2:	2701      	movs	r7, #1
 80090f4:	fb00 4006 	mla	r0, r0, r6, r4
 80090f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090fc:	e7eb      	b.n	80090d6 <_strtol_l.isra.0+0x62>
 80090fe:	462f      	mov	r7, r5
 8009100:	e7bf      	b.n	8009082 <_strtol_l.isra.0+0xe>
 8009102:	2c2b      	cmp	r4, #43	; 0x2b
 8009104:	bf04      	itt	eq
 8009106:	1cbd      	addeq	r5, r7, #2
 8009108:	787c      	ldrbeq	r4, [r7, #1]
 800910a:	461a      	mov	r2, r3
 800910c:	e7c9      	b.n	80090a2 <_strtol_l.isra.0+0x2e>
 800910e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009112:	2b19      	cmp	r3, #25
 8009114:	d801      	bhi.n	800911a <_strtol_l.isra.0+0xa6>
 8009116:	3c37      	subs	r4, #55	; 0x37
 8009118:	e7e2      	b.n	80090e0 <_strtol_l.isra.0+0x6c>
 800911a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800911e:	2b19      	cmp	r3, #25
 8009120:	d804      	bhi.n	800912c <_strtol_l.isra.0+0xb8>
 8009122:	3c57      	subs	r4, #87	; 0x57
 8009124:	e7dc      	b.n	80090e0 <_strtol_l.isra.0+0x6c>
 8009126:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800912a:	e7e5      	b.n	80090f8 <_strtol_l.isra.0+0x84>
 800912c:	1c7b      	adds	r3, r7, #1
 800912e:	d108      	bne.n	8009142 <_strtol_l.isra.0+0xce>
 8009130:	2322      	movs	r3, #34	; 0x22
 8009132:	4608      	mov	r0, r1
 8009134:	f8c8 3000 	str.w	r3, [r8]
 8009138:	f1ba 0f00 	cmp.w	sl, #0
 800913c:	d107      	bne.n	800914e <_strtol_l.isra.0+0xda>
 800913e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009142:	b102      	cbz	r2, 8009146 <_strtol_l.isra.0+0xd2>
 8009144:	4240      	negs	r0, r0
 8009146:	f1ba 0f00 	cmp.w	sl, #0
 800914a:	d0f8      	beq.n	800913e <_strtol_l.isra.0+0xca>
 800914c:	b10f      	cbz	r7, 8009152 <_strtol_l.isra.0+0xde>
 800914e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009152:	f8ca 9000 	str.w	r9, [sl]
 8009156:	e7f2      	b.n	800913e <_strtol_l.isra.0+0xca>
 8009158:	2430      	movs	r4, #48	; 0x30
 800915a:	2e00      	cmp	r6, #0
 800915c:	d1af      	bne.n	80090be <_strtol_l.isra.0+0x4a>
 800915e:	2608      	movs	r6, #8
 8009160:	e7ad      	b.n	80090be <_strtol_l.isra.0+0x4a>
 8009162:	2c30      	cmp	r4, #48	; 0x30
 8009164:	d0a3      	beq.n	80090ae <_strtol_l.isra.0+0x3a>
 8009166:	260a      	movs	r6, #10
 8009168:	e7a9      	b.n	80090be <_strtol_l.isra.0+0x4a>
	...

0800916c <strtol>:
 800916c:	4b08      	ldr	r3, [pc, #32]	; (8009190 <strtol+0x24>)
 800916e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009170:	681c      	ldr	r4, [r3, #0]
 8009172:	4d08      	ldr	r5, [pc, #32]	; (8009194 <strtol+0x28>)
 8009174:	6a23      	ldr	r3, [r4, #32]
 8009176:	2b00      	cmp	r3, #0
 8009178:	bf08      	it	eq
 800917a:	462b      	moveq	r3, r5
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	4613      	mov	r3, r2
 8009180:	460a      	mov	r2, r1
 8009182:	4601      	mov	r1, r0
 8009184:	4620      	mov	r0, r4
 8009186:	f7ff ff75 	bl	8009074 <_strtol_l.isra.0>
 800918a:	b003      	add	sp, #12
 800918c:	bd30      	pop	{r4, r5, pc}
 800918e:	bf00      	nop
 8009190:	2000017c 	.word	0x2000017c
 8009194:	200001e0 	.word	0x200001e0

08009198 <rshift>:
 8009198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800919a:	6906      	ldr	r6, [r0, #16]
 800919c:	114b      	asrs	r3, r1, #5
 800919e:	429e      	cmp	r6, r3
 80091a0:	f100 0414 	add.w	r4, r0, #20
 80091a4:	dd31      	ble.n	800920a <rshift+0x72>
 80091a6:	f011 011f 	ands.w	r1, r1, #31
 80091aa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80091ae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80091b2:	d108      	bne.n	80091c6 <rshift+0x2e>
 80091b4:	4621      	mov	r1, r4
 80091b6:	42b2      	cmp	r2, r6
 80091b8:	460b      	mov	r3, r1
 80091ba:	d211      	bcs.n	80091e0 <rshift+0x48>
 80091bc:	f852 3b04 	ldr.w	r3, [r2], #4
 80091c0:	f841 3b04 	str.w	r3, [r1], #4
 80091c4:	e7f7      	b.n	80091b6 <rshift+0x1e>
 80091c6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80091ca:	4623      	mov	r3, r4
 80091cc:	f1c1 0c20 	rsb	ip, r1, #32
 80091d0:	40cd      	lsrs	r5, r1
 80091d2:	3204      	adds	r2, #4
 80091d4:	42b2      	cmp	r2, r6
 80091d6:	4617      	mov	r7, r2
 80091d8:	d30d      	bcc.n	80091f6 <rshift+0x5e>
 80091da:	601d      	str	r5, [r3, #0]
 80091dc:	b105      	cbz	r5, 80091e0 <rshift+0x48>
 80091de:	3304      	adds	r3, #4
 80091e0:	42a3      	cmp	r3, r4
 80091e2:	eba3 0204 	sub.w	r2, r3, r4
 80091e6:	bf08      	it	eq
 80091e8:	2300      	moveq	r3, #0
 80091ea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091ee:	6102      	str	r2, [r0, #16]
 80091f0:	bf08      	it	eq
 80091f2:	6143      	streq	r3, [r0, #20]
 80091f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091f6:	683f      	ldr	r7, [r7, #0]
 80091f8:	fa07 f70c 	lsl.w	r7, r7, ip
 80091fc:	433d      	orrs	r5, r7
 80091fe:	f843 5b04 	str.w	r5, [r3], #4
 8009202:	f852 5b04 	ldr.w	r5, [r2], #4
 8009206:	40cd      	lsrs	r5, r1
 8009208:	e7e4      	b.n	80091d4 <rshift+0x3c>
 800920a:	4623      	mov	r3, r4
 800920c:	e7e8      	b.n	80091e0 <rshift+0x48>

0800920e <__hexdig_fun>:
 800920e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009212:	2b09      	cmp	r3, #9
 8009214:	d802      	bhi.n	800921c <__hexdig_fun+0xe>
 8009216:	3820      	subs	r0, #32
 8009218:	b2c0      	uxtb	r0, r0
 800921a:	4770      	bx	lr
 800921c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009220:	2b05      	cmp	r3, #5
 8009222:	d801      	bhi.n	8009228 <__hexdig_fun+0x1a>
 8009224:	3847      	subs	r0, #71	; 0x47
 8009226:	e7f7      	b.n	8009218 <__hexdig_fun+0xa>
 8009228:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800922c:	2b05      	cmp	r3, #5
 800922e:	d801      	bhi.n	8009234 <__hexdig_fun+0x26>
 8009230:	3827      	subs	r0, #39	; 0x27
 8009232:	e7f1      	b.n	8009218 <__hexdig_fun+0xa>
 8009234:	2000      	movs	r0, #0
 8009236:	4770      	bx	lr

08009238 <__gethex>:
 8009238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923c:	b08b      	sub	sp, #44	; 0x2c
 800923e:	9002      	str	r0, [sp, #8]
 8009240:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009242:	468a      	mov	sl, r1
 8009244:	4690      	mov	r8, r2
 8009246:	9306      	str	r3, [sp, #24]
 8009248:	f000 fad1 	bl	80097ee <__localeconv_l>
 800924c:	6803      	ldr	r3, [r0, #0]
 800924e:	f04f 0b00 	mov.w	fp, #0
 8009252:	4618      	mov	r0, r3
 8009254:	9303      	str	r3, [sp, #12]
 8009256:	f7f6 ff7b 	bl	8000150 <strlen>
 800925a:	9b03      	ldr	r3, [sp, #12]
 800925c:	9001      	str	r0, [sp, #4]
 800925e:	4403      	add	r3, r0
 8009260:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009264:	9307      	str	r3, [sp, #28]
 8009266:	f8da 3000 	ldr.w	r3, [sl]
 800926a:	3302      	adds	r3, #2
 800926c:	461f      	mov	r7, r3
 800926e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009272:	2830      	cmp	r0, #48	; 0x30
 8009274:	d06c      	beq.n	8009350 <__gethex+0x118>
 8009276:	f7ff ffca 	bl	800920e <__hexdig_fun>
 800927a:	4604      	mov	r4, r0
 800927c:	2800      	cmp	r0, #0
 800927e:	d16a      	bne.n	8009356 <__gethex+0x11e>
 8009280:	9a01      	ldr	r2, [sp, #4]
 8009282:	9903      	ldr	r1, [sp, #12]
 8009284:	4638      	mov	r0, r7
 8009286:	f7ff f89b 	bl	80083c0 <strncmp>
 800928a:	2800      	cmp	r0, #0
 800928c:	d166      	bne.n	800935c <__gethex+0x124>
 800928e:	9b01      	ldr	r3, [sp, #4]
 8009290:	5cf8      	ldrb	r0, [r7, r3]
 8009292:	18fe      	adds	r6, r7, r3
 8009294:	f7ff ffbb 	bl	800920e <__hexdig_fun>
 8009298:	2800      	cmp	r0, #0
 800929a:	d062      	beq.n	8009362 <__gethex+0x12a>
 800929c:	4633      	mov	r3, r6
 800929e:	7818      	ldrb	r0, [r3, #0]
 80092a0:	461f      	mov	r7, r3
 80092a2:	2830      	cmp	r0, #48	; 0x30
 80092a4:	f103 0301 	add.w	r3, r3, #1
 80092a8:	d0f9      	beq.n	800929e <__gethex+0x66>
 80092aa:	f7ff ffb0 	bl	800920e <__hexdig_fun>
 80092ae:	fab0 f580 	clz	r5, r0
 80092b2:	4634      	mov	r4, r6
 80092b4:	f04f 0b01 	mov.w	fp, #1
 80092b8:	096d      	lsrs	r5, r5, #5
 80092ba:	463a      	mov	r2, r7
 80092bc:	4616      	mov	r6, r2
 80092be:	7830      	ldrb	r0, [r6, #0]
 80092c0:	3201      	adds	r2, #1
 80092c2:	f7ff ffa4 	bl	800920e <__hexdig_fun>
 80092c6:	2800      	cmp	r0, #0
 80092c8:	d1f8      	bne.n	80092bc <__gethex+0x84>
 80092ca:	9a01      	ldr	r2, [sp, #4]
 80092cc:	9903      	ldr	r1, [sp, #12]
 80092ce:	4630      	mov	r0, r6
 80092d0:	f7ff f876 	bl	80083c0 <strncmp>
 80092d4:	b950      	cbnz	r0, 80092ec <__gethex+0xb4>
 80092d6:	b954      	cbnz	r4, 80092ee <__gethex+0xb6>
 80092d8:	9b01      	ldr	r3, [sp, #4]
 80092da:	18f4      	adds	r4, r6, r3
 80092dc:	4622      	mov	r2, r4
 80092de:	4616      	mov	r6, r2
 80092e0:	7830      	ldrb	r0, [r6, #0]
 80092e2:	3201      	adds	r2, #1
 80092e4:	f7ff ff93 	bl	800920e <__hexdig_fun>
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d1f8      	bne.n	80092de <__gethex+0xa6>
 80092ec:	b10c      	cbz	r4, 80092f2 <__gethex+0xba>
 80092ee:	1ba4      	subs	r4, r4, r6
 80092f0:	00a4      	lsls	r4, r4, #2
 80092f2:	7833      	ldrb	r3, [r6, #0]
 80092f4:	2b50      	cmp	r3, #80	; 0x50
 80092f6:	d001      	beq.n	80092fc <__gethex+0xc4>
 80092f8:	2b70      	cmp	r3, #112	; 0x70
 80092fa:	d140      	bne.n	800937e <__gethex+0x146>
 80092fc:	7873      	ldrb	r3, [r6, #1]
 80092fe:	2b2b      	cmp	r3, #43	; 0x2b
 8009300:	d031      	beq.n	8009366 <__gethex+0x12e>
 8009302:	2b2d      	cmp	r3, #45	; 0x2d
 8009304:	d033      	beq.n	800936e <__gethex+0x136>
 8009306:	f04f 0900 	mov.w	r9, #0
 800930a:	1c71      	adds	r1, r6, #1
 800930c:	7808      	ldrb	r0, [r1, #0]
 800930e:	f7ff ff7e 	bl	800920e <__hexdig_fun>
 8009312:	1e43      	subs	r3, r0, #1
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2b18      	cmp	r3, #24
 8009318:	d831      	bhi.n	800937e <__gethex+0x146>
 800931a:	f1a0 0210 	sub.w	r2, r0, #16
 800931e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009322:	f7ff ff74 	bl	800920e <__hexdig_fun>
 8009326:	1e43      	subs	r3, r0, #1
 8009328:	b2db      	uxtb	r3, r3
 800932a:	2b18      	cmp	r3, #24
 800932c:	d922      	bls.n	8009374 <__gethex+0x13c>
 800932e:	f1b9 0f00 	cmp.w	r9, #0
 8009332:	d000      	beq.n	8009336 <__gethex+0xfe>
 8009334:	4252      	negs	r2, r2
 8009336:	4414      	add	r4, r2
 8009338:	f8ca 1000 	str.w	r1, [sl]
 800933c:	b30d      	cbz	r5, 8009382 <__gethex+0x14a>
 800933e:	f1bb 0f00 	cmp.w	fp, #0
 8009342:	bf0c      	ite	eq
 8009344:	2706      	moveq	r7, #6
 8009346:	2700      	movne	r7, #0
 8009348:	4638      	mov	r0, r7
 800934a:	b00b      	add	sp, #44	; 0x2c
 800934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009350:	f10b 0b01 	add.w	fp, fp, #1
 8009354:	e78a      	b.n	800926c <__gethex+0x34>
 8009356:	2500      	movs	r5, #0
 8009358:	462c      	mov	r4, r5
 800935a:	e7ae      	b.n	80092ba <__gethex+0x82>
 800935c:	463e      	mov	r6, r7
 800935e:	2501      	movs	r5, #1
 8009360:	e7c7      	b.n	80092f2 <__gethex+0xba>
 8009362:	4604      	mov	r4, r0
 8009364:	e7fb      	b.n	800935e <__gethex+0x126>
 8009366:	f04f 0900 	mov.w	r9, #0
 800936a:	1cb1      	adds	r1, r6, #2
 800936c:	e7ce      	b.n	800930c <__gethex+0xd4>
 800936e:	f04f 0901 	mov.w	r9, #1
 8009372:	e7fa      	b.n	800936a <__gethex+0x132>
 8009374:	230a      	movs	r3, #10
 8009376:	fb03 0202 	mla	r2, r3, r2, r0
 800937a:	3a10      	subs	r2, #16
 800937c:	e7cf      	b.n	800931e <__gethex+0xe6>
 800937e:	4631      	mov	r1, r6
 8009380:	e7da      	b.n	8009338 <__gethex+0x100>
 8009382:	4629      	mov	r1, r5
 8009384:	1bf3      	subs	r3, r6, r7
 8009386:	3b01      	subs	r3, #1
 8009388:	2b07      	cmp	r3, #7
 800938a:	dc49      	bgt.n	8009420 <__gethex+0x1e8>
 800938c:	9802      	ldr	r0, [sp, #8]
 800938e:	f000 fa4d 	bl	800982c <_Balloc>
 8009392:	f04f 0b00 	mov.w	fp, #0
 8009396:	4605      	mov	r5, r0
 8009398:	46da      	mov	sl, fp
 800939a:	9b01      	ldr	r3, [sp, #4]
 800939c:	f100 0914 	add.w	r9, r0, #20
 80093a0:	f1c3 0301 	rsb	r3, r3, #1
 80093a4:	f8cd 9010 	str.w	r9, [sp, #16]
 80093a8:	9308      	str	r3, [sp, #32]
 80093aa:	42b7      	cmp	r7, r6
 80093ac:	d33b      	bcc.n	8009426 <__gethex+0x1ee>
 80093ae:	9804      	ldr	r0, [sp, #16]
 80093b0:	f840 ab04 	str.w	sl, [r0], #4
 80093b4:	eba0 0009 	sub.w	r0, r0, r9
 80093b8:	1080      	asrs	r0, r0, #2
 80093ba:	6128      	str	r0, [r5, #16]
 80093bc:	0147      	lsls	r7, r0, #5
 80093be:	4650      	mov	r0, sl
 80093c0:	f000 faf8 	bl	80099b4 <__hi0bits>
 80093c4:	f8d8 6000 	ldr.w	r6, [r8]
 80093c8:	1a3f      	subs	r7, r7, r0
 80093ca:	42b7      	cmp	r7, r6
 80093cc:	dd64      	ble.n	8009498 <__gethex+0x260>
 80093ce:	1bbf      	subs	r7, r7, r6
 80093d0:	4639      	mov	r1, r7
 80093d2:	4628      	mov	r0, r5
 80093d4:	f000 fe01 	bl	8009fda <__any_on>
 80093d8:	4682      	mov	sl, r0
 80093da:	b178      	cbz	r0, 80093fc <__gethex+0x1c4>
 80093dc:	f04f 0a01 	mov.w	sl, #1
 80093e0:	1e7b      	subs	r3, r7, #1
 80093e2:	1159      	asrs	r1, r3, #5
 80093e4:	f003 021f 	and.w	r2, r3, #31
 80093e8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80093ec:	fa0a f202 	lsl.w	r2, sl, r2
 80093f0:	420a      	tst	r2, r1
 80093f2:	d003      	beq.n	80093fc <__gethex+0x1c4>
 80093f4:	4553      	cmp	r3, sl
 80093f6:	dc46      	bgt.n	8009486 <__gethex+0x24e>
 80093f8:	f04f 0a02 	mov.w	sl, #2
 80093fc:	4639      	mov	r1, r7
 80093fe:	4628      	mov	r0, r5
 8009400:	f7ff feca 	bl	8009198 <rshift>
 8009404:	443c      	add	r4, r7
 8009406:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800940a:	42a3      	cmp	r3, r4
 800940c:	da52      	bge.n	80094b4 <__gethex+0x27c>
 800940e:	4629      	mov	r1, r5
 8009410:	9802      	ldr	r0, [sp, #8]
 8009412:	f000 fa3f 	bl	8009894 <_Bfree>
 8009416:	2300      	movs	r3, #0
 8009418:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800941a:	27a3      	movs	r7, #163	; 0xa3
 800941c:	6013      	str	r3, [r2, #0]
 800941e:	e793      	b.n	8009348 <__gethex+0x110>
 8009420:	3101      	adds	r1, #1
 8009422:	105b      	asrs	r3, r3, #1
 8009424:	e7b0      	b.n	8009388 <__gethex+0x150>
 8009426:	1e73      	subs	r3, r6, #1
 8009428:	9305      	str	r3, [sp, #20]
 800942a:	9a07      	ldr	r2, [sp, #28]
 800942c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009430:	4293      	cmp	r3, r2
 8009432:	d018      	beq.n	8009466 <__gethex+0x22e>
 8009434:	f1bb 0f20 	cmp.w	fp, #32
 8009438:	d107      	bne.n	800944a <__gethex+0x212>
 800943a:	9b04      	ldr	r3, [sp, #16]
 800943c:	f8c3 a000 	str.w	sl, [r3]
 8009440:	f04f 0a00 	mov.w	sl, #0
 8009444:	46d3      	mov	fp, sl
 8009446:	3304      	adds	r3, #4
 8009448:	9304      	str	r3, [sp, #16]
 800944a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800944e:	f7ff fede 	bl	800920e <__hexdig_fun>
 8009452:	f000 000f 	and.w	r0, r0, #15
 8009456:	fa00 f00b 	lsl.w	r0, r0, fp
 800945a:	ea4a 0a00 	orr.w	sl, sl, r0
 800945e:	f10b 0b04 	add.w	fp, fp, #4
 8009462:	9b05      	ldr	r3, [sp, #20]
 8009464:	e00d      	b.n	8009482 <__gethex+0x24a>
 8009466:	9b05      	ldr	r3, [sp, #20]
 8009468:	9a08      	ldr	r2, [sp, #32]
 800946a:	4413      	add	r3, r2
 800946c:	42bb      	cmp	r3, r7
 800946e:	d3e1      	bcc.n	8009434 <__gethex+0x1fc>
 8009470:	4618      	mov	r0, r3
 8009472:	9a01      	ldr	r2, [sp, #4]
 8009474:	9903      	ldr	r1, [sp, #12]
 8009476:	9309      	str	r3, [sp, #36]	; 0x24
 8009478:	f7fe ffa2 	bl	80083c0 <strncmp>
 800947c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800947e:	2800      	cmp	r0, #0
 8009480:	d1d8      	bne.n	8009434 <__gethex+0x1fc>
 8009482:	461e      	mov	r6, r3
 8009484:	e791      	b.n	80093aa <__gethex+0x172>
 8009486:	1eb9      	subs	r1, r7, #2
 8009488:	4628      	mov	r0, r5
 800948a:	f000 fda6 	bl	8009fda <__any_on>
 800948e:	2800      	cmp	r0, #0
 8009490:	d0b2      	beq.n	80093f8 <__gethex+0x1c0>
 8009492:	f04f 0a03 	mov.w	sl, #3
 8009496:	e7b1      	b.n	80093fc <__gethex+0x1c4>
 8009498:	da09      	bge.n	80094ae <__gethex+0x276>
 800949a:	1bf7      	subs	r7, r6, r7
 800949c:	4629      	mov	r1, r5
 800949e:	463a      	mov	r2, r7
 80094a0:	9802      	ldr	r0, [sp, #8]
 80094a2:	f000 fbc1 	bl	8009c28 <__lshift>
 80094a6:	4605      	mov	r5, r0
 80094a8:	1be4      	subs	r4, r4, r7
 80094aa:	f100 0914 	add.w	r9, r0, #20
 80094ae:	f04f 0a00 	mov.w	sl, #0
 80094b2:	e7a8      	b.n	8009406 <__gethex+0x1ce>
 80094b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80094b8:	42a0      	cmp	r0, r4
 80094ba:	dd6b      	ble.n	8009594 <__gethex+0x35c>
 80094bc:	1b04      	subs	r4, r0, r4
 80094be:	42a6      	cmp	r6, r4
 80094c0:	dc2e      	bgt.n	8009520 <__gethex+0x2e8>
 80094c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d022      	beq.n	8009510 <__gethex+0x2d8>
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d024      	beq.n	8009518 <__gethex+0x2e0>
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d115      	bne.n	80094fe <__gethex+0x2c6>
 80094d2:	42a6      	cmp	r6, r4
 80094d4:	d113      	bne.n	80094fe <__gethex+0x2c6>
 80094d6:	2e01      	cmp	r6, #1
 80094d8:	dc0b      	bgt.n	80094f2 <__gethex+0x2ba>
 80094da:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80094de:	9a06      	ldr	r2, [sp, #24]
 80094e0:	2762      	movs	r7, #98	; 0x62
 80094e2:	6013      	str	r3, [r2, #0]
 80094e4:	2301      	movs	r3, #1
 80094e6:	612b      	str	r3, [r5, #16]
 80094e8:	f8c9 3000 	str.w	r3, [r9]
 80094ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094ee:	601d      	str	r5, [r3, #0]
 80094f0:	e72a      	b.n	8009348 <__gethex+0x110>
 80094f2:	1e71      	subs	r1, r6, #1
 80094f4:	4628      	mov	r0, r5
 80094f6:	f000 fd70 	bl	8009fda <__any_on>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d1ed      	bne.n	80094da <__gethex+0x2a2>
 80094fe:	4629      	mov	r1, r5
 8009500:	9802      	ldr	r0, [sp, #8]
 8009502:	f000 f9c7 	bl	8009894 <_Bfree>
 8009506:	2300      	movs	r3, #0
 8009508:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800950a:	2750      	movs	r7, #80	; 0x50
 800950c:	6013      	str	r3, [r2, #0]
 800950e:	e71b      	b.n	8009348 <__gethex+0x110>
 8009510:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009512:	2b00      	cmp	r3, #0
 8009514:	d0e1      	beq.n	80094da <__gethex+0x2a2>
 8009516:	e7f2      	b.n	80094fe <__gethex+0x2c6>
 8009518:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1dd      	bne.n	80094da <__gethex+0x2a2>
 800951e:	e7ee      	b.n	80094fe <__gethex+0x2c6>
 8009520:	1e67      	subs	r7, r4, #1
 8009522:	f1ba 0f00 	cmp.w	sl, #0
 8009526:	d132      	bne.n	800958e <__gethex+0x356>
 8009528:	b127      	cbz	r7, 8009534 <__gethex+0x2fc>
 800952a:	4639      	mov	r1, r7
 800952c:	4628      	mov	r0, r5
 800952e:	f000 fd54 	bl	8009fda <__any_on>
 8009532:	4682      	mov	sl, r0
 8009534:	2301      	movs	r3, #1
 8009536:	117a      	asrs	r2, r7, #5
 8009538:	f007 071f 	and.w	r7, r7, #31
 800953c:	fa03 f707 	lsl.w	r7, r3, r7
 8009540:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009544:	4621      	mov	r1, r4
 8009546:	421f      	tst	r7, r3
 8009548:	f04f 0702 	mov.w	r7, #2
 800954c:	4628      	mov	r0, r5
 800954e:	bf18      	it	ne
 8009550:	f04a 0a02 	orrne.w	sl, sl, #2
 8009554:	1b36      	subs	r6, r6, r4
 8009556:	f7ff fe1f 	bl	8009198 <rshift>
 800955a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800955e:	f1ba 0f00 	cmp.w	sl, #0
 8009562:	d048      	beq.n	80095f6 <__gethex+0x3be>
 8009564:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009568:	2b02      	cmp	r3, #2
 800956a:	d015      	beq.n	8009598 <__gethex+0x360>
 800956c:	2b03      	cmp	r3, #3
 800956e:	d017      	beq.n	80095a0 <__gethex+0x368>
 8009570:	2b01      	cmp	r3, #1
 8009572:	d109      	bne.n	8009588 <__gethex+0x350>
 8009574:	f01a 0f02 	tst.w	sl, #2
 8009578:	d006      	beq.n	8009588 <__gethex+0x350>
 800957a:	f8d9 3000 	ldr.w	r3, [r9]
 800957e:	ea4a 0a03 	orr.w	sl, sl, r3
 8009582:	f01a 0f01 	tst.w	sl, #1
 8009586:	d10e      	bne.n	80095a6 <__gethex+0x36e>
 8009588:	f047 0710 	orr.w	r7, r7, #16
 800958c:	e033      	b.n	80095f6 <__gethex+0x3be>
 800958e:	f04f 0a01 	mov.w	sl, #1
 8009592:	e7cf      	b.n	8009534 <__gethex+0x2fc>
 8009594:	2701      	movs	r7, #1
 8009596:	e7e2      	b.n	800955e <__gethex+0x326>
 8009598:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800959a:	f1c3 0301 	rsb	r3, r3, #1
 800959e:	9315      	str	r3, [sp, #84]	; 0x54
 80095a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d0f0      	beq.n	8009588 <__gethex+0x350>
 80095a6:	f04f 0c00 	mov.w	ip, #0
 80095aa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80095ae:	f105 0314 	add.w	r3, r5, #20
 80095b2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80095b6:	eb03 010a 	add.w	r1, r3, sl
 80095ba:	4618      	mov	r0, r3
 80095bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80095c4:	d01c      	beq.n	8009600 <__gethex+0x3c8>
 80095c6:	3201      	adds	r2, #1
 80095c8:	6002      	str	r2, [r0, #0]
 80095ca:	2f02      	cmp	r7, #2
 80095cc:	f105 0314 	add.w	r3, r5, #20
 80095d0:	d138      	bne.n	8009644 <__gethex+0x40c>
 80095d2:	f8d8 2000 	ldr.w	r2, [r8]
 80095d6:	3a01      	subs	r2, #1
 80095d8:	42b2      	cmp	r2, r6
 80095da:	d10a      	bne.n	80095f2 <__gethex+0x3ba>
 80095dc:	2201      	movs	r2, #1
 80095de:	1171      	asrs	r1, r6, #5
 80095e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095e4:	f006 061f 	and.w	r6, r6, #31
 80095e8:	fa02 f606 	lsl.w	r6, r2, r6
 80095ec:	421e      	tst	r6, r3
 80095ee:	bf18      	it	ne
 80095f0:	4617      	movne	r7, r2
 80095f2:	f047 0720 	orr.w	r7, r7, #32
 80095f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095f8:	601d      	str	r5, [r3, #0]
 80095fa:	9b06      	ldr	r3, [sp, #24]
 80095fc:	601c      	str	r4, [r3, #0]
 80095fe:	e6a3      	b.n	8009348 <__gethex+0x110>
 8009600:	4299      	cmp	r1, r3
 8009602:	f843 cc04 	str.w	ip, [r3, #-4]
 8009606:	d8d8      	bhi.n	80095ba <__gethex+0x382>
 8009608:	68ab      	ldr	r3, [r5, #8]
 800960a:	4599      	cmp	r9, r3
 800960c:	db12      	blt.n	8009634 <__gethex+0x3fc>
 800960e:	6869      	ldr	r1, [r5, #4]
 8009610:	9802      	ldr	r0, [sp, #8]
 8009612:	3101      	adds	r1, #1
 8009614:	f000 f90a 	bl	800982c <_Balloc>
 8009618:	4683      	mov	fp, r0
 800961a:	692a      	ldr	r2, [r5, #16]
 800961c:	f105 010c 	add.w	r1, r5, #12
 8009620:	3202      	adds	r2, #2
 8009622:	0092      	lsls	r2, r2, #2
 8009624:	300c      	adds	r0, #12
 8009626:	f000 f8f6 	bl	8009816 <memcpy>
 800962a:	4629      	mov	r1, r5
 800962c:	9802      	ldr	r0, [sp, #8]
 800962e:	f000 f931 	bl	8009894 <_Bfree>
 8009632:	465d      	mov	r5, fp
 8009634:	692b      	ldr	r3, [r5, #16]
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	612a      	str	r2, [r5, #16]
 800963a:	2201      	movs	r2, #1
 800963c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009640:	615a      	str	r2, [r3, #20]
 8009642:	e7c2      	b.n	80095ca <__gethex+0x392>
 8009644:	692a      	ldr	r2, [r5, #16]
 8009646:	454a      	cmp	r2, r9
 8009648:	dd0b      	ble.n	8009662 <__gethex+0x42a>
 800964a:	2101      	movs	r1, #1
 800964c:	4628      	mov	r0, r5
 800964e:	f7ff fda3 	bl	8009198 <rshift>
 8009652:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009656:	3401      	adds	r4, #1
 8009658:	42a3      	cmp	r3, r4
 800965a:	f6ff aed8 	blt.w	800940e <__gethex+0x1d6>
 800965e:	2701      	movs	r7, #1
 8009660:	e7c7      	b.n	80095f2 <__gethex+0x3ba>
 8009662:	f016 061f 	ands.w	r6, r6, #31
 8009666:	d0fa      	beq.n	800965e <__gethex+0x426>
 8009668:	449a      	add	sl, r3
 800966a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800966e:	f000 f9a1 	bl	80099b4 <__hi0bits>
 8009672:	f1c6 0620 	rsb	r6, r6, #32
 8009676:	42b0      	cmp	r0, r6
 8009678:	dbe7      	blt.n	800964a <__gethex+0x412>
 800967a:	e7f0      	b.n	800965e <__gethex+0x426>

0800967c <L_shift>:
 800967c:	f1c2 0208 	rsb	r2, r2, #8
 8009680:	0092      	lsls	r2, r2, #2
 8009682:	b570      	push	{r4, r5, r6, lr}
 8009684:	f1c2 0620 	rsb	r6, r2, #32
 8009688:	6843      	ldr	r3, [r0, #4]
 800968a:	6804      	ldr	r4, [r0, #0]
 800968c:	fa03 f506 	lsl.w	r5, r3, r6
 8009690:	432c      	orrs	r4, r5
 8009692:	40d3      	lsrs	r3, r2
 8009694:	6004      	str	r4, [r0, #0]
 8009696:	f840 3f04 	str.w	r3, [r0, #4]!
 800969a:	4288      	cmp	r0, r1
 800969c:	d3f4      	bcc.n	8009688 <L_shift+0xc>
 800969e:	bd70      	pop	{r4, r5, r6, pc}

080096a0 <__match>:
 80096a0:	b530      	push	{r4, r5, lr}
 80096a2:	6803      	ldr	r3, [r0, #0]
 80096a4:	3301      	adds	r3, #1
 80096a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096aa:	b914      	cbnz	r4, 80096b2 <__match+0x12>
 80096ac:	6003      	str	r3, [r0, #0]
 80096ae:	2001      	movs	r0, #1
 80096b0:	bd30      	pop	{r4, r5, pc}
 80096b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80096ba:	2d19      	cmp	r5, #25
 80096bc:	bf98      	it	ls
 80096be:	3220      	addls	r2, #32
 80096c0:	42a2      	cmp	r2, r4
 80096c2:	d0f0      	beq.n	80096a6 <__match+0x6>
 80096c4:	2000      	movs	r0, #0
 80096c6:	e7f3      	b.n	80096b0 <__match+0x10>

080096c8 <__hexnan>:
 80096c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	2500      	movs	r5, #0
 80096ce:	680b      	ldr	r3, [r1, #0]
 80096d0:	4682      	mov	sl, r0
 80096d2:	115f      	asrs	r7, r3, #5
 80096d4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80096d8:	f013 031f 	ands.w	r3, r3, #31
 80096dc:	bf18      	it	ne
 80096de:	3704      	addne	r7, #4
 80096e0:	1f3e      	subs	r6, r7, #4
 80096e2:	4690      	mov	r8, r2
 80096e4:	46b1      	mov	r9, r6
 80096e6:	4634      	mov	r4, r6
 80096e8:	46ab      	mov	fp, r5
 80096ea:	b087      	sub	sp, #28
 80096ec:	6801      	ldr	r1, [r0, #0]
 80096ee:	9301      	str	r3, [sp, #4]
 80096f0:	f847 5c04 	str.w	r5, [r7, #-4]
 80096f4:	9502      	str	r5, [sp, #8]
 80096f6:	784a      	ldrb	r2, [r1, #1]
 80096f8:	1c4b      	adds	r3, r1, #1
 80096fa:	9303      	str	r3, [sp, #12]
 80096fc:	b342      	cbz	r2, 8009750 <__hexnan+0x88>
 80096fe:	4610      	mov	r0, r2
 8009700:	9105      	str	r1, [sp, #20]
 8009702:	9204      	str	r2, [sp, #16]
 8009704:	f7ff fd83 	bl	800920e <__hexdig_fun>
 8009708:	2800      	cmp	r0, #0
 800970a:	d143      	bne.n	8009794 <__hexnan+0xcc>
 800970c:	9a04      	ldr	r2, [sp, #16]
 800970e:	9905      	ldr	r1, [sp, #20]
 8009710:	2a20      	cmp	r2, #32
 8009712:	d818      	bhi.n	8009746 <__hexnan+0x7e>
 8009714:	9b02      	ldr	r3, [sp, #8]
 8009716:	459b      	cmp	fp, r3
 8009718:	dd13      	ble.n	8009742 <__hexnan+0x7a>
 800971a:	454c      	cmp	r4, r9
 800971c:	d206      	bcs.n	800972c <__hexnan+0x64>
 800971e:	2d07      	cmp	r5, #7
 8009720:	dc04      	bgt.n	800972c <__hexnan+0x64>
 8009722:	462a      	mov	r2, r5
 8009724:	4649      	mov	r1, r9
 8009726:	4620      	mov	r0, r4
 8009728:	f7ff ffa8 	bl	800967c <L_shift>
 800972c:	4544      	cmp	r4, r8
 800972e:	d944      	bls.n	80097ba <__hexnan+0xf2>
 8009730:	2300      	movs	r3, #0
 8009732:	f1a4 0904 	sub.w	r9, r4, #4
 8009736:	f844 3c04 	str.w	r3, [r4, #-4]
 800973a:	461d      	mov	r5, r3
 800973c:	464c      	mov	r4, r9
 800973e:	f8cd b008 	str.w	fp, [sp, #8]
 8009742:	9903      	ldr	r1, [sp, #12]
 8009744:	e7d7      	b.n	80096f6 <__hexnan+0x2e>
 8009746:	2a29      	cmp	r2, #41	; 0x29
 8009748:	d14a      	bne.n	80097e0 <__hexnan+0x118>
 800974a:	3102      	adds	r1, #2
 800974c:	f8ca 1000 	str.w	r1, [sl]
 8009750:	f1bb 0f00 	cmp.w	fp, #0
 8009754:	d044      	beq.n	80097e0 <__hexnan+0x118>
 8009756:	454c      	cmp	r4, r9
 8009758:	d206      	bcs.n	8009768 <__hexnan+0xa0>
 800975a:	2d07      	cmp	r5, #7
 800975c:	dc04      	bgt.n	8009768 <__hexnan+0xa0>
 800975e:	462a      	mov	r2, r5
 8009760:	4649      	mov	r1, r9
 8009762:	4620      	mov	r0, r4
 8009764:	f7ff ff8a 	bl	800967c <L_shift>
 8009768:	4544      	cmp	r4, r8
 800976a:	d928      	bls.n	80097be <__hexnan+0xf6>
 800976c:	4643      	mov	r3, r8
 800976e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009772:	42a6      	cmp	r6, r4
 8009774:	f843 2b04 	str.w	r2, [r3], #4
 8009778:	d2f9      	bcs.n	800976e <__hexnan+0xa6>
 800977a:	2200      	movs	r2, #0
 800977c:	f843 2b04 	str.w	r2, [r3], #4
 8009780:	429e      	cmp	r6, r3
 8009782:	d2fb      	bcs.n	800977c <__hexnan+0xb4>
 8009784:	6833      	ldr	r3, [r6, #0]
 8009786:	b91b      	cbnz	r3, 8009790 <__hexnan+0xc8>
 8009788:	4546      	cmp	r6, r8
 800978a:	d127      	bne.n	80097dc <__hexnan+0x114>
 800978c:	2301      	movs	r3, #1
 800978e:	6033      	str	r3, [r6, #0]
 8009790:	2005      	movs	r0, #5
 8009792:	e026      	b.n	80097e2 <__hexnan+0x11a>
 8009794:	3501      	adds	r5, #1
 8009796:	2d08      	cmp	r5, #8
 8009798:	f10b 0b01 	add.w	fp, fp, #1
 800979c:	dd06      	ble.n	80097ac <__hexnan+0xe4>
 800979e:	4544      	cmp	r4, r8
 80097a0:	d9cf      	bls.n	8009742 <__hexnan+0x7a>
 80097a2:	2300      	movs	r3, #0
 80097a4:	2501      	movs	r5, #1
 80097a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80097aa:	3c04      	subs	r4, #4
 80097ac:	6822      	ldr	r2, [r4, #0]
 80097ae:	f000 000f 	and.w	r0, r0, #15
 80097b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80097b6:	6020      	str	r0, [r4, #0]
 80097b8:	e7c3      	b.n	8009742 <__hexnan+0x7a>
 80097ba:	2508      	movs	r5, #8
 80097bc:	e7c1      	b.n	8009742 <__hexnan+0x7a>
 80097be:	9b01      	ldr	r3, [sp, #4]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d0df      	beq.n	8009784 <__hexnan+0xbc>
 80097c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097c8:	f1c3 0320 	rsb	r3, r3, #32
 80097cc:	fa22 f303 	lsr.w	r3, r2, r3
 80097d0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80097d4:	401a      	ands	r2, r3
 80097d6:	f847 2c04 	str.w	r2, [r7, #-4]
 80097da:	e7d3      	b.n	8009784 <__hexnan+0xbc>
 80097dc:	3e04      	subs	r6, #4
 80097de:	e7d1      	b.n	8009784 <__hexnan+0xbc>
 80097e0:	2004      	movs	r0, #4
 80097e2:	b007      	add	sp, #28
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097e8 <__locale_ctype_ptr_l>:
 80097e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80097ec:	4770      	bx	lr

080097ee <__localeconv_l>:
 80097ee:	30f0      	adds	r0, #240	; 0xf0
 80097f0:	4770      	bx	lr

080097f2 <__ascii_mbtowc>:
 80097f2:	b082      	sub	sp, #8
 80097f4:	b901      	cbnz	r1, 80097f8 <__ascii_mbtowc+0x6>
 80097f6:	a901      	add	r1, sp, #4
 80097f8:	b142      	cbz	r2, 800980c <__ascii_mbtowc+0x1a>
 80097fa:	b14b      	cbz	r3, 8009810 <__ascii_mbtowc+0x1e>
 80097fc:	7813      	ldrb	r3, [r2, #0]
 80097fe:	600b      	str	r3, [r1, #0]
 8009800:	7812      	ldrb	r2, [r2, #0]
 8009802:	1c10      	adds	r0, r2, #0
 8009804:	bf18      	it	ne
 8009806:	2001      	movne	r0, #1
 8009808:	b002      	add	sp, #8
 800980a:	4770      	bx	lr
 800980c:	4610      	mov	r0, r2
 800980e:	e7fb      	b.n	8009808 <__ascii_mbtowc+0x16>
 8009810:	f06f 0001 	mvn.w	r0, #1
 8009814:	e7f8      	b.n	8009808 <__ascii_mbtowc+0x16>

08009816 <memcpy>:
 8009816:	b510      	push	{r4, lr}
 8009818:	1e43      	subs	r3, r0, #1
 800981a:	440a      	add	r2, r1
 800981c:	4291      	cmp	r1, r2
 800981e:	d100      	bne.n	8009822 <memcpy+0xc>
 8009820:	bd10      	pop	{r4, pc}
 8009822:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009826:	f803 4f01 	strb.w	r4, [r3, #1]!
 800982a:	e7f7      	b.n	800981c <memcpy+0x6>

0800982c <_Balloc>:
 800982c:	b570      	push	{r4, r5, r6, lr}
 800982e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009830:	4604      	mov	r4, r0
 8009832:	460e      	mov	r6, r1
 8009834:	b93d      	cbnz	r5, 8009846 <_Balloc+0x1a>
 8009836:	2010      	movs	r0, #16
 8009838:	f000 ff50 	bl	800a6dc <malloc>
 800983c:	6260      	str	r0, [r4, #36]	; 0x24
 800983e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009842:	6005      	str	r5, [r0, #0]
 8009844:	60c5      	str	r5, [r0, #12]
 8009846:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009848:	68eb      	ldr	r3, [r5, #12]
 800984a:	b183      	cbz	r3, 800986e <_Balloc+0x42>
 800984c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009854:	b9b8      	cbnz	r0, 8009886 <_Balloc+0x5a>
 8009856:	2101      	movs	r1, #1
 8009858:	fa01 f506 	lsl.w	r5, r1, r6
 800985c:	1d6a      	adds	r2, r5, #5
 800985e:	0092      	lsls	r2, r2, #2
 8009860:	4620      	mov	r0, r4
 8009862:	f000 fbdb 	bl	800a01c <_calloc_r>
 8009866:	b160      	cbz	r0, 8009882 <_Balloc+0x56>
 8009868:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800986c:	e00e      	b.n	800988c <_Balloc+0x60>
 800986e:	2221      	movs	r2, #33	; 0x21
 8009870:	2104      	movs	r1, #4
 8009872:	4620      	mov	r0, r4
 8009874:	f000 fbd2 	bl	800a01c <_calloc_r>
 8009878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800987a:	60e8      	str	r0, [r5, #12]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d1e4      	bne.n	800984c <_Balloc+0x20>
 8009882:	2000      	movs	r0, #0
 8009884:	bd70      	pop	{r4, r5, r6, pc}
 8009886:	6802      	ldr	r2, [r0, #0]
 8009888:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800988c:	2300      	movs	r3, #0
 800988e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009892:	e7f7      	b.n	8009884 <_Balloc+0x58>

08009894 <_Bfree>:
 8009894:	b570      	push	{r4, r5, r6, lr}
 8009896:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009898:	4606      	mov	r6, r0
 800989a:	460d      	mov	r5, r1
 800989c:	b93c      	cbnz	r4, 80098ae <_Bfree+0x1a>
 800989e:	2010      	movs	r0, #16
 80098a0:	f000 ff1c 	bl	800a6dc <malloc>
 80098a4:	6270      	str	r0, [r6, #36]	; 0x24
 80098a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098aa:	6004      	str	r4, [r0, #0]
 80098ac:	60c4      	str	r4, [r0, #12]
 80098ae:	b13d      	cbz	r5, 80098c0 <_Bfree+0x2c>
 80098b0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80098b2:	686a      	ldr	r2, [r5, #4]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098ba:	6029      	str	r1, [r5, #0]
 80098bc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80098c0:	bd70      	pop	{r4, r5, r6, pc}

080098c2 <__multadd>:
 80098c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c6:	461f      	mov	r7, r3
 80098c8:	4606      	mov	r6, r0
 80098ca:	460c      	mov	r4, r1
 80098cc:	2300      	movs	r3, #0
 80098ce:	690d      	ldr	r5, [r1, #16]
 80098d0:	f101 0c14 	add.w	ip, r1, #20
 80098d4:	f8dc 0000 	ldr.w	r0, [ip]
 80098d8:	3301      	adds	r3, #1
 80098da:	b281      	uxth	r1, r0
 80098dc:	fb02 7101 	mla	r1, r2, r1, r7
 80098e0:	0c00      	lsrs	r0, r0, #16
 80098e2:	0c0f      	lsrs	r7, r1, #16
 80098e4:	fb02 7000 	mla	r0, r2, r0, r7
 80098e8:	b289      	uxth	r1, r1
 80098ea:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80098ee:	429d      	cmp	r5, r3
 80098f0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80098f4:	f84c 1b04 	str.w	r1, [ip], #4
 80098f8:	dcec      	bgt.n	80098d4 <__multadd+0x12>
 80098fa:	b1d7      	cbz	r7, 8009932 <__multadd+0x70>
 80098fc:	68a3      	ldr	r3, [r4, #8]
 80098fe:	42ab      	cmp	r3, r5
 8009900:	dc12      	bgt.n	8009928 <__multadd+0x66>
 8009902:	6861      	ldr	r1, [r4, #4]
 8009904:	4630      	mov	r0, r6
 8009906:	3101      	adds	r1, #1
 8009908:	f7ff ff90 	bl	800982c <_Balloc>
 800990c:	4680      	mov	r8, r0
 800990e:	6922      	ldr	r2, [r4, #16]
 8009910:	f104 010c 	add.w	r1, r4, #12
 8009914:	3202      	adds	r2, #2
 8009916:	0092      	lsls	r2, r2, #2
 8009918:	300c      	adds	r0, #12
 800991a:	f7ff ff7c 	bl	8009816 <memcpy>
 800991e:	4621      	mov	r1, r4
 8009920:	4630      	mov	r0, r6
 8009922:	f7ff ffb7 	bl	8009894 <_Bfree>
 8009926:	4644      	mov	r4, r8
 8009928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800992c:	3501      	adds	r5, #1
 800992e:	615f      	str	r7, [r3, #20]
 8009930:	6125      	str	r5, [r4, #16]
 8009932:	4620      	mov	r0, r4
 8009934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009938 <__s2b>:
 8009938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800993c:	4615      	mov	r5, r2
 800993e:	2209      	movs	r2, #9
 8009940:	461f      	mov	r7, r3
 8009942:	3308      	adds	r3, #8
 8009944:	460c      	mov	r4, r1
 8009946:	fb93 f3f2 	sdiv	r3, r3, r2
 800994a:	4606      	mov	r6, r0
 800994c:	2201      	movs	r2, #1
 800994e:	2100      	movs	r1, #0
 8009950:	429a      	cmp	r2, r3
 8009952:	db20      	blt.n	8009996 <__s2b+0x5e>
 8009954:	4630      	mov	r0, r6
 8009956:	f7ff ff69 	bl	800982c <_Balloc>
 800995a:	9b08      	ldr	r3, [sp, #32]
 800995c:	2d09      	cmp	r5, #9
 800995e:	6143      	str	r3, [r0, #20]
 8009960:	f04f 0301 	mov.w	r3, #1
 8009964:	6103      	str	r3, [r0, #16]
 8009966:	dd19      	ble.n	800999c <__s2b+0x64>
 8009968:	f104 0809 	add.w	r8, r4, #9
 800996c:	46c1      	mov	r9, r8
 800996e:	442c      	add	r4, r5
 8009970:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009974:	4601      	mov	r1, r0
 8009976:	3b30      	subs	r3, #48	; 0x30
 8009978:	220a      	movs	r2, #10
 800997a:	4630      	mov	r0, r6
 800997c:	f7ff ffa1 	bl	80098c2 <__multadd>
 8009980:	45a1      	cmp	r9, r4
 8009982:	d1f5      	bne.n	8009970 <__s2b+0x38>
 8009984:	eb08 0405 	add.w	r4, r8, r5
 8009988:	3c08      	subs	r4, #8
 800998a:	1b2d      	subs	r5, r5, r4
 800998c:	1963      	adds	r3, r4, r5
 800998e:	42bb      	cmp	r3, r7
 8009990:	db07      	blt.n	80099a2 <__s2b+0x6a>
 8009992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009996:	0052      	lsls	r2, r2, #1
 8009998:	3101      	adds	r1, #1
 800999a:	e7d9      	b.n	8009950 <__s2b+0x18>
 800999c:	340a      	adds	r4, #10
 800999e:	2509      	movs	r5, #9
 80099a0:	e7f3      	b.n	800998a <__s2b+0x52>
 80099a2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80099a6:	4601      	mov	r1, r0
 80099a8:	3b30      	subs	r3, #48	; 0x30
 80099aa:	220a      	movs	r2, #10
 80099ac:	4630      	mov	r0, r6
 80099ae:	f7ff ff88 	bl	80098c2 <__multadd>
 80099b2:	e7eb      	b.n	800998c <__s2b+0x54>

080099b4 <__hi0bits>:
 80099b4:	0c02      	lsrs	r2, r0, #16
 80099b6:	0412      	lsls	r2, r2, #16
 80099b8:	4603      	mov	r3, r0
 80099ba:	b9b2      	cbnz	r2, 80099ea <__hi0bits+0x36>
 80099bc:	0403      	lsls	r3, r0, #16
 80099be:	2010      	movs	r0, #16
 80099c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80099c4:	bf04      	itt	eq
 80099c6:	021b      	lsleq	r3, r3, #8
 80099c8:	3008      	addeq	r0, #8
 80099ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80099ce:	bf04      	itt	eq
 80099d0:	011b      	lsleq	r3, r3, #4
 80099d2:	3004      	addeq	r0, #4
 80099d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80099d8:	bf04      	itt	eq
 80099da:	009b      	lsleq	r3, r3, #2
 80099dc:	3002      	addeq	r0, #2
 80099de:	2b00      	cmp	r3, #0
 80099e0:	db06      	blt.n	80099f0 <__hi0bits+0x3c>
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	d503      	bpl.n	80099ee <__hi0bits+0x3a>
 80099e6:	3001      	adds	r0, #1
 80099e8:	4770      	bx	lr
 80099ea:	2000      	movs	r0, #0
 80099ec:	e7e8      	b.n	80099c0 <__hi0bits+0xc>
 80099ee:	2020      	movs	r0, #32
 80099f0:	4770      	bx	lr

080099f2 <__lo0bits>:
 80099f2:	6803      	ldr	r3, [r0, #0]
 80099f4:	4601      	mov	r1, r0
 80099f6:	f013 0207 	ands.w	r2, r3, #7
 80099fa:	d00b      	beq.n	8009a14 <__lo0bits+0x22>
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	d423      	bmi.n	8009a48 <__lo0bits+0x56>
 8009a00:	0798      	lsls	r0, r3, #30
 8009a02:	bf49      	itett	mi
 8009a04:	085b      	lsrmi	r3, r3, #1
 8009a06:	089b      	lsrpl	r3, r3, #2
 8009a08:	2001      	movmi	r0, #1
 8009a0a:	600b      	strmi	r3, [r1, #0]
 8009a0c:	bf5c      	itt	pl
 8009a0e:	600b      	strpl	r3, [r1, #0]
 8009a10:	2002      	movpl	r0, #2
 8009a12:	4770      	bx	lr
 8009a14:	b298      	uxth	r0, r3
 8009a16:	b9a8      	cbnz	r0, 8009a44 <__lo0bits+0x52>
 8009a18:	2010      	movs	r0, #16
 8009a1a:	0c1b      	lsrs	r3, r3, #16
 8009a1c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009a20:	bf04      	itt	eq
 8009a22:	0a1b      	lsreq	r3, r3, #8
 8009a24:	3008      	addeq	r0, #8
 8009a26:	071a      	lsls	r2, r3, #28
 8009a28:	bf04      	itt	eq
 8009a2a:	091b      	lsreq	r3, r3, #4
 8009a2c:	3004      	addeq	r0, #4
 8009a2e:	079a      	lsls	r2, r3, #30
 8009a30:	bf04      	itt	eq
 8009a32:	089b      	lsreq	r3, r3, #2
 8009a34:	3002      	addeq	r0, #2
 8009a36:	07da      	lsls	r2, r3, #31
 8009a38:	d402      	bmi.n	8009a40 <__lo0bits+0x4e>
 8009a3a:	085b      	lsrs	r3, r3, #1
 8009a3c:	d006      	beq.n	8009a4c <__lo0bits+0x5a>
 8009a3e:	3001      	adds	r0, #1
 8009a40:	600b      	str	r3, [r1, #0]
 8009a42:	4770      	bx	lr
 8009a44:	4610      	mov	r0, r2
 8009a46:	e7e9      	b.n	8009a1c <__lo0bits+0x2a>
 8009a48:	2000      	movs	r0, #0
 8009a4a:	4770      	bx	lr
 8009a4c:	2020      	movs	r0, #32
 8009a4e:	4770      	bx	lr

08009a50 <__i2b>:
 8009a50:	b510      	push	{r4, lr}
 8009a52:	460c      	mov	r4, r1
 8009a54:	2101      	movs	r1, #1
 8009a56:	f7ff fee9 	bl	800982c <_Balloc>
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	6144      	str	r4, [r0, #20]
 8009a5e:	6102      	str	r2, [r0, #16]
 8009a60:	bd10      	pop	{r4, pc}

08009a62 <__multiply>:
 8009a62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a66:	4614      	mov	r4, r2
 8009a68:	690a      	ldr	r2, [r1, #16]
 8009a6a:	6923      	ldr	r3, [r4, #16]
 8009a6c:	4688      	mov	r8, r1
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	bfbe      	ittt	lt
 8009a72:	460b      	movlt	r3, r1
 8009a74:	46a0      	movlt	r8, r4
 8009a76:	461c      	movlt	r4, r3
 8009a78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009a7c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009a80:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a88:	eb07 0609 	add.w	r6, r7, r9
 8009a8c:	42b3      	cmp	r3, r6
 8009a8e:	bfb8      	it	lt
 8009a90:	3101      	addlt	r1, #1
 8009a92:	f7ff fecb 	bl	800982c <_Balloc>
 8009a96:	f100 0514 	add.w	r5, r0, #20
 8009a9a:	462b      	mov	r3, r5
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009aa2:	4573      	cmp	r3, lr
 8009aa4:	d316      	bcc.n	8009ad4 <__multiply+0x72>
 8009aa6:	f104 0214 	add.w	r2, r4, #20
 8009aaa:	f108 0114 	add.w	r1, r8, #20
 8009aae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009ab2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009ab6:	9300      	str	r3, [sp, #0]
 8009ab8:	9b00      	ldr	r3, [sp, #0]
 8009aba:	9201      	str	r2, [sp, #4]
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d80c      	bhi.n	8009ada <__multiply+0x78>
 8009ac0:	2e00      	cmp	r6, #0
 8009ac2:	dd03      	ble.n	8009acc <__multiply+0x6a>
 8009ac4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d05d      	beq.n	8009b88 <__multiply+0x126>
 8009acc:	6106      	str	r6, [r0, #16]
 8009ace:	b003      	add	sp, #12
 8009ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad4:	f843 2b04 	str.w	r2, [r3], #4
 8009ad8:	e7e3      	b.n	8009aa2 <__multiply+0x40>
 8009ada:	f8b2 b000 	ldrh.w	fp, [r2]
 8009ade:	f1bb 0f00 	cmp.w	fp, #0
 8009ae2:	d023      	beq.n	8009b2c <__multiply+0xca>
 8009ae4:	4689      	mov	r9, r1
 8009ae6:	46ac      	mov	ip, r5
 8009ae8:	f04f 0800 	mov.w	r8, #0
 8009aec:	f859 4b04 	ldr.w	r4, [r9], #4
 8009af0:	f8dc a000 	ldr.w	sl, [ip]
 8009af4:	b2a3      	uxth	r3, r4
 8009af6:	fa1f fa8a 	uxth.w	sl, sl
 8009afa:	fb0b a303 	mla	r3, fp, r3, sl
 8009afe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009b02:	f8dc 4000 	ldr.w	r4, [ip]
 8009b06:	4443      	add	r3, r8
 8009b08:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009b0c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009b10:	46e2      	mov	sl, ip
 8009b12:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009b16:	b29b      	uxth	r3, r3
 8009b18:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009b1c:	454f      	cmp	r7, r9
 8009b1e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009b22:	f84a 3b04 	str.w	r3, [sl], #4
 8009b26:	d82b      	bhi.n	8009b80 <__multiply+0x11e>
 8009b28:	f8cc 8004 	str.w	r8, [ip, #4]
 8009b2c:	9b01      	ldr	r3, [sp, #4]
 8009b2e:	3204      	adds	r2, #4
 8009b30:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009b34:	f1ba 0f00 	cmp.w	sl, #0
 8009b38:	d020      	beq.n	8009b7c <__multiply+0x11a>
 8009b3a:	4689      	mov	r9, r1
 8009b3c:	46a8      	mov	r8, r5
 8009b3e:	f04f 0b00 	mov.w	fp, #0
 8009b42:	682b      	ldr	r3, [r5, #0]
 8009b44:	f8b9 c000 	ldrh.w	ip, [r9]
 8009b48:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009b4c:	b29b      	uxth	r3, r3
 8009b4e:	fb0a 440c 	mla	r4, sl, ip, r4
 8009b52:	46c4      	mov	ip, r8
 8009b54:	445c      	add	r4, fp
 8009b56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009b5a:	f84c 3b04 	str.w	r3, [ip], #4
 8009b5e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b62:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009b66:	0c1b      	lsrs	r3, r3, #16
 8009b68:	fb0a b303 	mla	r3, sl, r3, fp
 8009b6c:	454f      	cmp	r7, r9
 8009b6e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009b72:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009b76:	d805      	bhi.n	8009b84 <__multiply+0x122>
 8009b78:	f8c8 3004 	str.w	r3, [r8, #4]
 8009b7c:	3504      	adds	r5, #4
 8009b7e:	e79b      	b.n	8009ab8 <__multiply+0x56>
 8009b80:	46d4      	mov	ip, sl
 8009b82:	e7b3      	b.n	8009aec <__multiply+0x8a>
 8009b84:	46e0      	mov	r8, ip
 8009b86:	e7dd      	b.n	8009b44 <__multiply+0xe2>
 8009b88:	3e01      	subs	r6, #1
 8009b8a:	e799      	b.n	8009ac0 <__multiply+0x5e>

08009b8c <__pow5mult>:
 8009b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b90:	4615      	mov	r5, r2
 8009b92:	f012 0203 	ands.w	r2, r2, #3
 8009b96:	4606      	mov	r6, r0
 8009b98:	460f      	mov	r7, r1
 8009b9a:	d007      	beq.n	8009bac <__pow5mult+0x20>
 8009b9c:	4c21      	ldr	r4, [pc, #132]	; (8009c24 <__pow5mult+0x98>)
 8009b9e:	3a01      	subs	r2, #1
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ba6:	f7ff fe8c 	bl	80098c2 <__multadd>
 8009baa:	4607      	mov	r7, r0
 8009bac:	10ad      	asrs	r5, r5, #2
 8009bae:	d035      	beq.n	8009c1c <__pow5mult+0x90>
 8009bb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009bb2:	b93c      	cbnz	r4, 8009bc4 <__pow5mult+0x38>
 8009bb4:	2010      	movs	r0, #16
 8009bb6:	f000 fd91 	bl	800a6dc <malloc>
 8009bba:	6270      	str	r0, [r6, #36]	; 0x24
 8009bbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009bc0:	6004      	str	r4, [r0, #0]
 8009bc2:	60c4      	str	r4, [r0, #12]
 8009bc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009bc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009bcc:	b94c      	cbnz	r4, 8009be2 <__pow5mult+0x56>
 8009bce:	f240 2171 	movw	r1, #625	; 0x271
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ff3c 	bl	8009a50 <__i2b>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4604      	mov	r4, r0
 8009bdc:	f8c8 0008 	str.w	r0, [r8, #8]
 8009be0:	6003      	str	r3, [r0, #0]
 8009be2:	f04f 0800 	mov.w	r8, #0
 8009be6:	07eb      	lsls	r3, r5, #31
 8009be8:	d50a      	bpl.n	8009c00 <__pow5mult+0x74>
 8009bea:	4639      	mov	r1, r7
 8009bec:	4622      	mov	r2, r4
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ff37 	bl	8009a62 <__multiply>
 8009bf4:	4681      	mov	r9, r0
 8009bf6:	4639      	mov	r1, r7
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	f7ff fe4b 	bl	8009894 <_Bfree>
 8009bfe:	464f      	mov	r7, r9
 8009c00:	106d      	asrs	r5, r5, #1
 8009c02:	d00b      	beq.n	8009c1c <__pow5mult+0x90>
 8009c04:	6820      	ldr	r0, [r4, #0]
 8009c06:	b938      	cbnz	r0, 8009c18 <__pow5mult+0x8c>
 8009c08:	4622      	mov	r2, r4
 8009c0a:	4621      	mov	r1, r4
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	f7ff ff28 	bl	8009a62 <__multiply>
 8009c12:	6020      	str	r0, [r4, #0]
 8009c14:	f8c0 8000 	str.w	r8, [r0]
 8009c18:	4604      	mov	r4, r0
 8009c1a:	e7e4      	b.n	8009be6 <__pow5mult+0x5a>
 8009c1c:	4638      	mov	r0, r7
 8009c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c22:	bf00      	nop
 8009c24:	0800aa68 	.word	0x0800aa68

08009c28 <__lshift>:
 8009c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c2c:	460c      	mov	r4, r1
 8009c2e:	4607      	mov	r7, r0
 8009c30:	4616      	mov	r6, r2
 8009c32:	6923      	ldr	r3, [r4, #16]
 8009c34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c38:	eb0a 0903 	add.w	r9, sl, r3
 8009c3c:	6849      	ldr	r1, [r1, #4]
 8009c3e:	68a3      	ldr	r3, [r4, #8]
 8009c40:	f109 0501 	add.w	r5, r9, #1
 8009c44:	42ab      	cmp	r3, r5
 8009c46:	db32      	blt.n	8009cae <__lshift+0x86>
 8009c48:	4638      	mov	r0, r7
 8009c4a:	f7ff fdef 	bl	800982c <_Balloc>
 8009c4e:	2300      	movs	r3, #0
 8009c50:	4680      	mov	r8, r0
 8009c52:	461a      	mov	r2, r3
 8009c54:	f100 0114 	add.w	r1, r0, #20
 8009c58:	4553      	cmp	r3, sl
 8009c5a:	db2b      	blt.n	8009cb4 <__lshift+0x8c>
 8009c5c:	6920      	ldr	r0, [r4, #16]
 8009c5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c62:	f104 0314 	add.w	r3, r4, #20
 8009c66:	f016 021f 	ands.w	r2, r6, #31
 8009c6a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c6e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c72:	d025      	beq.n	8009cc0 <__lshift+0x98>
 8009c74:	2000      	movs	r0, #0
 8009c76:	f1c2 0e20 	rsb	lr, r2, #32
 8009c7a:	468a      	mov	sl, r1
 8009c7c:	681e      	ldr	r6, [r3, #0]
 8009c7e:	4096      	lsls	r6, r2
 8009c80:	4330      	orrs	r0, r6
 8009c82:	f84a 0b04 	str.w	r0, [sl], #4
 8009c86:	f853 0b04 	ldr.w	r0, [r3], #4
 8009c8a:	459c      	cmp	ip, r3
 8009c8c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009c90:	d814      	bhi.n	8009cbc <__lshift+0x94>
 8009c92:	6048      	str	r0, [r1, #4]
 8009c94:	b108      	cbz	r0, 8009c9a <__lshift+0x72>
 8009c96:	f109 0502 	add.w	r5, r9, #2
 8009c9a:	3d01      	subs	r5, #1
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	f7ff fdf6 	bl	8009894 <_Bfree>
 8009ca8:	4640      	mov	r0, r8
 8009caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cae:	3101      	adds	r1, #1
 8009cb0:	005b      	lsls	r3, r3, #1
 8009cb2:	e7c7      	b.n	8009c44 <__lshift+0x1c>
 8009cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009cb8:	3301      	adds	r3, #1
 8009cba:	e7cd      	b.n	8009c58 <__lshift+0x30>
 8009cbc:	4651      	mov	r1, sl
 8009cbe:	e7dc      	b.n	8009c7a <__lshift+0x52>
 8009cc0:	3904      	subs	r1, #4
 8009cc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cc6:	459c      	cmp	ip, r3
 8009cc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ccc:	d8f9      	bhi.n	8009cc2 <__lshift+0x9a>
 8009cce:	e7e4      	b.n	8009c9a <__lshift+0x72>

08009cd0 <__mcmp>:
 8009cd0:	6903      	ldr	r3, [r0, #16]
 8009cd2:	690a      	ldr	r2, [r1, #16]
 8009cd4:	b530      	push	{r4, r5, lr}
 8009cd6:	1a9b      	subs	r3, r3, r2
 8009cd8:	d10c      	bne.n	8009cf4 <__mcmp+0x24>
 8009cda:	0092      	lsls	r2, r2, #2
 8009cdc:	3014      	adds	r0, #20
 8009cde:	3114      	adds	r1, #20
 8009ce0:	1884      	adds	r4, r0, r2
 8009ce2:	4411      	add	r1, r2
 8009ce4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ce8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009cec:	4295      	cmp	r5, r2
 8009cee:	d003      	beq.n	8009cf8 <__mcmp+0x28>
 8009cf0:	d305      	bcc.n	8009cfe <__mcmp+0x2e>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	bd30      	pop	{r4, r5, pc}
 8009cf8:	42a0      	cmp	r0, r4
 8009cfa:	d3f3      	bcc.n	8009ce4 <__mcmp+0x14>
 8009cfc:	e7fa      	b.n	8009cf4 <__mcmp+0x24>
 8009cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d02:	e7f7      	b.n	8009cf4 <__mcmp+0x24>

08009d04 <__mdiff>:
 8009d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d08:	460d      	mov	r5, r1
 8009d0a:	4607      	mov	r7, r0
 8009d0c:	4611      	mov	r1, r2
 8009d0e:	4628      	mov	r0, r5
 8009d10:	4614      	mov	r4, r2
 8009d12:	f7ff ffdd 	bl	8009cd0 <__mcmp>
 8009d16:	1e06      	subs	r6, r0, #0
 8009d18:	d108      	bne.n	8009d2c <__mdiff+0x28>
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4638      	mov	r0, r7
 8009d1e:	f7ff fd85 	bl	800982c <_Balloc>
 8009d22:	2301      	movs	r3, #1
 8009d24:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d2c:	bfa4      	itt	ge
 8009d2e:	4623      	movge	r3, r4
 8009d30:	462c      	movge	r4, r5
 8009d32:	4638      	mov	r0, r7
 8009d34:	6861      	ldr	r1, [r4, #4]
 8009d36:	bfa6      	itte	ge
 8009d38:	461d      	movge	r5, r3
 8009d3a:	2600      	movge	r6, #0
 8009d3c:	2601      	movlt	r6, #1
 8009d3e:	f7ff fd75 	bl	800982c <_Balloc>
 8009d42:	f04f 0e00 	mov.w	lr, #0
 8009d46:	60c6      	str	r6, [r0, #12]
 8009d48:	692b      	ldr	r3, [r5, #16]
 8009d4a:	6926      	ldr	r6, [r4, #16]
 8009d4c:	f104 0214 	add.w	r2, r4, #20
 8009d50:	f105 0914 	add.w	r9, r5, #20
 8009d54:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009d58:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009d5c:	f100 0114 	add.w	r1, r0, #20
 8009d60:	f852 ab04 	ldr.w	sl, [r2], #4
 8009d64:	f859 5b04 	ldr.w	r5, [r9], #4
 8009d68:	fa1f f38a 	uxth.w	r3, sl
 8009d6c:	4473      	add	r3, lr
 8009d6e:	b2ac      	uxth	r4, r5
 8009d70:	1b1b      	subs	r3, r3, r4
 8009d72:	0c2c      	lsrs	r4, r5, #16
 8009d74:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8009d78:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8009d82:	45c8      	cmp	r8, r9
 8009d84:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8009d88:	4694      	mov	ip, r2
 8009d8a:	f841 4b04 	str.w	r4, [r1], #4
 8009d8e:	d8e7      	bhi.n	8009d60 <__mdiff+0x5c>
 8009d90:	45bc      	cmp	ip, r7
 8009d92:	d304      	bcc.n	8009d9e <__mdiff+0x9a>
 8009d94:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009d98:	b183      	cbz	r3, 8009dbc <__mdiff+0xb8>
 8009d9a:	6106      	str	r6, [r0, #16]
 8009d9c:	e7c4      	b.n	8009d28 <__mdiff+0x24>
 8009d9e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8009da2:	b2a2      	uxth	r2, r4
 8009da4:	4472      	add	r2, lr
 8009da6:	1413      	asrs	r3, r2, #16
 8009da8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009dac:	b292      	uxth	r2, r2
 8009dae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009db2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009db6:	f841 2b04 	str.w	r2, [r1], #4
 8009dba:	e7e9      	b.n	8009d90 <__mdiff+0x8c>
 8009dbc:	3e01      	subs	r6, #1
 8009dbe:	e7e9      	b.n	8009d94 <__mdiff+0x90>

08009dc0 <__ulp>:
 8009dc0:	4b10      	ldr	r3, [pc, #64]	; (8009e04 <__ulp+0x44>)
 8009dc2:	400b      	ands	r3, r1
 8009dc4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	dd02      	ble.n	8009dd2 <__ulp+0x12>
 8009dcc:	2000      	movs	r0, #0
 8009dce:	4619      	mov	r1, r3
 8009dd0:	4770      	bx	lr
 8009dd2:	425b      	negs	r3, r3
 8009dd4:	151b      	asrs	r3, r3, #20
 8009dd6:	2b13      	cmp	r3, #19
 8009dd8:	f04f 0000 	mov.w	r0, #0
 8009ddc:	f04f 0100 	mov.w	r1, #0
 8009de0:	dc04      	bgt.n	8009dec <__ulp+0x2c>
 8009de2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009de6:	fa42 f103 	asr.w	r1, r2, r3
 8009dea:	4770      	bx	lr
 8009dec:	2201      	movs	r2, #1
 8009dee:	3b14      	subs	r3, #20
 8009df0:	2b1e      	cmp	r3, #30
 8009df2:	bfce      	itee	gt
 8009df4:	4613      	movgt	r3, r2
 8009df6:	f1c3 031f 	rsble	r3, r3, #31
 8009dfa:	fa02 f303 	lslle.w	r3, r2, r3
 8009dfe:	4618      	mov	r0, r3
 8009e00:	4770      	bx	lr
 8009e02:	bf00      	nop
 8009e04:	7ff00000 	.word	0x7ff00000

08009e08 <__b2d>:
 8009e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e0c:	6907      	ldr	r7, [r0, #16]
 8009e0e:	f100 0914 	add.w	r9, r0, #20
 8009e12:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009e16:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009e1a:	f1a7 0804 	sub.w	r8, r7, #4
 8009e1e:	4630      	mov	r0, r6
 8009e20:	f7ff fdc8 	bl	80099b4 <__hi0bits>
 8009e24:	f1c0 0320 	rsb	r3, r0, #32
 8009e28:	280a      	cmp	r0, #10
 8009e2a:	600b      	str	r3, [r1, #0]
 8009e2c:	491e      	ldr	r1, [pc, #120]	; (8009ea8 <__b2d+0xa0>)
 8009e2e:	dc17      	bgt.n	8009e60 <__b2d+0x58>
 8009e30:	45c1      	cmp	r9, r8
 8009e32:	bf28      	it	cs
 8009e34:	2200      	movcs	r2, #0
 8009e36:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e3a:	fa26 f30c 	lsr.w	r3, r6, ip
 8009e3e:	bf38      	it	cc
 8009e40:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009e44:	ea43 0501 	orr.w	r5, r3, r1
 8009e48:	f100 0315 	add.w	r3, r0, #21
 8009e4c:	fa06 f303 	lsl.w	r3, r6, r3
 8009e50:	fa22 f20c 	lsr.w	r2, r2, ip
 8009e54:	ea43 0402 	orr.w	r4, r3, r2
 8009e58:	4620      	mov	r0, r4
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e60:	45c1      	cmp	r9, r8
 8009e62:	bf3a      	itte	cc
 8009e64:	f1a7 0808 	subcc.w	r8, r7, #8
 8009e68:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009e6c:	2200      	movcs	r2, #0
 8009e6e:	f1b0 030b 	subs.w	r3, r0, #11
 8009e72:	d015      	beq.n	8009ea0 <__b2d+0x98>
 8009e74:	409e      	lsls	r6, r3
 8009e76:	f1c3 0720 	rsb	r7, r3, #32
 8009e7a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8009e7e:	fa22 f107 	lsr.w	r1, r2, r7
 8009e82:	45c8      	cmp	r8, r9
 8009e84:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8009e88:	ea46 0501 	orr.w	r5, r6, r1
 8009e8c:	bf94      	ite	ls
 8009e8e:	2100      	movls	r1, #0
 8009e90:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009e94:	fa02 f003 	lsl.w	r0, r2, r3
 8009e98:	40f9      	lsrs	r1, r7
 8009e9a:	ea40 0401 	orr.w	r4, r0, r1
 8009e9e:	e7db      	b.n	8009e58 <__b2d+0x50>
 8009ea0:	ea46 0501 	orr.w	r5, r6, r1
 8009ea4:	4614      	mov	r4, r2
 8009ea6:	e7d7      	b.n	8009e58 <__b2d+0x50>
 8009ea8:	3ff00000 	.word	0x3ff00000

08009eac <__d2b>:
 8009eac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009eb0:	461c      	mov	r4, r3
 8009eb2:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8009eb6:	2101      	movs	r1, #1
 8009eb8:	4690      	mov	r8, r2
 8009eba:	f7ff fcb7 	bl	800982c <_Balloc>
 8009ebe:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8009ec2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009ec6:	4607      	mov	r7, r0
 8009ec8:	bb34      	cbnz	r4, 8009f18 <__d2b+0x6c>
 8009eca:	9201      	str	r2, [sp, #4]
 8009ecc:	f1b8 0200 	subs.w	r2, r8, #0
 8009ed0:	d027      	beq.n	8009f22 <__d2b+0x76>
 8009ed2:	a802      	add	r0, sp, #8
 8009ed4:	f840 2d08 	str.w	r2, [r0, #-8]!
 8009ed8:	f7ff fd8b 	bl	80099f2 <__lo0bits>
 8009edc:	9900      	ldr	r1, [sp, #0]
 8009ede:	b1f0      	cbz	r0, 8009f1e <__d2b+0x72>
 8009ee0:	9a01      	ldr	r2, [sp, #4]
 8009ee2:	f1c0 0320 	rsb	r3, r0, #32
 8009ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8009eea:	430b      	orrs	r3, r1
 8009eec:	40c2      	lsrs	r2, r0
 8009eee:	617b      	str	r3, [r7, #20]
 8009ef0:	9201      	str	r2, [sp, #4]
 8009ef2:	9b01      	ldr	r3, [sp, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	bf14      	ite	ne
 8009ef8:	2102      	movne	r1, #2
 8009efa:	2101      	moveq	r1, #1
 8009efc:	61bb      	str	r3, [r7, #24]
 8009efe:	6139      	str	r1, [r7, #16]
 8009f00:	b1c4      	cbz	r4, 8009f34 <__d2b+0x88>
 8009f02:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009f06:	4404      	add	r4, r0
 8009f08:	6034      	str	r4, [r6, #0]
 8009f0a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f0e:	6028      	str	r0, [r5, #0]
 8009f10:	4638      	mov	r0, r7
 8009f12:	b002      	add	sp, #8
 8009f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f18:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009f1c:	e7d5      	b.n	8009eca <__d2b+0x1e>
 8009f1e:	6179      	str	r1, [r7, #20]
 8009f20:	e7e7      	b.n	8009ef2 <__d2b+0x46>
 8009f22:	a801      	add	r0, sp, #4
 8009f24:	f7ff fd65 	bl	80099f2 <__lo0bits>
 8009f28:	2101      	movs	r1, #1
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	6139      	str	r1, [r7, #16]
 8009f2e:	617b      	str	r3, [r7, #20]
 8009f30:	3020      	adds	r0, #32
 8009f32:	e7e5      	b.n	8009f00 <__d2b+0x54>
 8009f34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f38:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009f3c:	6030      	str	r0, [r6, #0]
 8009f3e:	6918      	ldr	r0, [r3, #16]
 8009f40:	f7ff fd38 	bl	80099b4 <__hi0bits>
 8009f44:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009f48:	e7e1      	b.n	8009f0e <__d2b+0x62>

08009f4a <__ratio>:
 8009f4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f4e:	4688      	mov	r8, r1
 8009f50:	4669      	mov	r1, sp
 8009f52:	4681      	mov	r9, r0
 8009f54:	f7ff ff58 	bl	8009e08 <__b2d>
 8009f58:	468b      	mov	fp, r1
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	460f      	mov	r7, r1
 8009f5e:	4640      	mov	r0, r8
 8009f60:	a901      	add	r1, sp, #4
 8009f62:	f7ff ff51 	bl	8009e08 <__b2d>
 8009f66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f6a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f6e:	460d      	mov	r5, r1
 8009f70:	eba3 0c02 	sub.w	ip, r3, r2
 8009f74:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f78:	1a9b      	subs	r3, r3, r2
 8009f7a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	bfd5      	itete	le
 8009f82:	460a      	movle	r2, r1
 8009f84:	463a      	movgt	r2, r7
 8009f86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f8a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009f8e:	bfd8      	it	le
 8009f90:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8009f94:	462b      	mov	r3, r5
 8009f96:	4602      	mov	r2, r0
 8009f98:	4659      	mov	r1, fp
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f7f6 fbc6 	bl	800072c <__aeabi_ddiv>
 8009fa0:	b003      	add	sp, #12
 8009fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fa6 <__copybits>:
 8009fa6:	3901      	subs	r1, #1
 8009fa8:	b510      	push	{r4, lr}
 8009faa:	1149      	asrs	r1, r1, #5
 8009fac:	6914      	ldr	r4, [r2, #16]
 8009fae:	3101      	adds	r1, #1
 8009fb0:	f102 0314 	add.w	r3, r2, #20
 8009fb4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fb8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fbc:	42a3      	cmp	r3, r4
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	d303      	bcc.n	8009fca <__copybits+0x24>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	428a      	cmp	r2, r1
 8009fc6:	d305      	bcc.n	8009fd4 <__copybits+0x2e>
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fce:	f840 2b04 	str.w	r2, [r0], #4
 8009fd2:	e7f3      	b.n	8009fbc <__copybits+0x16>
 8009fd4:	f842 3b04 	str.w	r3, [r2], #4
 8009fd8:	e7f4      	b.n	8009fc4 <__copybits+0x1e>

08009fda <__any_on>:
 8009fda:	f100 0214 	add.w	r2, r0, #20
 8009fde:	6900      	ldr	r0, [r0, #16]
 8009fe0:	114b      	asrs	r3, r1, #5
 8009fe2:	4298      	cmp	r0, r3
 8009fe4:	b510      	push	{r4, lr}
 8009fe6:	db11      	blt.n	800a00c <__any_on+0x32>
 8009fe8:	dd0a      	ble.n	800a000 <__any_on+0x26>
 8009fea:	f011 011f 	ands.w	r1, r1, #31
 8009fee:	d007      	beq.n	800a000 <__any_on+0x26>
 8009ff0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ff4:	fa24 f001 	lsr.w	r0, r4, r1
 8009ff8:	fa00 f101 	lsl.w	r1, r0, r1
 8009ffc:	428c      	cmp	r4, r1
 8009ffe:	d10b      	bne.n	800a018 <__any_on+0x3e>
 800a000:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a004:	4293      	cmp	r3, r2
 800a006:	d803      	bhi.n	800a010 <__any_on+0x36>
 800a008:	2000      	movs	r0, #0
 800a00a:	bd10      	pop	{r4, pc}
 800a00c:	4603      	mov	r3, r0
 800a00e:	e7f7      	b.n	800a000 <__any_on+0x26>
 800a010:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a014:	2900      	cmp	r1, #0
 800a016:	d0f5      	beq.n	800a004 <__any_on+0x2a>
 800a018:	2001      	movs	r0, #1
 800a01a:	e7f6      	b.n	800a00a <__any_on+0x30>

0800a01c <_calloc_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	fb02 f401 	mul.w	r4, r2, r1
 800a022:	4621      	mov	r1, r4
 800a024:	f000 f808 	bl	800a038 <_malloc_r>
 800a028:	4605      	mov	r5, r0
 800a02a:	b118      	cbz	r0, 800a034 <_calloc_r+0x18>
 800a02c:	4622      	mov	r2, r4
 800a02e:	2100      	movs	r1, #0
 800a030:	f7fe f996 	bl	8008360 <memset>
 800a034:	4628      	mov	r0, r5
 800a036:	bd38      	pop	{r3, r4, r5, pc}

0800a038 <_malloc_r>:
 800a038:	b570      	push	{r4, r5, r6, lr}
 800a03a:	1ccd      	adds	r5, r1, #3
 800a03c:	f025 0503 	bic.w	r5, r5, #3
 800a040:	3508      	adds	r5, #8
 800a042:	2d0c      	cmp	r5, #12
 800a044:	bf38      	it	cc
 800a046:	250c      	movcc	r5, #12
 800a048:	2d00      	cmp	r5, #0
 800a04a:	4606      	mov	r6, r0
 800a04c:	db01      	blt.n	800a052 <_malloc_r+0x1a>
 800a04e:	42a9      	cmp	r1, r5
 800a050:	d903      	bls.n	800a05a <_malloc_r+0x22>
 800a052:	230c      	movs	r3, #12
 800a054:	6033      	str	r3, [r6, #0]
 800a056:	2000      	movs	r0, #0
 800a058:	bd70      	pop	{r4, r5, r6, pc}
 800a05a:	f000 fb6e 	bl	800a73a <__malloc_lock>
 800a05e:	4a21      	ldr	r2, [pc, #132]	; (800a0e4 <_malloc_r+0xac>)
 800a060:	6814      	ldr	r4, [r2, #0]
 800a062:	4621      	mov	r1, r4
 800a064:	b991      	cbnz	r1, 800a08c <_malloc_r+0x54>
 800a066:	4c20      	ldr	r4, [pc, #128]	; (800a0e8 <_malloc_r+0xb0>)
 800a068:	6823      	ldr	r3, [r4, #0]
 800a06a:	b91b      	cbnz	r3, 800a074 <_malloc_r+0x3c>
 800a06c:	4630      	mov	r0, r6
 800a06e:	f000 fb17 	bl	800a6a0 <_sbrk_r>
 800a072:	6020      	str	r0, [r4, #0]
 800a074:	4629      	mov	r1, r5
 800a076:	4630      	mov	r0, r6
 800a078:	f000 fb12 	bl	800a6a0 <_sbrk_r>
 800a07c:	1c43      	adds	r3, r0, #1
 800a07e:	d124      	bne.n	800a0ca <_malloc_r+0x92>
 800a080:	230c      	movs	r3, #12
 800a082:	4630      	mov	r0, r6
 800a084:	6033      	str	r3, [r6, #0]
 800a086:	f000 fb59 	bl	800a73c <__malloc_unlock>
 800a08a:	e7e4      	b.n	800a056 <_malloc_r+0x1e>
 800a08c:	680b      	ldr	r3, [r1, #0]
 800a08e:	1b5b      	subs	r3, r3, r5
 800a090:	d418      	bmi.n	800a0c4 <_malloc_r+0x8c>
 800a092:	2b0b      	cmp	r3, #11
 800a094:	d90f      	bls.n	800a0b6 <_malloc_r+0x7e>
 800a096:	600b      	str	r3, [r1, #0]
 800a098:	18cc      	adds	r4, r1, r3
 800a09a:	50cd      	str	r5, [r1, r3]
 800a09c:	4630      	mov	r0, r6
 800a09e:	f000 fb4d 	bl	800a73c <__malloc_unlock>
 800a0a2:	f104 000b 	add.w	r0, r4, #11
 800a0a6:	1d23      	adds	r3, r4, #4
 800a0a8:	f020 0007 	bic.w	r0, r0, #7
 800a0ac:	1ac3      	subs	r3, r0, r3
 800a0ae:	d0d3      	beq.n	800a058 <_malloc_r+0x20>
 800a0b0:	425a      	negs	r2, r3
 800a0b2:	50e2      	str	r2, [r4, r3]
 800a0b4:	e7d0      	b.n	800a058 <_malloc_r+0x20>
 800a0b6:	684b      	ldr	r3, [r1, #4]
 800a0b8:	428c      	cmp	r4, r1
 800a0ba:	bf16      	itet	ne
 800a0bc:	6063      	strne	r3, [r4, #4]
 800a0be:	6013      	streq	r3, [r2, #0]
 800a0c0:	460c      	movne	r4, r1
 800a0c2:	e7eb      	b.n	800a09c <_malloc_r+0x64>
 800a0c4:	460c      	mov	r4, r1
 800a0c6:	6849      	ldr	r1, [r1, #4]
 800a0c8:	e7cc      	b.n	800a064 <_malloc_r+0x2c>
 800a0ca:	1cc4      	adds	r4, r0, #3
 800a0cc:	f024 0403 	bic.w	r4, r4, #3
 800a0d0:	42a0      	cmp	r0, r4
 800a0d2:	d005      	beq.n	800a0e0 <_malloc_r+0xa8>
 800a0d4:	1a21      	subs	r1, r4, r0
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	f000 fae2 	bl	800a6a0 <_sbrk_r>
 800a0dc:	3001      	adds	r0, #1
 800a0de:	d0cf      	beq.n	800a080 <_malloc_r+0x48>
 800a0e0:	6025      	str	r5, [r4, #0]
 800a0e2:	e7db      	b.n	800a09c <_malloc_r+0x64>
 800a0e4:	20000594 	.word	0x20000594
 800a0e8:	20000598 	.word	0x20000598

0800a0ec <__ssputs_r>:
 800a0ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f0:	688e      	ldr	r6, [r1, #8]
 800a0f2:	4682      	mov	sl, r0
 800a0f4:	429e      	cmp	r6, r3
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	4690      	mov	r8, r2
 800a0fa:	4699      	mov	r9, r3
 800a0fc:	d837      	bhi.n	800a16e <__ssputs_r+0x82>
 800a0fe:	898a      	ldrh	r2, [r1, #12]
 800a100:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a104:	d031      	beq.n	800a16a <__ssputs_r+0x7e>
 800a106:	2302      	movs	r3, #2
 800a108:	6825      	ldr	r5, [r4, #0]
 800a10a:	6909      	ldr	r1, [r1, #16]
 800a10c:	1a6f      	subs	r7, r5, r1
 800a10e:	6965      	ldr	r5, [r4, #20]
 800a110:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a114:	fb95 f5f3 	sdiv	r5, r5, r3
 800a118:	f109 0301 	add.w	r3, r9, #1
 800a11c:	443b      	add	r3, r7
 800a11e:	429d      	cmp	r5, r3
 800a120:	bf38      	it	cc
 800a122:	461d      	movcc	r5, r3
 800a124:	0553      	lsls	r3, r2, #21
 800a126:	d530      	bpl.n	800a18a <__ssputs_r+0x9e>
 800a128:	4629      	mov	r1, r5
 800a12a:	f7ff ff85 	bl	800a038 <_malloc_r>
 800a12e:	4606      	mov	r6, r0
 800a130:	b950      	cbnz	r0, 800a148 <__ssputs_r+0x5c>
 800a132:	230c      	movs	r3, #12
 800a134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a138:	f8ca 3000 	str.w	r3, [sl]
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a142:	81a3      	strh	r3, [r4, #12]
 800a144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a148:	463a      	mov	r2, r7
 800a14a:	6921      	ldr	r1, [r4, #16]
 800a14c:	f7ff fb63 	bl	8009816 <memcpy>
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a15a:	81a3      	strh	r3, [r4, #12]
 800a15c:	6126      	str	r6, [r4, #16]
 800a15e:	443e      	add	r6, r7
 800a160:	6026      	str	r6, [r4, #0]
 800a162:	464e      	mov	r6, r9
 800a164:	6165      	str	r5, [r4, #20]
 800a166:	1bed      	subs	r5, r5, r7
 800a168:	60a5      	str	r5, [r4, #8]
 800a16a:	454e      	cmp	r6, r9
 800a16c:	d900      	bls.n	800a170 <__ssputs_r+0x84>
 800a16e:	464e      	mov	r6, r9
 800a170:	4632      	mov	r2, r6
 800a172:	4641      	mov	r1, r8
 800a174:	6820      	ldr	r0, [r4, #0]
 800a176:	f000 fac7 	bl	800a708 <memmove>
 800a17a:	68a3      	ldr	r3, [r4, #8]
 800a17c:	2000      	movs	r0, #0
 800a17e:	1b9b      	subs	r3, r3, r6
 800a180:	60a3      	str	r3, [r4, #8]
 800a182:	6823      	ldr	r3, [r4, #0]
 800a184:	441e      	add	r6, r3
 800a186:	6026      	str	r6, [r4, #0]
 800a188:	e7dc      	b.n	800a144 <__ssputs_r+0x58>
 800a18a:	462a      	mov	r2, r5
 800a18c:	f000 fb24 	bl	800a7d8 <_realloc_r>
 800a190:	4606      	mov	r6, r0
 800a192:	2800      	cmp	r0, #0
 800a194:	d1e2      	bne.n	800a15c <__ssputs_r+0x70>
 800a196:	6921      	ldr	r1, [r4, #16]
 800a198:	4650      	mov	r0, sl
 800a19a:	f000 fad1 	bl	800a740 <_free_r>
 800a19e:	e7c8      	b.n	800a132 <__ssputs_r+0x46>

0800a1a0 <_svfiprintf_r>:
 800a1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	461d      	mov	r5, r3
 800a1a6:	898b      	ldrh	r3, [r1, #12]
 800a1a8:	b09d      	sub	sp, #116	; 0x74
 800a1aa:	061f      	lsls	r7, r3, #24
 800a1ac:	4680      	mov	r8, r0
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	4616      	mov	r6, r2
 800a1b2:	d50f      	bpl.n	800a1d4 <_svfiprintf_r+0x34>
 800a1b4:	690b      	ldr	r3, [r1, #16]
 800a1b6:	b96b      	cbnz	r3, 800a1d4 <_svfiprintf_r+0x34>
 800a1b8:	2140      	movs	r1, #64	; 0x40
 800a1ba:	f7ff ff3d 	bl	800a038 <_malloc_r>
 800a1be:	6020      	str	r0, [r4, #0]
 800a1c0:	6120      	str	r0, [r4, #16]
 800a1c2:	b928      	cbnz	r0, 800a1d0 <_svfiprintf_r+0x30>
 800a1c4:	230c      	movs	r3, #12
 800a1c6:	f8c8 3000 	str.w	r3, [r8]
 800a1ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a1ce:	e0c8      	b.n	800a362 <_svfiprintf_r+0x1c2>
 800a1d0:	2340      	movs	r3, #64	; 0x40
 800a1d2:	6163      	str	r3, [r4, #20]
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d8:	2320      	movs	r3, #32
 800a1da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1de:	2330      	movs	r3, #48	; 0x30
 800a1e0:	f04f 0b01 	mov.w	fp, #1
 800a1e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a1e8:	9503      	str	r5, [sp, #12]
 800a1ea:	4637      	mov	r7, r6
 800a1ec:	463d      	mov	r5, r7
 800a1ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a1f2:	b10b      	cbz	r3, 800a1f8 <_svfiprintf_r+0x58>
 800a1f4:	2b25      	cmp	r3, #37	; 0x25
 800a1f6:	d13e      	bne.n	800a276 <_svfiprintf_r+0xd6>
 800a1f8:	ebb7 0a06 	subs.w	sl, r7, r6
 800a1fc:	d00b      	beq.n	800a216 <_svfiprintf_r+0x76>
 800a1fe:	4653      	mov	r3, sl
 800a200:	4632      	mov	r2, r6
 800a202:	4621      	mov	r1, r4
 800a204:	4640      	mov	r0, r8
 800a206:	f7ff ff71 	bl	800a0ec <__ssputs_r>
 800a20a:	3001      	adds	r0, #1
 800a20c:	f000 80a4 	beq.w	800a358 <_svfiprintf_r+0x1b8>
 800a210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a212:	4453      	add	r3, sl
 800a214:	9309      	str	r3, [sp, #36]	; 0x24
 800a216:	783b      	ldrb	r3, [r7, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f000 809d 	beq.w	800a358 <_svfiprintf_r+0x1b8>
 800a21e:	2300      	movs	r3, #0
 800a220:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a224:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a228:	9304      	str	r3, [sp, #16]
 800a22a:	9307      	str	r3, [sp, #28]
 800a22c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a230:	931a      	str	r3, [sp, #104]	; 0x68
 800a232:	462f      	mov	r7, r5
 800a234:	2205      	movs	r2, #5
 800a236:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a23a:	4850      	ldr	r0, [pc, #320]	; (800a37c <_svfiprintf_r+0x1dc>)
 800a23c:	f000 fa56 	bl	800a6ec <memchr>
 800a240:	9b04      	ldr	r3, [sp, #16]
 800a242:	b9d0      	cbnz	r0, 800a27a <_svfiprintf_r+0xda>
 800a244:	06d9      	lsls	r1, r3, #27
 800a246:	bf44      	itt	mi
 800a248:	2220      	movmi	r2, #32
 800a24a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a24e:	071a      	lsls	r2, r3, #28
 800a250:	bf44      	itt	mi
 800a252:	222b      	movmi	r2, #43	; 0x2b
 800a254:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a258:	782a      	ldrb	r2, [r5, #0]
 800a25a:	2a2a      	cmp	r2, #42	; 0x2a
 800a25c:	d015      	beq.n	800a28a <_svfiprintf_r+0xea>
 800a25e:	462f      	mov	r7, r5
 800a260:	2000      	movs	r0, #0
 800a262:	250a      	movs	r5, #10
 800a264:	9a07      	ldr	r2, [sp, #28]
 800a266:	4639      	mov	r1, r7
 800a268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a26c:	3b30      	subs	r3, #48	; 0x30
 800a26e:	2b09      	cmp	r3, #9
 800a270:	d94d      	bls.n	800a30e <_svfiprintf_r+0x16e>
 800a272:	b1b8      	cbz	r0, 800a2a4 <_svfiprintf_r+0x104>
 800a274:	e00f      	b.n	800a296 <_svfiprintf_r+0xf6>
 800a276:	462f      	mov	r7, r5
 800a278:	e7b8      	b.n	800a1ec <_svfiprintf_r+0x4c>
 800a27a:	4a40      	ldr	r2, [pc, #256]	; (800a37c <_svfiprintf_r+0x1dc>)
 800a27c:	463d      	mov	r5, r7
 800a27e:	1a80      	subs	r0, r0, r2
 800a280:	fa0b f000 	lsl.w	r0, fp, r0
 800a284:	4318      	orrs	r0, r3
 800a286:	9004      	str	r0, [sp, #16]
 800a288:	e7d3      	b.n	800a232 <_svfiprintf_r+0x92>
 800a28a:	9a03      	ldr	r2, [sp, #12]
 800a28c:	1d11      	adds	r1, r2, #4
 800a28e:	6812      	ldr	r2, [r2, #0]
 800a290:	9103      	str	r1, [sp, #12]
 800a292:	2a00      	cmp	r2, #0
 800a294:	db01      	blt.n	800a29a <_svfiprintf_r+0xfa>
 800a296:	9207      	str	r2, [sp, #28]
 800a298:	e004      	b.n	800a2a4 <_svfiprintf_r+0x104>
 800a29a:	4252      	negs	r2, r2
 800a29c:	f043 0302 	orr.w	r3, r3, #2
 800a2a0:	9207      	str	r2, [sp, #28]
 800a2a2:	9304      	str	r3, [sp, #16]
 800a2a4:	783b      	ldrb	r3, [r7, #0]
 800a2a6:	2b2e      	cmp	r3, #46	; 0x2e
 800a2a8:	d10c      	bne.n	800a2c4 <_svfiprintf_r+0x124>
 800a2aa:	787b      	ldrb	r3, [r7, #1]
 800a2ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a2ae:	d133      	bne.n	800a318 <_svfiprintf_r+0x178>
 800a2b0:	9b03      	ldr	r3, [sp, #12]
 800a2b2:	3702      	adds	r7, #2
 800a2b4:	1d1a      	adds	r2, r3, #4
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	9203      	str	r2, [sp, #12]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	bfb8      	it	lt
 800a2be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a2c2:	9305      	str	r3, [sp, #20]
 800a2c4:	4d2e      	ldr	r5, [pc, #184]	; (800a380 <_svfiprintf_r+0x1e0>)
 800a2c6:	2203      	movs	r2, #3
 800a2c8:	7839      	ldrb	r1, [r7, #0]
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	f000 fa0e 	bl	800a6ec <memchr>
 800a2d0:	b138      	cbz	r0, 800a2e2 <_svfiprintf_r+0x142>
 800a2d2:	2340      	movs	r3, #64	; 0x40
 800a2d4:	1b40      	subs	r0, r0, r5
 800a2d6:	fa03 f000 	lsl.w	r0, r3, r0
 800a2da:	9b04      	ldr	r3, [sp, #16]
 800a2dc:	3701      	adds	r7, #1
 800a2de:	4303      	orrs	r3, r0
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	7839      	ldrb	r1, [r7, #0]
 800a2e4:	2206      	movs	r2, #6
 800a2e6:	4827      	ldr	r0, [pc, #156]	; (800a384 <_svfiprintf_r+0x1e4>)
 800a2e8:	1c7e      	adds	r6, r7, #1
 800a2ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2ee:	f000 f9fd 	bl	800a6ec <memchr>
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	d038      	beq.n	800a368 <_svfiprintf_r+0x1c8>
 800a2f6:	4b24      	ldr	r3, [pc, #144]	; (800a388 <_svfiprintf_r+0x1e8>)
 800a2f8:	bb13      	cbnz	r3, 800a340 <_svfiprintf_r+0x1a0>
 800a2fa:	9b03      	ldr	r3, [sp, #12]
 800a2fc:	3307      	adds	r3, #7
 800a2fe:	f023 0307 	bic.w	r3, r3, #7
 800a302:	3308      	adds	r3, #8
 800a304:	9303      	str	r3, [sp, #12]
 800a306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a308:	444b      	add	r3, r9
 800a30a:	9309      	str	r3, [sp, #36]	; 0x24
 800a30c:	e76d      	b.n	800a1ea <_svfiprintf_r+0x4a>
 800a30e:	fb05 3202 	mla	r2, r5, r2, r3
 800a312:	2001      	movs	r0, #1
 800a314:	460f      	mov	r7, r1
 800a316:	e7a6      	b.n	800a266 <_svfiprintf_r+0xc6>
 800a318:	2300      	movs	r3, #0
 800a31a:	250a      	movs	r5, #10
 800a31c:	4619      	mov	r1, r3
 800a31e:	3701      	adds	r7, #1
 800a320:	9305      	str	r3, [sp, #20]
 800a322:	4638      	mov	r0, r7
 800a324:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a328:	3a30      	subs	r2, #48	; 0x30
 800a32a:	2a09      	cmp	r2, #9
 800a32c:	d903      	bls.n	800a336 <_svfiprintf_r+0x196>
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0c8      	beq.n	800a2c4 <_svfiprintf_r+0x124>
 800a332:	9105      	str	r1, [sp, #20]
 800a334:	e7c6      	b.n	800a2c4 <_svfiprintf_r+0x124>
 800a336:	fb05 2101 	mla	r1, r5, r1, r2
 800a33a:	2301      	movs	r3, #1
 800a33c:	4607      	mov	r7, r0
 800a33e:	e7f0      	b.n	800a322 <_svfiprintf_r+0x182>
 800a340:	ab03      	add	r3, sp, #12
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	4622      	mov	r2, r4
 800a346:	4b11      	ldr	r3, [pc, #68]	; (800a38c <_svfiprintf_r+0x1ec>)
 800a348:	a904      	add	r1, sp, #16
 800a34a:	4640      	mov	r0, r8
 800a34c:	f3af 8000 	nop.w
 800a350:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a354:	4681      	mov	r9, r0
 800a356:	d1d6      	bne.n	800a306 <_svfiprintf_r+0x166>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	065b      	lsls	r3, r3, #25
 800a35c:	f53f af35 	bmi.w	800a1ca <_svfiprintf_r+0x2a>
 800a360:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a362:	b01d      	add	sp, #116	; 0x74
 800a364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a368:	ab03      	add	r3, sp, #12
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	4622      	mov	r2, r4
 800a36e:	4b07      	ldr	r3, [pc, #28]	; (800a38c <_svfiprintf_r+0x1ec>)
 800a370:	a904      	add	r1, sp, #16
 800a372:	4640      	mov	r0, r8
 800a374:	f000 f882 	bl	800a47c <_printf_i>
 800a378:	e7ea      	b.n	800a350 <_svfiprintf_r+0x1b0>
 800a37a:	bf00      	nop
 800a37c:	0800aa74 	.word	0x0800aa74
 800a380:	0800aa7a 	.word	0x0800aa7a
 800a384:	0800aa7e 	.word	0x0800aa7e
 800a388:	00000000 	.word	0x00000000
 800a38c:	0800a0ed 	.word	0x0800a0ed

0800a390 <_printf_common>:
 800a390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a394:	4691      	mov	r9, r2
 800a396:	461f      	mov	r7, r3
 800a398:	688a      	ldr	r2, [r1, #8]
 800a39a:	690b      	ldr	r3, [r1, #16]
 800a39c:	4606      	mov	r6, r0
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	bfb8      	it	lt
 800a3a2:	4613      	movlt	r3, r2
 800a3a4:	f8c9 3000 	str.w	r3, [r9]
 800a3a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3ac:	460c      	mov	r4, r1
 800a3ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3b2:	b112      	cbz	r2, 800a3ba <_printf_common+0x2a>
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	f8c9 3000 	str.w	r3, [r9]
 800a3ba:	6823      	ldr	r3, [r4, #0]
 800a3bc:	0699      	lsls	r1, r3, #26
 800a3be:	bf42      	ittt	mi
 800a3c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a3c4:	3302      	addmi	r3, #2
 800a3c6:	f8c9 3000 	strmi.w	r3, [r9]
 800a3ca:	6825      	ldr	r5, [r4, #0]
 800a3cc:	f015 0506 	ands.w	r5, r5, #6
 800a3d0:	d107      	bne.n	800a3e2 <_printf_common+0x52>
 800a3d2:	f104 0a19 	add.w	sl, r4, #25
 800a3d6:	68e3      	ldr	r3, [r4, #12]
 800a3d8:	f8d9 2000 	ldr.w	r2, [r9]
 800a3dc:	1a9b      	subs	r3, r3, r2
 800a3de:	42ab      	cmp	r3, r5
 800a3e0:	dc29      	bgt.n	800a436 <_printf_common+0xa6>
 800a3e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a3e6:	6822      	ldr	r2, [r4, #0]
 800a3e8:	3300      	adds	r3, #0
 800a3ea:	bf18      	it	ne
 800a3ec:	2301      	movne	r3, #1
 800a3ee:	0692      	lsls	r2, r2, #26
 800a3f0:	d42e      	bmi.n	800a450 <_printf_common+0xc0>
 800a3f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3f6:	4639      	mov	r1, r7
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	47c0      	blx	r8
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	d021      	beq.n	800a444 <_printf_common+0xb4>
 800a400:	6823      	ldr	r3, [r4, #0]
 800a402:	68e5      	ldr	r5, [r4, #12]
 800a404:	f003 0306 	and.w	r3, r3, #6
 800a408:	2b04      	cmp	r3, #4
 800a40a:	bf18      	it	ne
 800a40c:	2500      	movne	r5, #0
 800a40e:	f8d9 2000 	ldr.w	r2, [r9]
 800a412:	f04f 0900 	mov.w	r9, #0
 800a416:	bf08      	it	eq
 800a418:	1aad      	subeq	r5, r5, r2
 800a41a:	68a3      	ldr	r3, [r4, #8]
 800a41c:	6922      	ldr	r2, [r4, #16]
 800a41e:	bf08      	it	eq
 800a420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a424:	4293      	cmp	r3, r2
 800a426:	bfc4      	itt	gt
 800a428:	1a9b      	subgt	r3, r3, r2
 800a42a:	18ed      	addgt	r5, r5, r3
 800a42c:	341a      	adds	r4, #26
 800a42e:	454d      	cmp	r5, r9
 800a430:	d11a      	bne.n	800a468 <_printf_common+0xd8>
 800a432:	2000      	movs	r0, #0
 800a434:	e008      	b.n	800a448 <_printf_common+0xb8>
 800a436:	2301      	movs	r3, #1
 800a438:	4652      	mov	r2, sl
 800a43a:	4639      	mov	r1, r7
 800a43c:	4630      	mov	r0, r6
 800a43e:	47c0      	blx	r8
 800a440:	3001      	adds	r0, #1
 800a442:	d103      	bne.n	800a44c <_printf_common+0xbc>
 800a444:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a44c:	3501      	adds	r5, #1
 800a44e:	e7c2      	b.n	800a3d6 <_printf_common+0x46>
 800a450:	2030      	movs	r0, #48	; 0x30
 800a452:	18e1      	adds	r1, r4, r3
 800a454:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a458:	1c5a      	adds	r2, r3, #1
 800a45a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a45e:	4422      	add	r2, r4
 800a460:	3302      	adds	r3, #2
 800a462:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a466:	e7c4      	b.n	800a3f2 <_printf_common+0x62>
 800a468:	2301      	movs	r3, #1
 800a46a:	4622      	mov	r2, r4
 800a46c:	4639      	mov	r1, r7
 800a46e:	4630      	mov	r0, r6
 800a470:	47c0      	blx	r8
 800a472:	3001      	adds	r0, #1
 800a474:	d0e6      	beq.n	800a444 <_printf_common+0xb4>
 800a476:	f109 0901 	add.w	r9, r9, #1
 800a47a:	e7d8      	b.n	800a42e <_printf_common+0x9e>

0800a47c <_printf_i>:
 800a47c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a480:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a484:	460c      	mov	r4, r1
 800a486:	7e09      	ldrb	r1, [r1, #24]
 800a488:	b085      	sub	sp, #20
 800a48a:	296e      	cmp	r1, #110	; 0x6e
 800a48c:	4617      	mov	r7, r2
 800a48e:	4606      	mov	r6, r0
 800a490:	4698      	mov	r8, r3
 800a492:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a494:	f000 80b3 	beq.w	800a5fe <_printf_i+0x182>
 800a498:	d822      	bhi.n	800a4e0 <_printf_i+0x64>
 800a49a:	2963      	cmp	r1, #99	; 0x63
 800a49c:	d036      	beq.n	800a50c <_printf_i+0x90>
 800a49e:	d80a      	bhi.n	800a4b6 <_printf_i+0x3a>
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	f000 80b9 	beq.w	800a618 <_printf_i+0x19c>
 800a4a6:	2958      	cmp	r1, #88	; 0x58
 800a4a8:	f000 8083 	beq.w	800a5b2 <_printf_i+0x136>
 800a4ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a4b4:	e032      	b.n	800a51c <_printf_i+0xa0>
 800a4b6:	2964      	cmp	r1, #100	; 0x64
 800a4b8:	d001      	beq.n	800a4be <_printf_i+0x42>
 800a4ba:	2969      	cmp	r1, #105	; 0x69
 800a4bc:	d1f6      	bne.n	800a4ac <_printf_i+0x30>
 800a4be:	6820      	ldr	r0, [r4, #0]
 800a4c0:	6813      	ldr	r3, [r2, #0]
 800a4c2:	0605      	lsls	r5, r0, #24
 800a4c4:	f103 0104 	add.w	r1, r3, #4
 800a4c8:	d52a      	bpl.n	800a520 <_printf_i+0xa4>
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	6011      	str	r1, [r2, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	da03      	bge.n	800a4da <_printf_i+0x5e>
 800a4d2:	222d      	movs	r2, #45	; 0x2d
 800a4d4:	425b      	negs	r3, r3
 800a4d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a4da:	486f      	ldr	r0, [pc, #444]	; (800a698 <_printf_i+0x21c>)
 800a4dc:	220a      	movs	r2, #10
 800a4de:	e039      	b.n	800a554 <_printf_i+0xd8>
 800a4e0:	2973      	cmp	r1, #115	; 0x73
 800a4e2:	f000 809d 	beq.w	800a620 <_printf_i+0x1a4>
 800a4e6:	d808      	bhi.n	800a4fa <_printf_i+0x7e>
 800a4e8:	296f      	cmp	r1, #111	; 0x6f
 800a4ea:	d020      	beq.n	800a52e <_printf_i+0xb2>
 800a4ec:	2970      	cmp	r1, #112	; 0x70
 800a4ee:	d1dd      	bne.n	800a4ac <_printf_i+0x30>
 800a4f0:	6823      	ldr	r3, [r4, #0]
 800a4f2:	f043 0320 	orr.w	r3, r3, #32
 800a4f6:	6023      	str	r3, [r4, #0]
 800a4f8:	e003      	b.n	800a502 <_printf_i+0x86>
 800a4fa:	2975      	cmp	r1, #117	; 0x75
 800a4fc:	d017      	beq.n	800a52e <_printf_i+0xb2>
 800a4fe:	2978      	cmp	r1, #120	; 0x78
 800a500:	d1d4      	bne.n	800a4ac <_printf_i+0x30>
 800a502:	2378      	movs	r3, #120	; 0x78
 800a504:	4865      	ldr	r0, [pc, #404]	; (800a69c <_printf_i+0x220>)
 800a506:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a50a:	e055      	b.n	800a5b8 <_printf_i+0x13c>
 800a50c:	6813      	ldr	r3, [r2, #0]
 800a50e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a512:	1d19      	adds	r1, r3, #4
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	6011      	str	r1, [r2, #0]
 800a518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a51c:	2301      	movs	r3, #1
 800a51e:	e08c      	b.n	800a63a <_printf_i+0x1be>
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a526:	6011      	str	r1, [r2, #0]
 800a528:	bf18      	it	ne
 800a52a:	b21b      	sxthne	r3, r3
 800a52c:	e7cf      	b.n	800a4ce <_printf_i+0x52>
 800a52e:	6813      	ldr	r3, [r2, #0]
 800a530:	6825      	ldr	r5, [r4, #0]
 800a532:	1d18      	adds	r0, r3, #4
 800a534:	6010      	str	r0, [r2, #0]
 800a536:	0628      	lsls	r0, r5, #24
 800a538:	d501      	bpl.n	800a53e <_printf_i+0xc2>
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	e002      	b.n	800a544 <_printf_i+0xc8>
 800a53e:	0668      	lsls	r0, r5, #25
 800a540:	d5fb      	bpl.n	800a53a <_printf_i+0xbe>
 800a542:	881b      	ldrh	r3, [r3, #0]
 800a544:	296f      	cmp	r1, #111	; 0x6f
 800a546:	bf14      	ite	ne
 800a548:	220a      	movne	r2, #10
 800a54a:	2208      	moveq	r2, #8
 800a54c:	4852      	ldr	r0, [pc, #328]	; (800a698 <_printf_i+0x21c>)
 800a54e:	2100      	movs	r1, #0
 800a550:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a554:	6865      	ldr	r5, [r4, #4]
 800a556:	2d00      	cmp	r5, #0
 800a558:	60a5      	str	r5, [r4, #8]
 800a55a:	f2c0 8095 	blt.w	800a688 <_printf_i+0x20c>
 800a55e:	6821      	ldr	r1, [r4, #0]
 800a560:	f021 0104 	bic.w	r1, r1, #4
 800a564:	6021      	str	r1, [r4, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d13d      	bne.n	800a5e6 <_printf_i+0x16a>
 800a56a:	2d00      	cmp	r5, #0
 800a56c:	f040 808e 	bne.w	800a68c <_printf_i+0x210>
 800a570:	4665      	mov	r5, ip
 800a572:	2a08      	cmp	r2, #8
 800a574:	d10b      	bne.n	800a58e <_printf_i+0x112>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	07db      	lsls	r3, r3, #31
 800a57a:	d508      	bpl.n	800a58e <_printf_i+0x112>
 800a57c:	6923      	ldr	r3, [r4, #16]
 800a57e:	6862      	ldr	r2, [r4, #4]
 800a580:	429a      	cmp	r2, r3
 800a582:	bfde      	ittt	le
 800a584:	2330      	movle	r3, #48	; 0x30
 800a586:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a58a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a58e:	ebac 0305 	sub.w	r3, ip, r5
 800a592:	6123      	str	r3, [r4, #16]
 800a594:	f8cd 8000 	str.w	r8, [sp]
 800a598:	463b      	mov	r3, r7
 800a59a:	aa03      	add	r2, sp, #12
 800a59c:	4621      	mov	r1, r4
 800a59e:	4630      	mov	r0, r6
 800a5a0:	f7ff fef6 	bl	800a390 <_printf_common>
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	d14d      	bne.n	800a644 <_printf_i+0x1c8>
 800a5a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a5ac:	b005      	add	sp, #20
 800a5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5b2:	4839      	ldr	r0, [pc, #228]	; (800a698 <_printf_i+0x21c>)
 800a5b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a5b8:	6813      	ldr	r3, [r2, #0]
 800a5ba:	6821      	ldr	r1, [r4, #0]
 800a5bc:	1d1d      	adds	r5, r3, #4
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	6015      	str	r5, [r2, #0]
 800a5c2:	060a      	lsls	r2, r1, #24
 800a5c4:	d50b      	bpl.n	800a5de <_printf_i+0x162>
 800a5c6:	07ca      	lsls	r2, r1, #31
 800a5c8:	bf44      	itt	mi
 800a5ca:	f041 0120 	orrmi.w	r1, r1, #32
 800a5ce:	6021      	strmi	r1, [r4, #0]
 800a5d0:	b91b      	cbnz	r3, 800a5da <_printf_i+0x15e>
 800a5d2:	6822      	ldr	r2, [r4, #0]
 800a5d4:	f022 0220 	bic.w	r2, r2, #32
 800a5d8:	6022      	str	r2, [r4, #0]
 800a5da:	2210      	movs	r2, #16
 800a5dc:	e7b7      	b.n	800a54e <_printf_i+0xd2>
 800a5de:	064d      	lsls	r5, r1, #25
 800a5e0:	bf48      	it	mi
 800a5e2:	b29b      	uxthmi	r3, r3
 800a5e4:	e7ef      	b.n	800a5c6 <_printf_i+0x14a>
 800a5e6:	4665      	mov	r5, ip
 800a5e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a5ec:	fb02 3311 	mls	r3, r2, r1, r3
 800a5f0:	5cc3      	ldrb	r3, [r0, r3]
 800a5f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	2900      	cmp	r1, #0
 800a5fa:	d1f5      	bne.n	800a5e8 <_printf_i+0x16c>
 800a5fc:	e7b9      	b.n	800a572 <_printf_i+0xf6>
 800a5fe:	6813      	ldr	r3, [r2, #0]
 800a600:	6825      	ldr	r5, [r4, #0]
 800a602:	1d18      	adds	r0, r3, #4
 800a604:	6961      	ldr	r1, [r4, #20]
 800a606:	6010      	str	r0, [r2, #0]
 800a608:	0628      	lsls	r0, r5, #24
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	d501      	bpl.n	800a612 <_printf_i+0x196>
 800a60e:	6019      	str	r1, [r3, #0]
 800a610:	e002      	b.n	800a618 <_printf_i+0x19c>
 800a612:	066a      	lsls	r2, r5, #25
 800a614:	d5fb      	bpl.n	800a60e <_printf_i+0x192>
 800a616:	8019      	strh	r1, [r3, #0]
 800a618:	2300      	movs	r3, #0
 800a61a:	4665      	mov	r5, ip
 800a61c:	6123      	str	r3, [r4, #16]
 800a61e:	e7b9      	b.n	800a594 <_printf_i+0x118>
 800a620:	6813      	ldr	r3, [r2, #0]
 800a622:	1d19      	adds	r1, r3, #4
 800a624:	6011      	str	r1, [r2, #0]
 800a626:	681d      	ldr	r5, [r3, #0]
 800a628:	6862      	ldr	r2, [r4, #4]
 800a62a:	2100      	movs	r1, #0
 800a62c:	4628      	mov	r0, r5
 800a62e:	f000 f85d 	bl	800a6ec <memchr>
 800a632:	b108      	cbz	r0, 800a638 <_printf_i+0x1bc>
 800a634:	1b40      	subs	r0, r0, r5
 800a636:	6060      	str	r0, [r4, #4]
 800a638:	6863      	ldr	r3, [r4, #4]
 800a63a:	6123      	str	r3, [r4, #16]
 800a63c:	2300      	movs	r3, #0
 800a63e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a642:	e7a7      	b.n	800a594 <_printf_i+0x118>
 800a644:	6923      	ldr	r3, [r4, #16]
 800a646:	462a      	mov	r2, r5
 800a648:	4639      	mov	r1, r7
 800a64a:	4630      	mov	r0, r6
 800a64c:	47c0      	blx	r8
 800a64e:	3001      	adds	r0, #1
 800a650:	d0aa      	beq.n	800a5a8 <_printf_i+0x12c>
 800a652:	6823      	ldr	r3, [r4, #0]
 800a654:	079b      	lsls	r3, r3, #30
 800a656:	d413      	bmi.n	800a680 <_printf_i+0x204>
 800a658:	68e0      	ldr	r0, [r4, #12]
 800a65a:	9b03      	ldr	r3, [sp, #12]
 800a65c:	4298      	cmp	r0, r3
 800a65e:	bfb8      	it	lt
 800a660:	4618      	movlt	r0, r3
 800a662:	e7a3      	b.n	800a5ac <_printf_i+0x130>
 800a664:	2301      	movs	r3, #1
 800a666:	464a      	mov	r2, r9
 800a668:	4639      	mov	r1, r7
 800a66a:	4630      	mov	r0, r6
 800a66c:	47c0      	blx	r8
 800a66e:	3001      	adds	r0, #1
 800a670:	d09a      	beq.n	800a5a8 <_printf_i+0x12c>
 800a672:	3501      	adds	r5, #1
 800a674:	68e3      	ldr	r3, [r4, #12]
 800a676:	9a03      	ldr	r2, [sp, #12]
 800a678:	1a9b      	subs	r3, r3, r2
 800a67a:	42ab      	cmp	r3, r5
 800a67c:	dcf2      	bgt.n	800a664 <_printf_i+0x1e8>
 800a67e:	e7eb      	b.n	800a658 <_printf_i+0x1dc>
 800a680:	2500      	movs	r5, #0
 800a682:	f104 0919 	add.w	r9, r4, #25
 800a686:	e7f5      	b.n	800a674 <_printf_i+0x1f8>
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d1ac      	bne.n	800a5e6 <_printf_i+0x16a>
 800a68c:	7803      	ldrb	r3, [r0, #0]
 800a68e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a692:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a696:	e76c      	b.n	800a572 <_printf_i+0xf6>
 800a698:	0800aa85 	.word	0x0800aa85
 800a69c:	0800aa96 	.word	0x0800aa96

0800a6a0 <_sbrk_r>:
 800a6a0:	b538      	push	{r3, r4, r5, lr}
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	4c05      	ldr	r4, [pc, #20]	; (800a6bc <_sbrk_r+0x1c>)
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	4608      	mov	r0, r1
 800a6aa:	6023      	str	r3, [r4, #0]
 800a6ac:	f7f7 fbfe 	bl	8001eac <_sbrk>
 800a6b0:	1c43      	adds	r3, r0, #1
 800a6b2:	d102      	bne.n	800a6ba <_sbrk_r+0x1a>
 800a6b4:	6823      	ldr	r3, [r4, #0]
 800a6b6:	b103      	cbz	r3, 800a6ba <_sbrk_r+0x1a>
 800a6b8:	602b      	str	r3, [r5, #0]
 800a6ba:	bd38      	pop	{r3, r4, r5, pc}
 800a6bc:	20001bd4 	.word	0x20001bd4

0800a6c0 <__ascii_wctomb>:
 800a6c0:	b149      	cbz	r1, 800a6d6 <__ascii_wctomb+0x16>
 800a6c2:	2aff      	cmp	r2, #255	; 0xff
 800a6c4:	bf8b      	itete	hi
 800a6c6:	238a      	movhi	r3, #138	; 0x8a
 800a6c8:	700a      	strbls	r2, [r1, #0]
 800a6ca:	6003      	strhi	r3, [r0, #0]
 800a6cc:	2001      	movls	r0, #1
 800a6ce:	bf88      	it	hi
 800a6d0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a6d4:	4770      	bx	lr
 800a6d6:	4608      	mov	r0, r1
 800a6d8:	4770      	bx	lr
	...

0800a6dc <malloc>:
 800a6dc:	4b02      	ldr	r3, [pc, #8]	; (800a6e8 <malloc+0xc>)
 800a6de:	4601      	mov	r1, r0
 800a6e0:	6818      	ldr	r0, [r3, #0]
 800a6e2:	f7ff bca9 	b.w	800a038 <_malloc_r>
 800a6e6:	bf00      	nop
 800a6e8:	2000017c 	.word	0x2000017c

0800a6ec <memchr>:
 800a6ec:	b510      	push	{r4, lr}
 800a6ee:	b2c9      	uxtb	r1, r1
 800a6f0:	4402      	add	r2, r0
 800a6f2:	4290      	cmp	r0, r2
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	d101      	bne.n	800a6fc <memchr+0x10>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e003      	b.n	800a704 <memchr+0x18>
 800a6fc:	781c      	ldrb	r4, [r3, #0]
 800a6fe:	3001      	adds	r0, #1
 800a700:	428c      	cmp	r4, r1
 800a702:	d1f6      	bne.n	800a6f2 <memchr+0x6>
 800a704:	4618      	mov	r0, r3
 800a706:	bd10      	pop	{r4, pc}

0800a708 <memmove>:
 800a708:	4288      	cmp	r0, r1
 800a70a:	b510      	push	{r4, lr}
 800a70c:	eb01 0302 	add.w	r3, r1, r2
 800a710:	d807      	bhi.n	800a722 <memmove+0x1a>
 800a712:	1e42      	subs	r2, r0, #1
 800a714:	4299      	cmp	r1, r3
 800a716:	d00a      	beq.n	800a72e <memmove+0x26>
 800a718:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a71c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a720:	e7f8      	b.n	800a714 <memmove+0xc>
 800a722:	4283      	cmp	r3, r0
 800a724:	d9f5      	bls.n	800a712 <memmove+0xa>
 800a726:	1881      	adds	r1, r0, r2
 800a728:	1ad2      	subs	r2, r2, r3
 800a72a:	42d3      	cmn	r3, r2
 800a72c:	d100      	bne.n	800a730 <memmove+0x28>
 800a72e:	bd10      	pop	{r4, pc}
 800a730:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a734:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a738:	e7f7      	b.n	800a72a <memmove+0x22>

0800a73a <__malloc_lock>:
 800a73a:	4770      	bx	lr

0800a73c <__malloc_unlock>:
 800a73c:	4770      	bx	lr
	...

0800a740 <_free_r>:
 800a740:	b538      	push	{r3, r4, r5, lr}
 800a742:	4605      	mov	r5, r0
 800a744:	2900      	cmp	r1, #0
 800a746:	d043      	beq.n	800a7d0 <_free_r+0x90>
 800a748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a74c:	1f0c      	subs	r4, r1, #4
 800a74e:	2b00      	cmp	r3, #0
 800a750:	bfb8      	it	lt
 800a752:	18e4      	addlt	r4, r4, r3
 800a754:	f7ff fff1 	bl	800a73a <__malloc_lock>
 800a758:	4a1e      	ldr	r2, [pc, #120]	; (800a7d4 <_free_r+0x94>)
 800a75a:	6813      	ldr	r3, [r2, #0]
 800a75c:	4610      	mov	r0, r2
 800a75e:	b933      	cbnz	r3, 800a76e <_free_r+0x2e>
 800a760:	6063      	str	r3, [r4, #4]
 800a762:	6014      	str	r4, [r2, #0]
 800a764:	4628      	mov	r0, r5
 800a766:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a76a:	f7ff bfe7 	b.w	800a73c <__malloc_unlock>
 800a76e:	42a3      	cmp	r3, r4
 800a770:	d90b      	bls.n	800a78a <_free_r+0x4a>
 800a772:	6821      	ldr	r1, [r4, #0]
 800a774:	1862      	adds	r2, r4, r1
 800a776:	4293      	cmp	r3, r2
 800a778:	bf01      	itttt	eq
 800a77a:	681a      	ldreq	r2, [r3, #0]
 800a77c:	685b      	ldreq	r3, [r3, #4]
 800a77e:	1852      	addeq	r2, r2, r1
 800a780:	6022      	streq	r2, [r4, #0]
 800a782:	6063      	str	r3, [r4, #4]
 800a784:	6004      	str	r4, [r0, #0]
 800a786:	e7ed      	b.n	800a764 <_free_r+0x24>
 800a788:	4613      	mov	r3, r2
 800a78a:	685a      	ldr	r2, [r3, #4]
 800a78c:	b10a      	cbz	r2, 800a792 <_free_r+0x52>
 800a78e:	42a2      	cmp	r2, r4
 800a790:	d9fa      	bls.n	800a788 <_free_r+0x48>
 800a792:	6819      	ldr	r1, [r3, #0]
 800a794:	1858      	adds	r0, r3, r1
 800a796:	42a0      	cmp	r0, r4
 800a798:	d10b      	bne.n	800a7b2 <_free_r+0x72>
 800a79a:	6820      	ldr	r0, [r4, #0]
 800a79c:	4401      	add	r1, r0
 800a79e:	1858      	adds	r0, r3, r1
 800a7a0:	4282      	cmp	r2, r0
 800a7a2:	6019      	str	r1, [r3, #0]
 800a7a4:	d1de      	bne.n	800a764 <_free_r+0x24>
 800a7a6:	6810      	ldr	r0, [r2, #0]
 800a7a8:	6852      	ldr	r2, [r2, #4]
 800a7aa:	4401      	add	r1, r0
 800a7ac:	6019      	str	r1, [r3, #0]
 800a7ae:	605a      	str	r2, [r3, #4]
 800a7b0:	e7d8      	b.n	800a764 <_free_r+0x24>
 800a7b2:	d902      	bls.n	800a7ba <_free_r+0x7a>
 800a7b4:	230c      	movs	r3, #12
 800a7b6:	602b      	str	r3, [r5, #0]
 800a7b8:	e7d4      	b.n	800a764 <_free_r+0x24>
 800a7ba:	6820      	ldr	r0, [r4, #0]
 800a7bc:	1821      	adds	r1, r4, r0
 800a7be:	428a      	cmp	r2, r1
 800a7c0:	bf01      	itttt	eq
 800a7c2:	6811      	ldreq	r1, [r2, #0]
 800a7c4:	6852      	ldreq	r2, [r2, #4]
 800a7c6:	1809      	addeq	r1, r1, r0
 800a7c8:	6021      	streq	r1, [r4, #0]
 800a7ca:	6062      	str	r2, [r4, #4]
 800a7cc:	605c      	str	r4, [r3, #4]
 800a7ce:	e7c9      	b.n	800a764 <_free_r+0x24>
 800a7d0:	bd38      	pop	{r3, r4, r5, pc}
 800a7d2:	bf00      	nop
 800a7d4:	20000594 	.word	0x20000594

0800a7d8 <_realloc_r>:
 800a7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7da:	4607      	mov	r7, r0
 800a7dc:	4614      	mov	r4, r2
 800a7de:	460e      	mov	r6, r1
 800a7e0:	b921      	cbnz	r1, 800a7ec <_realloc_r+0x14>
 800a7e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a7e6:	4611      	mov	r1, r2
 800a7e8:	f7ff bc26 	b.w	800a038 <_malloc_r>
 800a7ec:	b922      	cbnz	r2, 800a7f8 <_realloc_r+0x20>
 800a7ee:	f7ff ffa7 	bl	800a740 <_free_r>
 800a7f2:	4625      	mov	r5, r4
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f8:	f000 f814 	bl	800a824 <_malloc_usable_size_r>
 800a7fc:	42a0      	cmp	r0, r4
 800a7fe:	d20f      	bcs.n	800a820 <_realloc_r+0x48>
 800a800:	4621      	mov	r1, r4
 800a802:	4638      	mov	r0, r7
 800a804:	f7ff fc18 	bl	800a038 <_malloc_r>
 800a808:	4605      	mov	r5, r0
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d0f2      	beq.n	800a7f4 <_realloc_r+0x1c>
 800a80e:	4631      	mov	r1, r6
 800a810:	4622      	mov	r2, r4
 800a812:	f7ff f800 	bl	8009816 <memcpy>
 800a816:	4631      	mov	r1, r6
 800a818:	4638      	mov	r0, r7
 800a81a:	f7ff ff91 	bl	800a740 <_free_r>
 800a81e:	e7e9      	b.n	800a7f4 <_realloc_r+0x1c>
 800a820:	4635      	mov	r5, r6
 800a822:	e7e7      	b.n	800a7f4 <_realloc_r+0x1c>

0800a824 <_malloc_usable_size_r>:
 800a824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a828:	1f18      	subs	r0, r3, #4
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	bfbc      	itt	lt
 800a82e:	580b      	ldrlt	r3, [r1, r0]
 800a830:	18c0      	addlt	r0, r0, r3
 800a832:	4770      	bx	lr

0800a834 <_init>:
 800a834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a836:	bf00      	nop
 800a838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a83a:	bc08      	pop	{r3}
 800a83c:	469e      	mov	lr, r3
 800a83e:	4770      	bx	lr

0800a840 <_fini>:
 800a840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a842:	bf00      	nop
 800a844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a846:	bc08      	pop	{r3}
 800a848:	469e      	mov	lr, r3
 800a84a:	4770      	bx	lr
