Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  7 19:45:44 2023
| Host         : LAPTOP-LVEKBF8R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (486)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (486)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.396       -2.216                     17                14038        0.111        0.000                      0                14038        1.100        0.000                       0                 10382  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.202        0.000                      0                   46        0.171        0.000                      0                   46        4.232        0.000                       0                   195  
  clkout2          35.153        0.000                      0                  290        0.111        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          41.694        0.000                      0                12721        0.115        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.297        0.000                      0                  264        0.232        0.000                      0                  264  
clkout3       clkout0            -0.396       -2.216                     17                  716        0.825        0.000                      0                  716  
clkout0       clkout2             6.250        0.000                      0                   12        0.214        0.000                      0                   12  
clkout3       clkout2            16.655        0.000                      0                  128        0.173        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 94.625        0.000                      0                   32        1.543        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_30_30/DP/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.604ns  (logic 0.887ns (34.068%)  route 1.717ns (65.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 8.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 2.785 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.379     2.785    vga/MEMBUF_reg_128_191_30_30/WCLK
    SLICE_X56Y128        RAMD64E                                      r  vga/MEMBUF_reg_128_191_30_30/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.485 r  vga/MEMBUF_reg_128_191_30_30/DP/O
                         net (fo=1, routed)           0.622     4.107    vga/MEMBUF_reg_128_191_30_30_n_1
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.051     4.158 r  vga/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=1, routed)           0.812     4.970    vga/U12/MEMDATA[29]
    SLICE_X59Y142        LUT5 (Prop_lut5_I4_O)        0.136     5.106 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.282     5.388    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.259     8.353    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.601     7.753    
                         clock uncertainty           -0.066     7.687    
    SLICE_X58Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.591    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.389ns  (logic 0.887ns (37.128%)  route 1.502ns (62.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.211ns = ( 2.789 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.383     2.789    vga/MEMBUF_reg_128_191_12_14/WCLK
    SLICE_X56Y131        RAMD64E                                      r  vga/MEMBUF_reg_128_191_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.489 r  vga/MEMBUF_reg_128_191_12_14/RAMC/O
                         net (fo=1, routed)           0.615     4.103    vga/MEMBUF_reg_128_191_12_14_n_3
    SLICE_X57Y134        LUT3 (Prop_lut3_I0_O)        0.051     4.154 r  vga/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=1, routed)           0.521     4.675    vga/U12/MEMDATA[13]
    SLICE_X58Y136        LUT5 (Prop_lut5_I4_O)        0.136     4.811 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.367     5.178    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.257     8.351    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.601     7.751    
                         clock uncertainty           -0.066     7.685    
    SLICE_X58Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.574    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.178    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.893ns (37.856%)  route 1.466ns (62.144%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.219ns = ( 2.781 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.375     2.781    vga/MEMBUF_reg_128_191_18_20/WCLK
    SLICE_X58Y125        RAMD64E                                      r  vga/MEMBUF_reg_128_191_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.487 r  vga/MEMBUF_reg_128_191_18_20/RAMB/O
                         net (fo=1, routed)           0.348     3.835    vga/MEMBUF_reg_128_191_18_20_n_2
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.051     3.886 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.823     4.709    vga/U12/MEMDATA[18]
    SLICE_X57Y140        LUT5 (Prop_lut5_I4_O)        0.136     4.845 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.295     5.140    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.581     7.772    
                         clock uncertainty           -0.066     7.706    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.566    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_21_23/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.266ns  (logic 0.782ns (34.509%)  route 1.484ns (65.491%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns = ( 2.784 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.378     2.784    vga/MEMBUF_reg_128_191_21_23/WCLK
    SLICE_X56Y127        RAMD64E                                      r  vga/MEMBUF_reg_128_191_21_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.480 r  vga/MEMBUF_reg_128_191_21_23/RAMA/O
                         net (fo=1, routed)           0.441     3.921    vga/MEMBUF_reg_128_191_21_23_n_1
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.043     3.964 r  vga/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.752     4.716    vga/U12/MEMDATA[20]
    SLICE_X56Y141        LUT5 (Prop_lut5_I4_O)        0.043     4.759 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.291     5.050    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.601     7.752    
                         clock uncertainty           -0.066     7.686    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.551    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_24_26/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.230ns  (logic 0.898ns (40.261%)  route 1.332ns (59.739%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( 2.788 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.382     2.788    vga/MEMBUF_reg_0_63_24_26/WCLK
    SLICE_X58Y130        RAMD64E                                      r  vga/MEMBUF_reg_0_63_24_26/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.494 r  vga/MEMBUF_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.420     3.914    vga/MEMBUF_reg_0_63_24_26_n_2
    SLICE_X63Y130        LUT3 (Prop_lut3_I2_O)        0.055     3.969 r  vga/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.627     4.596    vga/U12/MEMDATA[24]
    SLICE_X63Y143        LUT5 (Prop_lut5_I4_O)        0.137     4.733 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.285     5.018    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.601     7.752    
                         clock uncertainty           -0.066     7.686    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.546    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_21_23/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.225ns  (logic 0.786ns (35.321%)  route 1.439ns (64.679%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.218ns = ( 2.782 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.376     2.782    vga/MEMBUF_reg_0_63_21_23/WCLK
    SLICE_X58Y126        RAMD64E                                      r  vga/MEMBUF_reg_0_63_21_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.482 r  vga/MEMBUF_reg_0_63_21_23/RAMC/O
                         net (fo=1, routed)           0.653     4.134    vga/MEMBUF_reg_0_63_21_23_n_3
    SLICE_X59Y130        LUT3 (Prop_lut3_I2_O)        0.043     4.177 r  vga/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           0.504     4.682    vga/U12/MEMDATA[22]
    SLICE_X59Y142        LUT5 (Prop_lut5_I4_O)        0.043     4.725 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.282     5.007    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.581     7.772    
                         clock uncertainty           -0.066     7.706    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.559    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_21_23/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.228ns  (logic 0.893ns (40.075%)  route 1.335ns (59.925%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns = ( 2.784 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.378     2.784    vga/MEMBUF_reg_128_191_21_23/WCLK
    SLICE_X56Y127        RAMD64E                                      r  vga/MEMBUF_reg_128_191_21_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.490 r  vga/MEMBUF_reg_128_191_21_23/RAMB/O
                         net (fo=1, routed)           0.350     3.839    vga/MEMBUF_reg_128_191_21_23_n_2
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.051     3.890 r  vga/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.625     4.515    vga/U12/MEMDATA[21]
    SLICE_X58Y141        LUT5 (Prop_lut5_I4_O)        0.136     4.651 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.361     5.012    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.601     7.752    
                         clock uncertainty           -0.066     7.686    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.574    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_27_29/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.224ns  (logic 0.893ns (40.145%)  route 1.331ns (59.855%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.220ns = ( 2.780 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.374     2.780    vga/MEMBUF_reg_128_191_27_29/WCLK
    SLICE_X62Y125        RAMD64E                                      r  vga/MEMBUF_reg_128_191_27_29/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.486 r  vga/MEMBUF_reg_128_191_27_29/RAMB/O
                         net (fo=1, routed)           0.348     3.834    vga/MEMBUF_reg_128_191_27_29_n_2
    SLICE_X63Y125        LUT3 (Prop_lut3_I0_O)        0.051     3.885 r  vga/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.792     4.678    vga/U12/MEMDATA[27]
    SLICE_X63Y141        LUT5 (Prop_lut5_I4_O)        0.136     4.814 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.191     5.004    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.581     7.772    
                         clock uncertainty           -0.066     7.706    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.594    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_9_11/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.192ns  (logic 0.891ns (40.652%)  route 1.301ns (59.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns = ( 2.784 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.378     2.784    vga/MEMBUF_reg_0_63_9_11/WCLK
    SLICE_X62Y128        RAMD64E                                      r  vga/MEMBUF_reg_0_63_9_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.490 r  vga/MEMBUF_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.563     4.053    vga/MEMBUF_reg_0_63_9_11_n_2
    SLICE_X61Y129        LUT3 (Prop_lut3_I2_O)        0.049     4.102 r  vga/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.442     4.544    vga/U12/MEMDATA[10]
    SLICE_X59Y131        LUT5 (Prop_lut5_I4_O)        0.136     4.680 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.296     4.976    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.601     7.750    
                         clock uncertainty           -0.066     7.684    
    SLICE_X58Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.572    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_27_29/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.175ns  (logic 0.786ns (36.137%)  route 1.389ns (63.863%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.220ns = ( 2.780 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.374     2.780    vga/MEMBUF_reg_128_191_27_29/WCLK
    SLICE_X62Y125        RAMD64E                                      r  vga/MEMBUF_reg_128_191_27_29/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.480 r  vga/MEMBUF_reg_128_191_27_29/RAMC/O
                         net (fo=1, routed)           0.353     3.833    vga/MEMBUF_reg_128_191_27_29_n_3
    SLICE_X63Y125        LUT3 (Prop_lut3_I0_O)        0.043     3.876 r  vga/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=1, routed)           0.725     4.600    vga/U12/MEMDATA[28]
    SLICE_X63Y144        LUT5 (Prop_lut5_I4_O)        0.043     4.643 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.312     4.955    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.581     7.772    
                         clock uncertainty           -0.066     7.706    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.559    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.069%)  route 0.284ns (73.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.628    -0.565    vga/CLK_OUT1
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.284    -0.181    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.118ns (28.156%)  route 0.301ns (71.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.630    -0.563    vga/CLK_OUT1
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.301    -0.143    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.118ns (27.588%)  route 0.310ns (72.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.630    -0.563    vga/CLK_OUT1
    SLICE_X42Y144        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.310    -0.135    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.118ns (27.290%)  route 0.314ns (72.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.628    -0.565    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.447 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.314    -0.132    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.118ns (27.249%)  route 0.315ns (72.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.628    -0.565    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.447 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.315    -0.132    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.100ns (22.833%)  route 0.338ns (77.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.628    -0.565    vga/CLK_OUT1
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.338    -0.127    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (25.018%)  route 0.354ns (74.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.630    -0.563    vga/CLK_OUT1
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.354    -0.091    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.184ns (28.396%)  route 0.464ns (71.604%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.628    -0.565    vga/CLK_OUT1
    SLICE_X43Y139        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.131    -0.334    vga/U12/strdata[23]
    SLICE_X43Y139        LUT6 (Prop_lut6_I0_O)        0.028    -0.306 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.142    -0.164    vga/U12/ascii_code[2]_i_6_n_1
    SLICE_X46Y138        LUT6 (Prop_lut6_I4_O)        0.028    -0.136 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.191     0.055    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X46Y143        LUT5 (Prop_lut5_I0_O)        0.028     0.083 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.083    vga/U12_n_119
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.847    -0.611    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.534    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.087    -0.447    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 vga/strdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.202ns (28.894%)  route 0.497ns (71.106%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.630    -0.563    vga/CLK_OUT1
    SLICE_X38Y140        FDRE                                         r  vga/strdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/strdata_reg[41]/Q
                         net (fo=1, routed)           0.096    -0.348    vga/U12/strdata[36]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.028    -0.320 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.222    -0.098    vga/U12/ascii_code[1]_i_6_n_1
    SLICE_X46Y140        LUT6 (Prop_lut6_I4_O)        0.028    -0.070 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.179     0.109    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X46Y143        LUT5 (Prop_lut5_I0_O)        0.028     0.137 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.137    vga/U12_n_120
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.847    -0.611    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.078    -0.534    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.087    -0.447    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 vga/strdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.184ns (26.338%)  route 0.515ns (73.662%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.629    -0.564    vga/CLK_OUT1
    SLICE_X41Y139        FDRE                                         r  vga/strdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  vga/strdata_reg[11]/Q
                         net (fo=1, routed)           0.128    -0.335    vga/U12/strdata[10]
    SLICE_X42Y139        LUT6 (Prop_lut6_I5_O)        0.028    -0.307 r  vga/U12/ascii_code[3]_i_8/O
                         net (fo=1, routed)           0.160    -0.147    vga/U12/ascii_code[3]_i_8_n_1
    SLICE_X45Y138        LUT6 (Prop_lut6_I4_O)        0.028    -0.119 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.226     0.107    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.028     0.135 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    vga/U12_n_118
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.847    -0.611    vga/CLK_OUT1
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.078    -0.534    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.060    -0.474    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y58     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y138    vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X42Y139    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X41Y140    vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y137    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y139    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y137    vga/strdata_reg[35]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X41Y137    vga/strdata_reg[42]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y127    vga/MEMBUF_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y127    vga/MEMBUF_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y127    vga/MEMBUF_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y127    vga/MEMBUF_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y132    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y132    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y132    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y132    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y131    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y131    vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y131    vga/MEMBUF_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y131    vga/MEMBUF_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y130    vga/MEMBUF_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y130    vga/MEMBUF_reg_0_63_24_26/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       35.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.492ns (10.661%)  route 4.123ns (89.339%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.926    -0.989    vga/U12/PRow[0]
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_16/O
                         net (fo=13, routed)          0.642    -0.304    vga/U12/p_0_in__1[1]
    SLICE_X41Y142        LUT2 (Prop_lut2_I0_O)        0.043    -0.261 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.381     0.119    vga/U12/ascii_code[6]_i_31_n_1
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.162 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.523     0.686    vga/U12/dout5
    SLICE_X40Y144        LUT6 (Prop_lut6_I2_O)        0.043     0.729 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.436     1.164    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y145        LUT6 (Prop_lut6_I1_O)        0.043     1.207 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     1.864    vga/U12/dout1
    SLICE_X40Y141        LUT5 (Prop_lut5_I4_O)        0.054     1.918 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.559     2.477    vga/U12/G[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.105    37.629    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.629    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.481ns (10.451%)  route 4.121ns (89.549%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.926    -0.989    vga/U12/PRow[0]
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_16/O
                         net (fo=13, routed)          0.642    -0.304    vga/U12/p_0_in__1[1]
    SLICE_X41Y142        LUT2 (Prop_lut2_I0_O)        0.043    -0.261 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.381     0.119    vga/U12/ascii_code[6]_i_31_n_1
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.162 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.523     0.686    vga/U12/dout5
    SLICE_X40Y144        LUT6 (Prop_lut6_I2_O)        0.043     0.729 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.436     1.164    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y145        LUT6 (Prop_lut6_I1_O)        0.043     1.207 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     1.864    vga/U12/dout1
    SLICE_X40Y141        LUT5 (Prop_lut5_I4_O)        0.043     1.907 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.557     2.464    vga/U12/B[2]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.022    37.712    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.712    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.381ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.489ns (11.165%)  route 3.891ns (88.835%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.926    -0.989    vga/U12/PRow[0]
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_16/O
                         net (fo=13, routed)          0.642    -0.304    vga/U12/p_0_in__1[1]
    SLICE_X41Y142        LUT2 (Prop_lut2_I0_O)        0.043    -0.261 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.381     0.119    vga/U12/ascii_code[6]_i_31_n_1
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.162 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.523     0.686    vga/U12/dout5
    SLICE_X40Y144        LUT6 (Prop_lut6_I2_O)        0.043     0.729 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.436     1.164    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y145        LUT6 (Prop_lut6_I1_O)        0.043     1.207 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.651     1.858    vga/U12/dout1
    SLICE_X40Y141        LUT2 (Prop_lut2_I0_O)        0.051     1.909 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332     2.241    vga/U12/R[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.112    37.622    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.622    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                 35.381    

Slack (MET) :             35.504ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.489ns (11.458%)  route 3.779ns (88.542%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.926    -0.989    vga/U12/PRow[0]
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_16/O
                         net (fo=13, routed)          0.642    -0.304    vga/U12/p_0_in__1[1]
    SLICE_X41Y142        LUT2 (Prop_lut2_I0_O)        0.043    -0.261 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.381     0.119    vga/U12/ascii_code[6]_i_31_n_1
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.162 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.523     0.686    vga/U12/dout5
    SLICE_X40Y144        LUT6 (Prop_lut6_I2_O)        0.043     0.729 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.436     1.164    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y145        LUT6 (Prop_lut6_I1_O)        0.043     1.207 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.651     1.858    vga/U12/dout1
    SLICE_X40Y141        LUT2 (Prop_lut2_I0_O)        0.051     1.909 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     2.130    vga/U12/R[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.101    37.633    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.633    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 35.504    

Slack (MET) :             35.853ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.492ns (12.130%)  route 3.564ns (87.870%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.926    -0.989    vga/U12/PRow[0]
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_16/O
                         net (fo=13, routed)          0.642    -0.304    vga/U12/p_0_in__1[1]
    SLICE_X41Y142        LUT2 (Prop_lut2_I0_O)        0.043    -0.261 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.381     0.119    vga/U12/ascii_code[6]_i_31_n_1
    SLICE_X42Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.162 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.523     0.686    vga/U12/dout5
    SLICE_X40Y144        LUT6 (Prop_lut6_I2_O)        0.043     0.729 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.436     1.164    vga/U12/R[3]_i_3_n_1
    SLICE_X40Y145        LUT6 (Prop_lut6_I1_O)        0.043     1.207 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.657     1.864    vga/U12/dout1
    SLICE_X40Y141        LUT5 (Prop_lut5_I4_O)        0.054     1.918 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     1.918    vga/U12/G[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)        0.036    37.770    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.770    
                         arrival time                          -1.918    
  -------------------------------------------------------------------
                         slack                                 35.853    

Slack (MET) :             36.191ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.641ns (18.031%)  route 2.914ns (81.969%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X42Y148        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.879 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.300    -1.579    vga/U12/PRow[1]
    SLICE_X42Y148        LUT2 (Prop_lut2_I0_O)        0.051    -1.528 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.552    -0.976    vga/U12/v_count[5]_i_2_n_1
    SLICE_X42Y148        LUT6 (Prop_lut6_I1_O)        0.134    -0.842 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.765    -0.076    vga/U12/G[3]_i_4_n_1
    SLICE_X41Y143        LUT4 (Prop_lut4_I0_O)        0.054    -0.022 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.843     0.820    vga/U12/v_count_reg[3]_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.143     0.963 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.454     1.417    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.818    
                         clock uncertainty           -0.081    37.736    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)       -0.129    37.607    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 36.191    

Slack (MET) :             36.500ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.635ns (18.940%)  route 2.718ns (81.060%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X42Y148        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.879 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.300    -1.579    vga/U12/PRow[1]
    SLICE_X42Y148        LUT2 (Prop_lut2_I0_O)        0.051    -1.528 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.552    -0.976    vga/U12/v_count[5]_i_2_n_1
    SLICE_X42Y148        LUT6 (Prop_lut6_I1_O)        0.134    -0.842 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.765    -0.076    vga/U12/G[3]_i_4_n_1
    SLICE_X41Y143        LUT4 (Prop_lut4_I0_O)        0.054    -0.022 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.479     0.456    vga/U12/v_count_reg[3]_0
    SLICE_X40Y141        LUT4 (Prop_lut4_I2_O)        0.137     0.593 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.621     1.214    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.601    37.818    
                         clock uncertainty           -0.081    37.736    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.022    37.714    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.714    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 36.500    

Slack (MET) :             36.501ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.635ns (18.999%)  route 2.707ns (81.001%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X42Y148        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.879 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.300    -1.579    vga/U12/PRow[1]
    SLICE_X42Y148        LUT2 (Prop_lut2_I0_O)        0.051    -1.528 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.552    -0.976    vga/U12/v_count[5]_i_2_n_1
    SLICE_X42Y148        LUT6 (Prop_lut6_I1_O)        0.134    -0.842 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.765    -0.076    vga/U12/G[3]_i_4_n_1
    SLICE_X41Y143        LUT4 (Prop_lut4_I0_O)        0.054    -0.022 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.479     0.456    vga/U12/v_count_reg[3]_0
    SLICE_X40Y141        LUT4 (Prop_lut4_I2_O)        0.137     0.593 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.611     1.204    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.818    
                         clock uncertainty           -0.081    37.736    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.031    37.705    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 36.501    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.635ns (19.325%)  route 2.651ns (80.675%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X42Y148        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.879 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.300    -1.579    vga/U12/PRow[1]
    SLICE_X42Y148        LUT2 (Prop_lut2_I0_O)        0.051    -1.528 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.552    -0.976    vga/U12/v_count[5]_i_2_n_1
    SLICE_X42Y148        LUT6 (Prop_lut6_I1_O)        0.134    -0.842 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.765    -0.076    vga/U12/G[3]_i_4_n_1
    SLICE_X41Y143        LUT4 (Prop_lut4_I0_O)        0.054    -0.022 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.843     0.820    vga/U12/v_count_reg[3]_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.137     0.957 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.191     1.148    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.601    37.818    
                         clock uncertainty           -0.081    37.736    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.019    37.717    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.812ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.641ns (20.669%)  route 2.460ns (79.331%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X42Y148        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.879 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.300    -1.579    vga/U12/PRow[1]
    SLICE_X42Y148        LUT2 (Prop_lut2_I0_O)        0.051    -1.528 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.552    -0.976    vga/U12/v_count[5]_i_2_n_1
    SLICE_X42Y148        LUT6 (Prop_lut6_I1_O)        0.134    -0.842 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.765    -0.076    vga/U12/G[3]_i_4_n_1
    SLICE_X41Y143        LUT4 (Prop_lut4_I0_O)        0.054    -0.022 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.843     0.820    vga/U12/v_count_reg[3]_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.143     0.963 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.963    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.818    
                         clock uncertainty           -0.081    37.736    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)        0.039    37.775    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.775    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 36.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.093    -0.286    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.459    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.398    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.083    -0.320    DISPLAY/P2S_LED/buff[9]
    SLICE_X12Y83         LUT6 (Prop_lut6_I0_O)        0.028    -0.292 r  DISPLAY/P2S_LED/buff[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    DISPLAY/P2S_LED/buff[10]_i_1_n_1
    SLICE_X12Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.038    -0.492    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.087    -0.405    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.302%)  route 0.094ns (50.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.094    -0.286    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.459    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.401    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.971%)  route 0.138ns (58.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.232    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.459    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.357    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.245%)  route 0.146ns (57.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDSE (Prop_fdse_C_Q)         0.107    -0.365 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.146    -0.218    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.110    -0.351    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.287    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.028    -0.259 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.060    -0.400    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.077    -0.307    DISPLAY/P2S_LED/buff[1]
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.028    -0.279 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    DISPLAY/P2S_LED/buff[2]_i_1_n_1
    SLICE_X13Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.038    -0.491    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.060    -0.431    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.133ns (53.437%)  route 0.116ns (46.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.257    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.033    -0.224 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_1
    SLICE_X4Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.075    -0.387    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.826%)  route 0.101ns (44.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[6]/Q
                         net (fo=2, routed)           0.101    -0.269    DISPLAY/P2S_SEG/buff__0[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.028    -0.241 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.028    -0.471    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.060    -0.411    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.482%)  route 0.116ns (47.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.257    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.028    -0.229 r  DISPLAY/P2S_SEG/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    DISPLAY/P2S_SEG/data_count[1]_i_1_n_1
    SLICE_X4Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.060    -0.402    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y87      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y82      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X0Y82      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X0Y82      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.694ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.818ns  (logic 1.152ns (14.735%)  route 6.666ns (85.265%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.709    57.579    core/reg_IF_ID/E[0]
    SLICE_X64Y141        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.258   100.046    core/reg_IF_ID/debug_clk
    SLICE_X64Y141        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.383    99.663    
                         clock uncertainty           -0.095    99.569    
    SLICE_X64Y141        FDRE (Setup_fdre_C_CE)      -0.296    99.273    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.273    
                         arrival time                         -57.579    
  -------------------------------------------------------------------
                         slack                                 41.694    

Slack (MET) :             41.694ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.818ns  (logic 1.152ns (14.735%)  route 6.666ns (85.265%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.709    57.579    core/reg_IF_ID/E[0]
    SLICE_X64Y141        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.258   100.046    core/reg_IF_ID/debug_clk
    SLICE_X64Y141        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
                         clock pessimism             -0.383    99.663    
                         clock uncertainty           -0.095    99.569    
    SLICE_X64Y141        FDRE (Setup_fdre_C_CE)      -0.296    99.273    core/reg_IF_ID/PCurrent_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         99.273    
                         arrival time                         -57.579    
  -------------------------------------------------------------------
                         slack                                 41.694    

Slack (MET) :             41.897ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.616ns  (logic 1.152ns (15.125%)  route 6.464ns (84.875%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.507    57.377    core/reg_IF_ID/E[0]
    SLICE_X64Y143        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/reg_IF_ID/debug_clk
    SLICE_X64Y143        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.383    99.664    
                         clock uncertainty           -0.095    99.570    
    SLICE_X64Y143        FDRE (Setup_fdre_C_CE)      -0.296    99.274    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         99.274    
                         arrival time                         -57.377    
  -------------------------------------------------------------------
                         slack                                 41.897    

Slack (MET) :             41.897ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.616ns  (logic 1.152ns (15.125%)  route 6.464ns (84.875%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.507    57.377    core/reg_IF_ID/E[0]
    SLICE_X64Y143        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/reg_IF_ID/debug_clk
    SLICE_X64Y143        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.383    99.664    
                         clock uncertainty           -0.095    99.570    
    SLICE_X64Y143        FDRE (Setup_fdre_C_CE)      -0.296    99.274    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         99.274    
                         arrival time                         -57.377    
  -------------------------------------------------------------------
                         slack                                 41.897    

Slack (MET) :             42.026ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.487ns  (logic 1.152ns (15.386%)  route 6.335ns (84.614%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.377    57.248    core/reg_IF_ID/E[0]
    SLICE_X65Y142        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/reg_IF_ID/debug_clk
    SLICE_X65Y142        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.383    99.664    
                         clock uncertainty           -0.095    99.570    
    SLICE_X65Y142        FDRE (Setup_fdre_C_CE)      -0.296    99.274    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.274    
                         arrival time                         -57.248    
  -------------------------------------------------------------------
                         slack                                 42.026    

Slack (MET) :             42.043ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.489ns  (logic 1.152ns (15.382%)  route 6.337ns (84.618%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 100.043 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.379    57.249    core/reg_IF_ID/E[0]
    SLICE_X66Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.255   100.043    core/reg_IF_ID/debug_clk
    SLICE_X66Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism             -0.383    99.660    
                         clock uncertainty           -0.095    99.566    
    SLICE_X66Y138        FDRE (Setup_fdre_C_CE)      -0.273    99.293    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         99.293    
                         arrival time                         -57.249    
  -------------------------------------------------------------------
                         slack                                 42.043    

Slack (MET) :             42.131ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.405ns  (logic 1.152ns (15.557%)  route 6.253ns (84.443%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.295    57.165    core/reg_IF_ID/E[0]
    SLICE_X62Y142        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/reg_IF_ID/debug_clk
    SLICE_X62Y142        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.383    99.664    
                         clock uncertainty           -0.095    99.570    
    SLICE_X62Y142        FDRE (Setup_fdre_C_CE)      -0.273    99.297    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         99.297    
                         arrival time                         -57.165    
  -------------------------------------------------------------------
                         slack                                 42.131    

Slack (MET) :             42.202ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.334ns  (logic 1.152ns (15.708%)  route 6.182ns (84.292%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.224    57.094    core/reg_IF_ID/E[0]
    SLICE_X62Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.258   100.046    core/reg_IF_ID/debug_clk
    SLICE_X62Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.383    99.663    
                         clock uncertainty           -0.095    99.569    
    SLICE_X62Y140        FDRE (Setup_fdre_C_CE)      -0.273    99.296    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         99.296    
                         arrival time                         -57.094    
  -------------------------------------------------------------------
                         slack                                 42.202    

Slack (MET) :             42.202ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.334ns  (logic 1.152ns (15.708%)  route 6.182ns (84.292%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.224    57.094    core/reg_IF_ID/E[0]
    SLICE_X62Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.258   100.046    core/reg_IF_ID/debug_clk
    SLICE_X62Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.383    99.663    
                         clock uncertainty           -0.095    99.569    
    SLICE_X62Y140        FDRE (Setup_fdre_C_CE)      -0.273    99.296    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         99.296    
                         arrival time                         -57.094    
  -------------------------------------------------------------------
                         slack                                 42.202    

Slack (MET) :             42.296ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.216ns  (logic 1.152ns (15.964%)  route 6.064ns (84.036%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.240ns = ( 49.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    48.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.317 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.443    49.760    core/register/debug_clk
    SLICE_X42Y129        FDRE                                         r  core/register/register_reg[20][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.263    50.023 r  core/register/register_reg[20][5]/Q
                         net (fo=3, routed)           0.536    50.560    core/register/register_reg[20]_19[5]
    SLICE_X42Y127        LUT6 (Prop_lut6_I5_O)        0.043    50.603 r  core/register/A_EX[5]_i_11/O
                         net (fo=1, routed)           0.000    50.603    core/register/A_EX[5]_i_11_n_1
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I1_O)      0.103    50.706 r  core/register/A_EX_reg[5]_i_5/O
                         net (fo=1, routed)           0.518    51.224    core/register/A_EX_reg[5]_i_5_n_1
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.123    51.347 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           0.834    52.181    core/hazard_unit/rs1_data_reg[5]
    SLICE_X65Y132        LUT4 (Prop_lut4_I0_O)        0.043    52.224 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.419    52.643    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X67Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.686 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.471    53.157    core/hazard_unit/dout_reg[30][5]
    SLICE_X63Y136        LUT4 (Prop_lut4_I0_O)        0.043    53.200 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.200    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.395 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.395    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.448 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.448    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.501 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.501    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.554 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.502    54.056    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.043    54.099 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=11, routed)          0.392    54.491    core/ctrl/IR_ID_reg[0]_1
    SLICE_X62Y137        LUT5 (Prop_lut5_I2_O)        0.043    54.534 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.285    55.819    core/CMU/Branch_ctrl
    SLICE_X66Y128        LUT5 (Prop_lut5_I3_O)        0.051    55.870 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.107    56.977    core/reg_IF_ID/E[0]
    SLICE_X61Y139        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.258   100.046    core/reg_IF_ID/debug_clk
    SLICE_X61Y139        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism             -0.383    99.663    
                         clock uncertainty           -0.095    99.569    
    SLICE_X61Y139        FDRE (Setup_fdre_C_CE)      -0.296    99.273    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         99.273    
                         arrival time                         -56.977    
  -------------------------------------------------------------------
                         slack                                 42.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/Q
                         net (fo=2, routed)           0.062     0.413    core/reg_MEM_WB/D[13]
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/reg_MEM_WB/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[13]/C
                         clock pessimism             -0.203     0.251    
    SLICE_X81Y136        FDRE (Hold_fdre_C_D)         0.047     0.298    core/reg_MEM_WB/PCurrent_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.063     0.414    core/reg_MEM_WB/D[14]
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/reg_MEM_WB/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/C
                         clock pessimism             -0.203     0.251    
    SLICE_X81Y136        FDRE (Hold_fdre_C_D)         0.044     0.295    core/reg_MEM_WB/PCurrent_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.778%)  route 0.260ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.589     0.249    core/reg_EXE_MEM/debug_clk
    SLICE_X68Y136        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y136        FDRE (Prop_fdre_C_Q)         0.100     0.349 r  core/reg_EXE_MEM/IR_MEM_reg[14]/Q
                         net (fo=2, routed)           0.260     0.609    core/reg_MEM_WB/inst_MEM[14]
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/reg_MEM_WB/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[14]/C
                         clock pessimism             -0.013     0.441    
    SLICE_X81Y136        FDRE (Hold_fdre_C_D)         0.043     0.484    core/reg_MEM_WB/IR_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.390%)  route 0.087ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.584     0.244    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y128        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.100     0.344 r  core/reg_EXE_MEM/IR_MEM_reg[2]/Q
                         net (fo=2, routed)           0.087     0.431    core/reg_MEM_WB/inst_MEM[2]
    SLICE_X64Y128        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.801     0.446    core/reg_MEM_WB/debug_clk
    SLICE_X64Y128        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/C
                         clock pessimism             -0.191     0.255    
    SLICE_X64Y128        FDRE (Hold_fdre_C_D)         0.036     0.291    core/reg_MEM_WB/IR_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.254    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y142        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y142        FDRE (Prop_fdre_C_Q)         0.100     0.354 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.100     0.454    core/reg_MEM_WB/D[31]
    SLICE_X61Y142        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.813     0.458    core/reg_MEM_WB/debug_clk
    SLICE_X61Y142        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/C
                         clock pessimism             -0.204     0.254    
    SLICE_X61Y142        FDRE (Hold_fdre_C_D)         0.049     0.303    core/reg_MEM_WB/PCurrent_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.306%)  route 0.116ns (53.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    0.245ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.585     0.245    core/reg_ID_EX/debug_clk
    SLICE_X68Y130        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.100     0.345 r  core/reg_ID_EX/IR_EX_reg[4]/Q
                         net (fo=2, routed)           0.116     0.461    core/reg_EXE_MEM/IR_MEM_reg[31]_0[4]
    SLICE_X70Y129        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.801     0.446    core/reg_EXE_MEM/debug_clk
    SLICE_X70Y129        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/C
                         clock pessimism             -0.173     0.273    
    SLICE_X70Y129        FDRE (Hold_fdre_C_D)         0.037     0.310    core/reg_EXE_MEM/IR_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.145%)  route 0.282ns (73.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.457ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_IF_ID/debug_clk
    SLICE_X59Y139        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDRE (Prop_fdre_C_Q)         0.100     0.353 r  core/reg_IF_ID/PCurrent_ID_reg[18]/Q
                         net (fo=4, routed)           0.282     0.636    core/reg_ID_EX/PCurrent_ID[18]
    SLICE_X81Y139        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.812     0.457    core/reg_ID_EX/debug_clk
    SLICE_X81Y139        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[18]/C
                         clock pessimism             -0.013     0.444    
    SLICE_X81Y139        FDRE (Hold_fdre_C_D)         0.040     0.484    core/reg_ID_EX/PCurrent_EX_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.169%)  route 0.282ns (73.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_IF_ID/debug_clk
    SLICE_X60Y134        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_IF_ID/PCurrent_ID_reg[6]/Q
                         net (fo=4, routed)           0.282     0.633    core/reg_ID_EX/PCurrent_ID[6]
    SLICE_X80Y135        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/reg_ID_EX/debug_clk
    SLICE_X80Y135        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism             -0.013     0.441    
    SLICE_X80Y135        FDRE (Hold_fdre_C_D)         0.038     0.479    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.180%)  route 0.108ns (51.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.590     0.250    core/reg_ID_EX/debug_clk
    SLICE_X68Y137        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y137        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_ID_EX/IR_EX_reg[14]/Q
                         net (fo=2, routed)           0.108     0.458    core/reg_EXE_MEM/IR_MEM_reg[31]_0[9]
    SLICE_X68Y136        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.808     0.453    core/reg_EXE_MEM/debug_clk
    SLICE_X68Y136        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
                         clock pessimism             -0.191     0.262    
    SLICE_X68Y136        FDRE (Hold_fdre_C_D)         0.040     0.302    core/reg_EXE_MEM/IR_MEM_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y143        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y143        FDRE (Prop_fdre_C_Q)         0.100     0.353 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.100     0.453    core/reg_MEM_WB/D[30]
    SLICE_X69Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.813     0.458    core/reg_MEM_WB/debug_clk
    SLICE_X69Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                         clock pessimism             -0.205     0.253    
    SLICE_X69Y143        FDRE (Hold_fdre_C_D)         0.043     0.296    core/reg_MEM_WB/PCurrent_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.296    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y22     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y23     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y22     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y23     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_30824_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X82Y40     core/CMU/CACHE/inner_data_reg[213][8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X50Y41     core/CMU/CACHE/inner_data_reg[213][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X50Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X50Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X50Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X50Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_21_21/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y129    core/CMU/CACHE/inner_tag_reg_r1_0_63_21_21/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y127    core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y127    core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y127    core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y127    core/CMU/CACHE/inner_tag_reg_r2_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y128    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.987ns (23.979%)  route 6.299ns (76.021%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.364     5.208    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X46Y138        LUT5 (Prop_lut5_I4_O)        0.142     5.350 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.244     5.594    vga/U12/ascii_code[2]_i_4_n_1
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.134     5.728 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.377     6.105    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X46Y143        LUT5 (Prop_lut5_I0_O)        0.043     6.148 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.148    vga/U12_n_119
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.319     8.413    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.582    
                         clock uncertainty           -0.201     7.380    
    SLICE_X46Y143        FDRE (Setup_fdre_C_D)        0.065     7.445    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.892ns (22.830%)  route 6.395ns (77.170%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 8.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.435     5.279    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X45Y138        LUT2 (Prop_lut2_I0_O)        0.138     5.417 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.283     5.700    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X42Y140        LUT5 (Prop_lut5_I0_O)        0.043     5.743 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.363     6.106    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.043     6.149 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.149    vga/U12_n_117
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.321     8.415    vga/CLK_OUT1
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.584    
                         clock uncertainty           -0.201     7.382    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)        0.064     7.446    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.892ns (22.887%)  route 6.375ns (77.113%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 8.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.435     5.279    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X45Y138        LUT2 (Prop_lut2_I0_O)        0.138     5.417 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.285     5.702    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X42Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.745 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.340     6.085    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.043     6.128 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.128    vga/U12_n_116
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.321     8.415    vga/CLK_OUT1
    SLICE_X42Y143        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.584    
                         clock uncertainty           -0.201     7.382    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)        0.065     7.447    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.892ns (22.952%)  route 6.351ns (77.048%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.364     5.208    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I3_O)        0.138     5.346 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.310     5.656    vga/U12/ascii_code[1]_i_4_n_1
    SLICE_X46Y140        LUT6 (Prop_lut6_I0_O)        0.043     5.699 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.363     6.062    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X46Y143        LUT5 (Prop_lut5_I0_O)        0.043     6.105 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.105    vga/U12_n_120
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.319     8.413    vga/CLK_OUT1
    SLICE_X46Y143        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.582    
                         clock uncertainty           -0.201     7.380    
    SLICE_X46Y143        FDRE (Setup_fdre_C_D)        0.064     7.444    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 1.849ns (23.356%)  route 6.068ns (76.644%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.378     5.222    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X45Y138        LUT6 (Prop_lut6_I1_O)        0.138     5.360 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.375     5.735    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.043     5.778 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     5.778    vga/U12_n_115
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.320     8.414    vga/CLK_OUT1
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.583    
                         clock uncertainty           -0.201     7.381    
    SLICE_X47Y144        FDRE (Setup_fdre_C_D)        0.033     7.414    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 1.849ns (23.495%)  route 6.021ns (76.505%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.005    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.048 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.121     3.169    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X58Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.215 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.455     3.670    vga/U12/number0[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I1_O)        0.132     3.802 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     3.802    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     3.905 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.808     4.713    vga/U12/number__0[2]
    SLICE_X46Y138        LUT3 (Prop_lut3_I1_O)        0.131     4.844 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.384     5.228    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.138     5.366 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.323     5.689    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X42Y144        LUT5 (Prop_lut5_I0_O)        0.043     5.732 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.732    vga/U12_n_121
    SLICE_X42Y144        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.322     8.416    vga/CLK_OUT1
    SLICE_X42Y144        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.585    
                         clock uncertainty           -0.201     7.383    
    SLICE_X42Y144        FDRE (Setup_fdre_C_D)        0.065     7.448    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.667ns (21.507%)  route 6.084ns (78.493%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.237     2.007    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.050 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.106     3.156    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X58Y132        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.043     3.199 r  vga/data_buf_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.681     3.880    vga/U12/number0[3]
    SLICE_X58Y138        LUT6 (Prop_lut6_I5_O)        0.043     3.923 r  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000     3.923    vga/U12/ascii_code[6]_i_55_n_1
    SLICE_X58Y138        MUXF7 (Prop_muxf7_I1_O)      0.117     4.040 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.729     4.770    vga/U12/number__0[3]
    SLICE_X46Y138        LUT4 (Prop_lut4_I1_O)        0.122     4.892 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.189     5.081    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.124 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.446     5.570    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.043     5.613 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.613    vga/U12_n_118
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.320     8.414    vga/CLK_OUT1
    SLICE_X47Y144        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.583    
                         clock uncertainty           -0.201     7.381    
    SLICE_X47Y144        FDRE (Setup_fdre_C_D)        0.034     7.415    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.684ns (11.718%)  route 5.153ns (88.282%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.977     1.062    core/U1_3/debug_addr[0]
    SLICE_X80Y136        LUT3 (Prop_lut3_I1_O)        0.051     1.113 r  core/U1_3/data_buf_reg_0_3_12_17_i_144/O
                         net (fo=1, routed)           0.863     1.976    core/U1_3/data_buf_reg_0_3_12_17_i_144_n_1
    SLICE_X67Y136        LUT6 (Prop_lut6_I5_O)        0.136     2.112 r  core/U1_3/data_buf_reg_0_3_12_17_i_109/O
                         net (fo=1, routed)           0.000     2.112    core/U1_3/data_buf_reg_0_3_12_17_i_109_n_1
    SLICE_X67Y136        MUXF7 (Prop_muxf7_I0_O)      0.107     2.219 r  core/U1_3/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.756     2.975    core/U1_3/data_buf_reg_0_3_12_17_i_50_n_1
    SLICE_X61Y136        LUT6 (Prop_lut6_I5_O)        0.124     3.099 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.190     3.289    vga/U12/Test_signal[7]
    SLICE_X58Y136        LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.367     3.699    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.257     8.351    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.520    
                         clock uncertainty           -0.201     7.318    
    SLICE_X58Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.207    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 1.455ns (24.852%)  route 4.400ns (75.148%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.237     2.007    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.050 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         0.643     2.693    vga/U12/number[0]
    SLICE_X39Y139        LUT5 (Prop_lut5_I1_O)        0.054     2.747 r  vga/U12/strdata[35]_i_2/O
                         net (fo=1, routed)           0.446     3.193    vga/U12/strdata[35]_i_2_n_1
    SLICE_X39Y136        LUT5 (Prop_lut5_I0_O)        0.145     3.338 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.378     3.716    vga/U12_n_93
    SLICE_X38Y137        FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.320     8.414    vga/CLK_OUT1
    SLICE_X38Y137        FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism             -0.832     7.583    
                         clock uncertainty           -0.201     7.381    
    SLICE_X38Y137        FDRE (Setup_fdre_C_D)       -0.082     7.299    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.445ns (25.015%)  route 4.332ns (74.985%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.699    -1.216    vga/U12/ADDR[0]
    SLICE_X43Y146        LUT4 (Prop_lut4_I2_O)        0.051    -1.165 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.264    -0.901    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y146        LUT5 (Prop_lut5_I2_O)        0.136    -0.765 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.513    -0.252    vga/U12/col_addr__0[7]
    SLICE_X41Y144        LUT5 (Prop_lut5_I0_O)        0.052    -0.200 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.332     0.132    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X42Y144        LUT4 (Prop_lut4_I1_O)        0.144     0.276 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.372     0.648    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X43Y144        LUT2 (Prop_lut2_I1_O)        0.134     0.782 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.782    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X43Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.977 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.977    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.284     1.372    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     1.727    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.237     2.007    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X43Y142        LUT6 (Prop_lut6_I0_O)        0.043     2.050 f  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         0.709     2.759    vga/U12/number[0]
    SLICE_X38Y140        LUT4 (Prop_lut4_I3_O)        0.047     2.806 r  vga/U12/strdata[5]_i_2/O
                         net (fo=2, routed)           0.377     3.183    vga/U12/strdata[5]_i_2_n_1
    SLICE_X39Y140        LUT3 (Prop_lut3_I0_O)        0.142     3.325 r  vga/U12/strdata[5]_i_1/O
                         net (fo=1, routed)           0.313     3.638    vga/U12_n_85
    SLICE_X42Y140        FDRE                                         r  vga/strdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.320     8.414    vga/CLK_OUT1
    SLICE_X42Y140        FDRE                                         r  vga/strdata_reg[5]/C
                         clock pessimism             -0.832     7.583    
                         clock uncertainty           -0.201     7.381    
    SLICE_X42Y140        FDRE (Setup_fdre_C_D)       -0.103     7.278    vga/strdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  3.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.100ns (11.045%)  route 0.805ns (88.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y145        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.805     0.343    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.274    
                         clock uncertainty            0.201    -0.073    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.110    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.156ns (19.091%)  route 0.661ns (80.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.631    -0.562    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.219    vga/U12/PRow[7]
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.028    -0.191 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.419     0.228    vga/U12/G[3]_i_3_n_1
    SLICE_X38Y139        LUT6 (Prop_lut6_I2_O)        0.028     0.256 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.256    vga/U12_n_89
    SLICE_X38Y139        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.849    -0.609    vga/CLK_OUT1
    SLICE_X38Y139        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.271    
                         clock uncertainty            0.201    -0.069    
    SLICE_X38Y139        FDRE (Hold_fdre_C_D)         0.087     0.018    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.156ns (19.644%)  route 0.638ns (80.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.631    -0.562    vga/U12/CLK_OUT3
    SLICE_X43Y147        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.219    vga/U12/PRow[7]
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.028    -0.191 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.396     0.205    vga/U12/G[3]_i_3_n_1
    SLICE_X39Y137        LUT6 (Prop_lut6_I2_O)        0.028     0.233 r  vga/U12/strdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.233    vga/U12_n_99
    SLICE_X39Y137        FDRE                                         r  vga/strdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.847    -0.611    vga/CLK_OUT1
    SLICE_X39Y137        FDRE                                         r  vga/strdata_reg[8]/C
                         clock pessimism              0.339    -0.273    
                         clock uncertainty            0.201    -0.071    
    SLICE_X39Y137        FDRE (Hold_fdre_C_D)         0.060    -0.011    vga/strdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.184%)  route 0.617ns (82.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X45Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.197    -0.266    vga/U12/h_count_reg_n_1_[2]
    SLICE_X45Y144        LUT5 (Prop_lut5_I2_O)        0.028    -0.238 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.420     0.182    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X58Y140        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.105    
    SLICE_X58Y140        RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041    -0.064    vga/data_buf_reg_0_3_30_31/RAMD
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           17  Failing Endpoints,  Worst Slack       -0.396ns,  Total Violation       -2.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 2.270ns (28.823%)  route 5.606ns (71.177%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.337     5.960    core/U1_3/Branch_ctrl
    SLICE_X67Y136        LUT6 (Prop_lut6_I1_O)        0.043     6.003 r  core/U1_3/data_buf_reg_0_3_12_17_i_109/O
                         net (fo=1, routed)           0.000     6.003    core/U1_3/data_buf_reg_0_3_12_17_i_109_n_1
    SLICE_X67Y136        MUXF7 (Prop_muxf7_I0_O)      0.107     6.110 r  core/U1_3/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.756     6.866    core/U1_3/data_buf_reg_0_3_12_17_i_50_n_1
    SLICE_X61Y136        LUT6 (Prop_lut6_I5_O)        0.124     6.990 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.190     7.180    vga/U12/Test_signal[7]
    SLICE_X58Y136        LUT5 (Prop_lut5_I0_O)        0.043     7.223 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.367     7.590    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.257     8.351    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.520    
                         clock uncertainty           -0.215     7.305    
    SLICE_X58Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.194    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 2.270ns (29.388%)  route 5.454ns (70.612%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.447     6.069    core/U1_3/Branch_ctrl
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.043     6.112 r  core/U1_3/data_buf_reg_0_3_6_11_i_68/O
                         net (fo=1, routed)           0.000     6.112    core/U1_3/data_buf_reg_0_3_6_11_i_68_n_1
    SLICE_X64Y133        MUXF7 (Prop_muxf7_I0_O)      0.107     6.219 r  core/U1_3/data_buf_reg_0_3_6_11_i_26/O
                         net (fo=1, routed)           0.469     6.688    core/U1_3/data_buf_reg_0_3_6_11_i_26_n_1
    SLICE_X61Y133        LUT6 (Prop_lut6_I5_O)        0.124     6.812 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.301     7.113    vga/U12/Test_signal[2]
    SLICE_X57Y134        LUT5 (Prop_lut5_I0_O)        0.043     7.156 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.282     7.439    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.519    
                         clock uncertainty           -0.215     7.304    
    SLICE_X58Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.164    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.281ns (29.688%)  route 5.402ns (70.312%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.550     6.173    core/U1_3/Branch_ctrl
    SLICE_X60Y143        LUT6 (Prop_lut6_I1_O)        0.043     6.216 r  core/U1_3/data_buf_reg_0_3_18_23_i_124/O
                         net (fo=1, routed)           0.000     6.216    core/U1_3/data_buf_reg_0_3_18_23_i_124_n_1
    SLICE_X60Y143        MUXF7 (Prop_muxf7_I0_O)      0.120     6.336 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.439     6.775    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_1
    SLICE_X60Y142        LUT6 (Prop_lut6_I5_O)        0.122     6.897 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.175     7.072    vga/U12/Test_signal[13]
    SLICE_X59Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.115 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.282     7.398    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.521    
                         clock uncertainty           -0.215     7.306    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.159    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.281ns (29.631%)  route 5.417ns (70.369%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.434     6.056    core/U1_3/Branch_ctrl
    SLICE_X63Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.099 r  core/U1_3/data_buf_reg_0_3_24_29_i_119/O
                         net (fo=1, routed)           0.000     6.099    core/U1_3/data_buf_reg_0_3_24_29_i_119_n_1
    SLICE_X63Y141        MUXF7 (Prop_muxf7_I0_O)      0.120     6.219 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.570     6.789    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_1
    SLICE_X63Y141        LUT6 (Prop_lut6_I5_O)        0.122     6.911 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.184     7.096    vga/U12/Test_signal[16]
    SLICE_X63Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.139 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.274     7.412    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.521    
                         clock uncertainty           -0.215     7.306    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.195    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 2.270ns (29.534%)  route 5.416ns (70.466%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.431     6.054    core/U1_3/Branch_ctrl
    SLICE_X67Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  core/U1_3/data_buf_reg_0_3_6_11_i_81/O
                         net (fo=1, routed)           0.000     6.097    core/U1_3/data_buf_reg_0_3_6_11_i_81_n_1
    SLICE_X67Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     6.204 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.557     6.761    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_1
    SLICE_X57Y133        LUT6 (Prop_lut6_I5_O)        0.124     6.885 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.280     7.165    vga/U12/Test_signal[1]
    SLICE_X60Y134        LUT5 (Prop_lut5_I0_O)        0.043     7.208 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.193     7.401    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.519    
                         clock uncertainty           -0.215     7.304    
    SLICE_X58Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.208    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.270ns (29.562%)  route 5.409ns (70.439%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.447     6.070    core/U1_3/Branch_ctrl
    SLICE_X61Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.113 r  core/U1_3/data_buf_reg_0_3_24_29_i_91/O
                         net (fo=1, routed)           0.000     6.113    core/U1_3/data_buf_reg_0_3_24_29_i_91_n_1
    SLICE_X61Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.220 r  core/U1_3/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.540     6.760    core/U1_3/data_buf_reg_0_3_24_29_i_36_n_1
    SLICE_X61Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.184     7.069    vga/U12/Test_signal[14]
    SLICE_X61Y141        LUT5 (Prop_lut5_I0_O)        0.043     7.112 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.282     7.393    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.521    
                         clock uncertainty           -0.215     7.306    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.210    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.270ns (29.643%)  route 5.388ns (70.357%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.504     6.127    core/U1_3/Branch_ctrl
    SLICE_X60Y130        LUT6 (Prop_lut6_I1_O)        0.043     6.170 r  core/U1_3/data_buf_reg_0_3_6_11_i_130/O
                         net (fo=1, routed)           0.000     6.170    core/U1_3/data_buf_reg_0_3_6_11_i_130_n_1
    SLICE_X60Y130        MUXF7 (Prop_muxf7_I0_O)      0.107     6.277 r  core/U1_3/data_buf_reg_0_3_6_11_i_60/O
                         net (fo=1, routed)           0.454     6.731    core/U1_3/data_buf_reg_0_3_6_11_i_60_n_1
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.855 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.178     7.033    vga/U12/Test_signal[4]
    SLICE_X59Y131        LUT5 (Prop_lut5_I0_O)        0.043     7.076 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.296     7.372    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.832     7.519    
                         clock uncertainty           -0.215     7.304    
    SLICE_X58Y135        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.192    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 2.390ns (32.041%)  route 5.069ns (67.959%))
  Logic Levels:           25  (CARRY4=11 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 8.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.609     6.231    core/U1_3/Branch_ctrl
    SLICE_X63Y131        LUT6 (Prop_lut6_I1_O)        0.043     6.274 r  core/U1_3/data_buf_reg_0_3_0_5_i_140/O
                         net (fo=1, routed)           0.000     6.274    core/U1_3/data_buf_reg_0_3_0_5_i_140_n_1
    SLICE_X63Y131        MUXF7 (Prop_muxf7_I0_O)      0.120     6.394 r  core/U1_3/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=1, routed)           0.000     6.394    core/U1_3/data_buf_reg_0_3_0_5_i_77_n_1
    SLICE_X63Y131        MUXF8 (Prop_muxf8_I0_O)      0.045     6.439 r  core/U1_3/data_buf_reg_0_3_0_5_i_33/O
                         net (fo=1, routed)           0.218     6.657    core/U1_3_n_2
    SLICE_X62Y131        LUT6 (Prop_lut6_I1_O)        0.126     6.783 r  core/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.000     6.783    vga/U12/debug_data[1]
    SLICE_X62Y131        MUXF7 (Prop_muxf7_I1_O)      0.103     6.886 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.287     7.174    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X58Y132        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.253     8.347    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X58Y132        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.516    
                         clock uncertainty           -0.215     7.301    
    SLICE_X58Y132        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.220     7.081    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 2.263ns (29.820%)  route 5.326ns (70.180%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 8.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.451     6.073    core/U1_3/Branch_ctrl
    SLICE_X62Y142        LUT6 (Prop_lut6_I1_O)        0.043     6.116 r  core/U1_3/data_buf_reg_0_3_30_31_i_36/O
                         net (fo=1, routed)           0.000     6.116    core/U1_3/data_buf_reg_0_3_30_31_i_36_n_1
    SLICE_X62Y142        MUXF7 (Prop_muxf7_I0_O)      0.101     6.217 r  core/U1_3/data_buf_reg_0_3_30_31_i_15/O
                         net (fo=1, routed)           0.537     6.754    core/U1_3/data_buf_reg_0_3_30_31_i_15_n_1
    SLICE_X59Y142        LUT6 (Prop_lut6_I5_O)        0.123     6.877 r  core/U1_3/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.101     6.978    vga/U12/Test_signal[20]
    SLICE_X59Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.021 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.282     7.303    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.259     8.353    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.832     7.522    
                         clock uncertainty           -0.215     7.307    
    SLICE_X58Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.211    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.270ns (30.204%)  route 5.246ns (69.796%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.436    -1.776    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.683 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.397    -0.286    core/reg_ID_EX/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.223    -0.063 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.566     0.503    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X80Y136        LUT3 (Prop_lut3_I2_O)        0.043     0.546 r  core/mux_A_EXE/ALUO_MEM[3]_i_9/O
                         net (fo=14, routed)          0.530     1.076    core/alu/ALUA_EXE[0]
    SLICE_X74Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.359 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.359    core/alu/ALUO_MEM_reg[3]_i_18_n_1
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.413 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.413    core/alu/ALUO_MEM_reg[7]_i_18_n_1
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.467 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.467    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.521 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.521    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.575 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.575    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.629    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.683 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.683    core/alu/ALUO_MEM_reg[27]_i_18_n_1
    SLICE_X74Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.834 r  core/alu/i__i_41/O[3]
                         net (fo=2, routed)           0.357     2.191    core/reg_ID_EX/i__i_12_0[3]
    SLICE_X75Y139        LUT6 (Prop_lut6_I3_O)        0.120     2.311 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.241     2.552    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_1
    SLICE_X75Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.595 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.320     2.916    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.959 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.330     3.289    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X69Y136        LUT6 (Prop_lut6_I5_O)        0.043     3.332 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=3, routed)           0.451     3.783    core/hazard_unit/D[0]
    SLICE_X66Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.826 r  core/hazard_unit/A_EX[0]_i_1/O
                         net (fo=5, routed)           0.547     4.373    core/hazard_unit/dout_reg[30][0]
    SLICE_X64Y137        LUT6 (Prop_lut6_I0_O)        0.043     4.416 r  core/hazard_unit/IR_ID[31]_i_46/O
                         net (fo=1, routed)           0.000     4.416    core/cmp_ID/S[0]
    SLICE_X64Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.675 r  core/cmp_ID/IR_ID_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.675    core/cmp_ID/IR_ID_reg[31]_i_29_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.728 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.728    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X64Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.838 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.336     5.174    core/reg_IF_ID/CO[0]
    SLICE_X62Y138        LUT6 (Prop_lut6_I0_O)        0.129     5.303 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.276     5.579    core/ctrl/IR_ID_reg[0]
    SLICE_X62Y137        LUT5 (Prop_lut5_I0_O)        0.043     5.622 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.452     6.075    core/U1_3/Branch_ctrl
    SLICE_X60Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.118 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000     6.118    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_1
    SLICE_X60Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.225 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.355     6.580    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_1
    SLICE_X58Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.192     6.896    vga/U12/Test_signal[11]
    SLICE_X56Y141        LUT5 (Prop_lut5_I0_O)        0.043     6.939 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.291     7.230    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.258     8.352    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.521    
                         clock uncertainty           -0.215     7.306    
    SLICE_X58Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.171    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 -0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.255%)  route 0.424ns (69.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_EXE_MEM/debug_clk
    SLICE_X67Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDRE (Prop_fdre_C_Q)         0.100     0.353 r  core/reg_EXE_MEM/IR_MEM_reg[28]/Q
                         net (fo=2, routed)           0.138     0.491    core/U1_3/inst_MEM[24]
    SLICE_X67Y143        LUT6 (Prop_lut6_I2_O)        0.028     0.519 r  core/U1_3/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.099     0.618    core/U1_3/data_buf_reg_0_3_24_29_i_65_n_1
    SLICE_X65Y142        LUT6 (Prop_lut6_I0_O)        0.028     0.646 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.092     0.738    vga/U12/Test_signal[18]
    SLICE_X63Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.766 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.095     0.861    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.812    -0.646    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X62Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.036    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.184ns (29.143%)  route 0.447ns (70.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_IF_ID/debug_clk
    SLICE_X59Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_IF_ID/PCurrent_ID_reg[14]/Q
                         net (fo=4, routed)           0.062     0.413    core/U1_3/PCurrent_ID[13]
    SLICE_X58Y136        LUT6 (Prop_lut6_I0_O)        0.028     0.441 r  core/U1_3/data_buf_reg_0_3_12_17_i_48/O
                         net (fo=1, routed)           0.116     0.557    core/U1_3/data_buf_reg_0_3_12_17_i_48_n_1
    SLICE_X61Y136        LUT6 (Prop_lut6_I1_O)        0.028     0.585 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.091     0.676    vga/U12/Test_signal[7]
    SLICE_X58Y136        LUT5 (Prop_lut5_I0_O)        0.028     0.704 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.178     0.882    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.810    -0.648    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X58Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.037    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.184ns (29.489%)  route 0.440ns (70.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.254    core/reg_IF_ID/debug_clk
    SLICE_X64Y143        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.100     0.354 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=3, routed)           0.193     0.547    core/U1_3/PCurrent_ID[25]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.575 r  core/U1_3/data_buf_reg_0_3_24_29_i_42/O
                         net (fo=1, routed)           0.092     0.668    core/U1_3/data_buf_reg_0_3_24_29_i_42_n_1
    SLICE_X62Y143        LUT6 (Prop_lut6_I1_O)        0.028     0.696 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.054     0.749    vga/U12/Test_signal[17]
    SLICE_X62Y143        LUT5 (Prop_lut5_I0_O)        0.028     0.777 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.101     0.878    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.812    -0.646    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X62Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.022    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.202ns (30.449%)  route 0.461ns (69.551%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y138        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.118     0.371 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.128     0.499    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[15]
    SLICE_X56Y139        LUT6 (Prop_lut6_I0_O)        0.028     0.527 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.133     0.660    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.028     0.688 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.051     0.739    vga/U12/Test_signal[9]
    SLICE_X57Y140        LUT5 (Prop_lut5_I0_O)        0.028     0.767 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.150     0.916    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.812    -0.646    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y139        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X58Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.015    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.270%)  route 0.491ns (72.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_IF_ID/debug_clk
    SLICE_X57Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y136        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_IF_ID/PCurrent_ID_reg[15]/Q
                         net (fo=4, routed)           0.129     0.480    core/U1_3/PCurrent_ID[14]
    SLICE_X56Y136        LUT6 (Prop_lut6_I0_O)        0.028     0.508 r  core/U1_3/data_buf_reg_0_3_12_17_i_40/O
                         net (fo=1, routed)           0.120     0.628    core/U1_3/data_buf_reg_0_3_12_17_i_40_n_1
    SLICE_X56Y136        LUT6 (Prop_lut6_I1_O)        0.028     0.656 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.095     0.751    vga/U12/Test_signal[8]
    SLICE_X56Y135        LUT5 (Prop_lut5_I0_O)        0.028     0.779 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.147     0.926    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.810    -0.648    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X58Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.020    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.202ns (28.976%)  route 0.495ns (71.024%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_IF_ID/debug_clk
    SLICE_X62Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.118     0.371 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=3, routed)           0.211     0.582    core/U1_3/PCurrent_ID[22]
    SLICE_X61Y140        LUT6 (Prop_lut6_I0_O)        0.028     0.610 r  core/U1_3/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.050     0.660    core/U1_3/data_buf_reg_0_3_24_29_i_34_n_1
    SLICE_X61Y140        LUT6 (Prop_lut6_I1_O)        0.028     0.688 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.092     0.780    vga/U12/Test_signal[14]
    SLICE_X61Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.808 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.142     0.950    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.812    -0.646    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X62Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.038    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.184ns (26.325%)  route 0.515ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.251    core/reg_IF_ID/debug_clk
    SLICE_X59Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_IF_ID/PCurrent_ID_reg[12]/Q
                         net (fo=4, routed)           0.180     0.531    core/U1_3/PCurrent_ID[11]
    SLICE_X61Y135        LUT6 (Prop_lut6_I0_O)        0.028     0.559 r  core/U1_3/data_buf_reg_0_3_12_17_i_32/O
                         net (fo=1, routed)           0.113     0.672    core/U1_3/data_buf_reg_0_3_12_17_i_32_n_1
    SLICE_X61Y135        LUT6 (Prop_lut6_I1_O)        0.028     0.700 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.130     0.829    vga/U12/Test_signal[5]
    SLICE_X60Y136        LUT5 (Prop_lut5_I0_O)        0.028     0.857 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.093     0.950    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.810    -0.648    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y137        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X58Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.036    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.184ns (25.838%)  route 0.528ns (74.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.254    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y144        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.100     0.354 r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/Q
                         net (fo=2, routed)           0.123     0.477    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[22]
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.028     0.505 r  core/U1_3/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=1, routed)           0.177     0.682    core/U1_3/data_buf_reg_0_3_24_29_i_49_n_1
    SLICE_X63Y141        LUT6 (Prop_lut6_I0_O)        0.028     0.710 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.092     0.803    vga/U12/Test_signal[16]
    SLICE_X63Y142        LUT5 (Prop_lut5_I0_O)        0.028     0.831 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.136     0.966    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.812    -0.646    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X62Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X62Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.039    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.184ns (25.686%)  route 0.532ns (74.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.586     0.246    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y130        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.100     0.346 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.138     0.484    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[6]
    SLICE_X65Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.512 r  core/U1_3/data_buf_reg_0_3_6_11_i_57/O
                         net (fo=1, routed)           0.157     0.669    core/U1_3/data_buf_reg_0_3_6_11_i_57_n_1
    SLICE_X59Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.697 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.089     0.786    vga/U12/Test_signal[4]
    SLICE_X59Y131        LUT5 (Prop_lut5_I0_O)        0.028     0.814 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.148     0.962    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.809    -0.649    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y135        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X58Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.033    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.184ns (25.658%)  route 0.533ns (74.342%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.366    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.340 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.253    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y143        FDRE (Prop_fdre_C_Q)         0.100     0.353 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.152     0.505    core/U1_3/inst_MEM[26]
    SLICE_X69Y143        LUT6 (Prop_lut6_I2_O)        0.028     0.533 r  core/U1_3/data_buf_reg_0_3_30_31_i_12/O
                         net (fo=1, routed)           0.189     0.722    core/U1_3/data_buf_reg_0_3_30_31_i_12_n_1
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.028     0.750 r  core/U1_3/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.051     0.801    vga/U12/Test_signal[20]
    SLICE_X59Y142        LUT5 (Prop_lut5_I0_O)        0.028     0.829 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.141     0.970    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y140        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.215    -0.092    
    SLICE_X58Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.039    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.177ns  (logic 1.849ns (58.202%)  route 1.328ns (41.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.874    30.504    vga/U12/DO[0]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.049    30.553 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.454    31.006    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)       -0.129    37.256    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                         -31.006    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.242ns  (logic 1.843ns (56.841%)  route 1.399ns (43.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.778    30.408    vga/U12/DO[0]
    SLICE_X40Y141        LUT4 (Prop_lut4_I0_O)        0.043    30.451 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.621    31.072    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.022    37.363    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.363    
                         arrival time                         -31.072    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.232ns  (logic 1.843ns (57.022%)  route 1.389ns (42.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.778    30.408    vga/U12/DO[0]
    SLICE_X40Y141        LUT4 (Prop_lut4_I0_O)        0.043    30.451 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.611    31.061    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.031    37.354    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                         -31.061    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.085ns  (logic 1.854ns (60.104%)  route 1.231ns (39.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.672    30.301    vga/U12/DO[0]
    SLICE_X40Y141        LUT5 (Prop_lut5_I3_O)        0.054    30.355 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.559    30.914    vga/U12/G[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.105    37.278    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                         -30.914    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.072ns  (logic 1.843ns (59.993%)  route 1.229ns (40.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.672    30.301    vga/U12/DO[0]
    SLICE_X40Y141        LUT5 (Prop_lut5_I3_O)        0.043    30.344 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.557    30.901    vga/U12/B[2]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.022    37.361    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -30.901    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.961ns  (logic 1.851ns (62.507%)  route 1.110ns (37.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.778    30.408    vga/U12/DO[0]
    SLICE_X40Y141        LUT2 (Prop_lut2_I1_O)        0.051    30.459 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332    30.791    vga/U12/R[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.112    37.271    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -30.791    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.850ns  (logic 1.851ns (64.958%)  route 0.999ns (35.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.778    30.408    vga/U12/DO[0]
    SLICE_X40Y141        LUT2 (Prop_lut2_I1_O)        0.051    30.459 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220    30.679    vga/U12/R[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)       -0.101    37.282    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                         -30.679    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.908ns  (logic 1.843ns (63.378%)  route 1.065ns (36.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.874    30.504    vga/U12/DO[0]
    SLICE_X37Y140        LUT4 (Prop_lut4_I0_O)        0.043    30.547 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.191    30.737    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.019    37.366    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.366    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.723ns  (logic 1.849ns (67.898%)  route 0.874ns (32.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.874    30.504    vga/U12/DO[0]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.049    30.553 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000    30.553    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)        0.039    37.424    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                         -30.553    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.539ns  (logic 1.800ns (70.907%)  route 0.739ns (29.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.739    30.368    vga/U12/DO[0]
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.324    38.418    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.587    
                         clock uncertainty           -0.201    37.385    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)       -0.019    37.366    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.366    
                         arrival time                         -30.368    
  -------------------------------------------------------------------
                         slack                                  6.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.133ns (17.202%)  route 0.640ns (82.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.640     0.179    vga/U12/flag__0
    SLICE_X40Y141        LUT5 (Prop_lut5_I0_O)        0.033     0.212 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     0.212    vga/U12/G[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.850    -0.608    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X40Y141        FDRE (Hold_fdre_C_D)         0.066    -0.002    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.977%)  route 0.626ns (83.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.312    -0.150    vga/U12/flag__0
    SLICE_X40Y141        LUT4 (Prop_lut4_I1_O)        0.028    -0.122 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.314     0.192    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X36Y140        FDRE (Hold_fdre_C_D)         0.040    -0.026    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.939%)  route 0.628ns (83.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.312    -0.150    vga/U12/flag__0
    SLICE_X40Y141        LUT4 (Prop_lut4_I1_O)        0.028    -0.122 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.316     0.194    vga/U12/B[1]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X36Y140        FDRE (Hold_fdre_C_D)         0.038    -0.028    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.131ns (14.165%)  route 0.794ns (85.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.794     0.332    vga/U12/flag__0
    SLICE_X37Y140        LUT4 (Prop_lut4_I0_O)        0.031     0.363 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.363    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.068     0.002    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.585ns (61.892%)  route 0.360ns (38.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.627    -0.566    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.019 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.360     0.379    vga/U12/DO[0]
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.041    -0.025    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.585ns (58.644%)  route 0.413ns (41.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.627    -0.566    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.019 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.413     0.432    vga/U12/DO[0]
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X37Y140        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X37Y140        FDRE (Hold_fdre_C_D)         0.043    -0.023    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.128ns (12.592%)  route 0.889ns (87.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.794     0.332    vga/U12/flag__0
    SLICE_X37Y140        LUT4 (Prop_lut4_I2_O)        0.028     0.360 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.095     0.455    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.852    -0.606    vga/U12/CLK_OUT3
    SLICE_X36Y140        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X36Y140        FDRE (Hold_fdre_C_D)         0.041    -0.025    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.128ns (12.082%)  route 0.931ns (87.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.640     0.179    vga/U12/flag__0
    SLICE_X40Y141        LUT5 (Prop_lut5_I1_O)        0.028     0.207 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.291     0.498    vga/U12/B[2]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.850    -0.608    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X40Y141        FDRE (Hold_fdre_C_D)         0.040    -0.028    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.133ns (12.464%)  route 0.934ns (87.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.640     0.179    vga/U12/flag__0
    SLICE_X40Y141        LUT5 (Prop_lut5_I0_O)        0.033     0.212 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.294     0.506    vga/U12/G[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.850    -0.608    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X40Y141        FDRE (Hold_fdre_C_D)        -0.011    -0.079    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.614ns (53.367%)  route 0.537ns (46.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.627    -0.566    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.019 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.430     0.449    vga/U12/DO[0]
    SLICE_X40Y141        LUT2 (Prop_lut2_I1_O)        0.029     0.478 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.106     0.585    vga/U12/R[3]_i_1_n_1
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.850    -0.608    vga/U12/CLK_OUT3
    SLICE_X40Y141        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X40Y141        FDRE (Hold_fdre_C_D)         0.006    -0.062    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.647    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.341ns (13.606%)  route 2.165ns (86.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.718   100.549    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.398   117.204    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.549    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.341ns (13.606%)  route 2.165ns (86.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.718   100.549    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.398   117.204    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.549    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.341ns (13.606%)  route 2.165ns (86.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.718   100.549    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.398   117.204    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.549    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.341ns (13.606%)  route 2.165ns (86.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.718   100.549    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.398   117.204    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.549    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.341ns (13.606%)  route 2.165ns (86.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.718   100.549    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDSE (Setup_fdse_C_S)       -0.398   117.204    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.549    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.746ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.414ns  (logic 0.341ns (14.126%)  route 2.073ns (85.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.626   100.457    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X0Y81          FDSE (Setup_fdse_C_S)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[62]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.457    
  -------------------------------------------------------------------
                         slack                                 16.746    

Slack (MET) :             16.746ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.414ns  (logic 0.341ns (14.126%)  route 2.073ns (85.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.626   100.457    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X0Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X0Y81          FDSE (Setup_fdse_C_S)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.457    
  -------------------------------------------------------------------
                         slack                                 16.746    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.387ns  (logic 0.341ns (14.283%)  route 2.046ns (85.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.599   100.430    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDSE (Setup_fdse_C_S)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -100.430    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.387ns  (logic 0.341ns (14.283%)  route 2.046ns (85.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.599   100.430    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDSE (Setup_fdse_C_S)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -100.430    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.387ns  (logic 0.341ns (14.283%)  route 2.046ns (85.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.957ns = ( 98.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    98.043    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    98.247 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.448    99.694    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.137    99.831 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.599   100.430    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDSE (Setup_fdse_C_S)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -100.430    
  -------------------------------------------------------------------
                         slack                                 16.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.091ns (13.477%)  route 0.584ns (86.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.584     0.175    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X4Y82          FDRE (Hold_fdre_C_R)        -0.052     0.002    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.091ns (13.477%)  route 0.584ns (86.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.584     0.175    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X4Y82          FDRE (Hold_fdre_C_R)        -0.052     0.002    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.582%)  route 0.632ns (87.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.632     0.223    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)        -0.032     0.025    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.582%)  route 0.632ns (87.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.632     0.223    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)        -0.032     0.025    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.582%)  route 0.632ns (87.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.632     0.223    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)        -0.032     0.025    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.582%)  route 0.632ns (87.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.632     0.223    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)        -0.032     0.025    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.157ns (18.876%)  route 0.675ns (81.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.675     0.265    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.066     0.331 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.060     0.115    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.157ns (19.778%)  route 0.637ns (80.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        0.408    -0.001    DISPLAY/P2S_LED/rst_all
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.066     0.065 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.229     0.293    DISPLAY/P2S_LED/buff_0
    SLICE_X10Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X10Y86         FDRE (Hold_fdre_C_CE)        0.030     0.056    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.091ns (11.747%)  route 0.684ns (88.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.684     0.274    DISPLAY/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)        -0.032     0.026    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.091ns (11.747%)  route 0.684ns (88.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.684     0.274    DISPLAY/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)        -0.032     0.026    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       94.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.625ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.204ns (3.241%)  route 6.090ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.090     4.337    core/REG_PC/rst_all
    SLICE_X61Y131        FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X61Y131        FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X61Y131        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 94.625    

Slack (MET) :             94.625ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.204ns (3.241%)  route 6.090ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.090     4.337    core/REG_PC/rst_all
    SLICE_X61Y131        FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X61Y131        FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X61Y131        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 94.625    

Slack (MET) :             94.868ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.204ns (3.368%)  route 5.854ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.854     4.100    core/REG_PC/rst_all
    SLICE_X64Y142        FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/REG_PC/debug_clk
    SLICE_X64Y142        FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism             -0.689    99.358    
                         clock uncertainty           -0.095    99.264    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.295    98.969    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         98.969    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 94.868    

Slack (MET) :             94.868ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.204ns (3.368%)  route 5.854ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 100.047 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.854     4.100    core/REG_PC/rst_all
    SLICE_X64Y142        FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.259   100.047    core/REG_PC/debug_clk
    SLICE_X64Y142        FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism             -0.689    99.358    
                         clock uncertainty           -0.095    99.264    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.295    98.969    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         98.969    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 94.868    

Slack (MET) :             95.231ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.204ns (3.587%)  route 5.484ns (96.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.484     3.730    core/REG_PC/rst_all
    SLICE_X64Y132        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X64Y132        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X64Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                 95.231    

Slack (MET) :             95.231ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.204ns (3.587%)  route 5.484ns (96.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.484     3.730    core/REG_PC/rst_all
    SLICE_X64Y132        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X64Y132        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X64Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                 95.231    

Slack (MET) :             95.231ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.204ns (3.587%)  route 5.484ns (96.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.484     3.730    core/REG_PC/rst_all
    SLICE_X64Y132        FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X64Y132        FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X64Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                 95.231    

Slack (MET) :             95.231ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.204ns (3.587%)  route 5.484ns (96.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 100.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.484     3.730    core/REG_PC/rst_all
    SLICE_X64Y132        FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.040    core/REG_PC/debug_clk
    SLICE_X64Y132        FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.689    99.351    
                         clock uncertainty           -0.095    99.257    
    SLICE_X64Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.962    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                 95.231    

Slack (MET) :             95.436ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.204ns (3.720%)  route 5.280ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 100.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.280     3.527    core/REG_PC/rst_all
    SLICE_X60Y132        FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.253   100.041    core/REG_PC/debug_clk
    SLICE_X60Y132        FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism             -0.689    99.352    
                         clock uncertainty           -0.095    99.258    
    SLICE_X60Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.963    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         98.963    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 95.436    

Slack (MET) :             95.436ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.204ns (3.720%)  route 5.280ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 100.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.637    -1.957    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.753 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.280     3.527    core/REG_PC/rst_all
    SLICE_X60Y132        FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.381    98.705    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.788 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.253   100.041    core/REG_PC/debug_clk
    SLICE_X60Y132        FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.689    99.352    
                         clock uncertainty           -0.095    99.258    
    SLICE_X60Y132        FDCE (Recov_fdce_C_CLR)     -0.295    98.963    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         98.963    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 95.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.091ns (3.426%)  route 2.565ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.565     2.156    core/REG_PC/rst_all
    SLICE_X61Y136        FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/REG_PC/debug_clk
    SLICE_X61Y136        FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism              0.266     0.720    
    SLICE_X61Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.613    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.091ns (3.426%)  route 2.565ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.565     2.156    core/REG_PC/rst_all
    SLICE_X61Y136        FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/REG_PC/debug_clk
    SLICE_X61Y136        FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism              0.266     0.720    
    SLICE_X61Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.613    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.091ns (3.316%)  route 2.654ns (96.684%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.654     2.244    core/REG_PC/rst_all
    SLICE_X58Y136        FDCE                                         f  core/REG_PC/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/REG_PC/debug_clk
    SLICE_X58Y136        FDCE                                         r  core/REG_PC/Q_reg[14]/C
                         clock pessimism              0.266     0.720    
    SLICE_X58Y136        FDCE (Remov_fdce_C_CLR)     -0.088     0.632    core/REG_PC/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.091ns (3.316%)  route 2.654ns (96.684%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.654     2.244    core/REG_PC/rst_all
    SLICE_X58Y136        FDCE                                         f  core/REG_PC/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.809     0.454    core/REG_PC/debug_clk
    SLICE_X58Y136        FDCE                                         r  core/REG_PC/Q_reg[15]/C
                         clock pessimism              0.266     0.720    
    SLICE_X58Y136        FDCE (Remov_fdce_C_CLR)     -0.088     0.632    core/REG_PC/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.091ns (3.278%)  route 2.685ns (96.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.457ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.685     2.276    core/REG_PC/rst_all
    SLICE_X57Y138        FDCE                                         f  core/REG_PC/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.812     0.457    core/REG_PC/debug_clk
    SLICE_X57Y138        FDCE                                         r  core/REG_PC/Q_reg[18]/C
                         clock pessimism              0.266     0.723    
    SLICE_X57Y138        FDCE (Remov_fdce_C_CLR)     -0.107     0.616    core/REG_PC/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.091ns (3.278%)  route 2.685ns (96.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.457ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.685     2.276    core/REG_PC/rst_all
    SLICE_X57Y138        FDCE                                         f  core/REG_PC/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.812     0.457    core/REG_PC/debug_clk
    SLICE_X57Y138        FDCE                                         r  core/REG_PC/Q_reg[19]/C
                         clock pessimism              0.266     0.723    
    SLICE_X57Y138        FDCE (Remov_fdce_C_CLR)     -0.107     0.616    core/REG_PC/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.091ns (3.202%)  route 2.751ns (96.798%))
  Logic Levels:           0  
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.455ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.751     2.341    core/REG_PC/rst_all
    SLICE_X60Y137        FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.810     0.455    core/REG_PC/debug_clk
    SLICE_X60Y137        FDCE                                         r  core/REG_PC/Q_reg[16]/C
                         clock pessimism              0.266     0.721    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.107     0.614    core/REG_PC/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.091ns (3.202%)  route 2.751ns (96.798%))
  Logic Levels:           0  
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.455ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.751     2.341    core/REG_PC/rst_all
    SLICE_X60Y137        FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.810     0.455    core/REG_PC/debug_clk
    SLICE_X60Y137        FDCE                                         r  core/REG_PC/Q_reg[17]/C
                         clock pessimism              0.266     0.721    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.107     0.614    core/REG_PC/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.091ns (3.004%)  route 2.938ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.457ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.938     2.528    core/REG_PC/rst_all
    SLICE_X63Y142        FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.812     0.457    core/REG_PC/debug_clk
    SLICE_X63Y142        FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism              0.266     0.723    
    SLICE_X63Y142        FDCE (Remov_fdce_C_CLR)     -0.107     0.616    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.091ns (3.004%)  route 2.938ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.457ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.692    -0.501    clk_cpu
    SLICE_X11Y65         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.091    -0.410 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.938     2.528    core/REG_PC/rst_all
    SLICE_X63Y142        FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y195        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.227    -0.385    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.355 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.812     0.457    core/REG_PC/debug_clk
    SLICE_X63Y142        FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism              0.266     0.723    
    SLICE_X63Y142        FDCE (Remov_fdce_C_CLR)     -0.107     0.616    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.912    





