

================================================================
== Vitis HLS Report for 'AdderTree'
================================================================
* Date:           Tue Sep 14 14:04:55 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.613 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     422|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      84|    -|
|Register         |        -|     -|      61|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      61|     506|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_141_p2                |     +    |   0|  0|  38|          31|           1|
    |add_ln49_fu_375_p2                |     +    |   0|  0|  24|          17|          17|
    |add_ln55_1_fu_401_p2              |     +    |   0|  0|  24|          17|          17|
    |add_ln55_2_fu_411_p2              |     +    |   0|  0|  25|          18|          18|
    |add_ln55_fu_395_p2                |     +    |   0|  0|  20|          19|          19|
    |add_ln59_1_fu_437_p2              |     +    |   0|  0|  24|          17|          17|
    |add_ln59_2_fu_447_p2              |     +    |   0|  0|  20|          20|          20|
    |add_ln59_3_fu_453_p2              |     +    |   0|  0|  24|          17|          17|
    |add_ln59_4_fu_463_p2              |     +    |   0|  0|  24|          17|          17|
    |add_ln59_5_fu_473_p2              |     +    |   0|  0|  25|          18|          18|
    |add_ln59_6_fu_483_p2              |     +    |   0|  0|  26|          19|          19|
    |add_ln59_fu_431_p2                |     +    |   0|  0|  27|          20|          20|
    |scaC_fu_493_p2                    |     +    |   0|  0|  20|          20|          20|
    |temp1_fu_365_p2                   |     +    |   0|  0|  24|          17|          17|
    |temp2_fu_385_p2                   |     +    |   0|  0|  25|          18|          18|
    |temp3_fu_421_p2                   |     +    |   0|  0|  20|          19|          19|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln35_fu_136_p2               |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 422|         343|         313|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fifoC123_blk_n           |   9|          2|    1|          2|
    |fifoC224_blk_n           |   9|          2|    1|          2|
    |i_reg_121                |   9|          2|   31|         62|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   38|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_121                        |  31|   0|   31|          0|
    |icmp_ln35_reg_508                |   1|   0|    1|          0|
    |icmp_ln35_reg_508_pp0_iter1_reg  |   1|   0|    1|          0|
    |scaC_reg_517                     |  20|   0|   20|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  61|   0|   61|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   AdderTree  | return value |
|start_full_n      |  in |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   AdderTree  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   AdderTree  | return value |
|start_out         | out |    1| ap_ctrl_hs |   AdderTree  | return value |
|start_write       | out |    1| ap_ctrl_hs |   AdderTree  | return value |
|fifoC123_dout     |  in |  256|   ap_fifo  |   fifoC123   |    pointer   |
|fifoC123_empty_n  |  in |    1|   ap_fifo  |   fifoC123   |    pointer   |
|fifoC123_read     | out |    1|   ap_fifo  |   fifoC123   |    pointer   |
|fifoC224_din      | out |   32|   ap_fifo  |   fifoC224   |    pointer   |
|fifoC224_full_n   |  in |    1|   ap_fifo  |   fifoC224   |    pointer   |
|fifoC224_write    | out |    1|   ap_fifo  |   fifoC224   |    pointer   |
|readRep           |  in |   32|   ap_none  |    readRep   |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

