#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar 24 11:52:11 2024
# Process ID: 3665446
# Current directory: /shares/zitipoolhome/ub305/Verilog/project_final/sim
# Command line: xsim -mode tcl -source {xsim.dir/rom_tb_snapshot/xsim_script.tcl}
# Log file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.log
# Journal file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.760 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
source xsim.dir/rom_tb_snapshot/xsim_script.tcl
# xsim {rom_tb_snapshot} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
WARNING: File rom_init_1.mem referenced on /shares/zitipoolhome/ub305/Verilog/project_final/src/rom/rom.sv at line 14 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File rom_init_2.mem referenced on /shares/zitipoolhome/ub305/Verilog/project_final/src/rom/rom.sv at line 14 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Fatal: Something went 		wrong at time 20000 ! Expected = 0, Got for rom-1: xx / rom-2: xx
Time: 20 ns  Iteration: 0  Process: /rom_tb/Initial43_5  Scope: rom_tb.Block47_6  File: /shares/zitipoolhome/ub305/Verilog/project_final/src/rom/rom_tb.sv Line: 51
$finish called at time : 20 ns
exit
INFO: [Common 17-206] Exiting xsim at Sun Mar 24 11:52:23 2024...
