

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Dec 14 20:04:15 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fixed_64_4_20.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1722933|  47799785|  1722934|  47799786|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |                         |              |       Latency      |      Interval      | Pipeline|
        |         Instance        |    Module    |   min   |    max   |   min   |    max   |   Type  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |grp_dut_mlp_xcel_fu_109  |dut_mlp_xcel  |  1719858|  47796710|  1719858|  47796710|   none  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3072|  3072|         1|          -|          -|  3072|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |      204|     17|    2051|   3389|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     29|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      220|     17|    2069|   3436|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       78|      7|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+--------------+---------+-------+------+------+
    |grp_dut_mlp_xcel_fu_109  |dut_mlp_xcel  |      204|     17|  2051|  3389|
    +-------------------------+--------------+---------+-------+------+------+
    |Total                    |              |      204|     17|  2051|  3389|
    +-------------------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |input_U  |dut_mlp_xcel_mem_conv1  |       16|  0|   0|  4704|   32|     1|       150528|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                        |       16|  0|   0|  4704|   32|     1|       150528|
    +---------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_134_p2       |     +    |      0|  0|  12|          12|           1|
    |ap_sig_58           |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_128_p2  |   icmp   |      0|  0|   5|          12|          12|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  18|          25|          14|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   1|          5|    1|          5|
    |i_reg_98            |  12|          2|   12|         24|
    |input_address0      |  13|          3|   13|         39|
    |input_ce0           |   1|          3|    1|          3|
    |strm_in_V_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_V_blk_n  |   1|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  29|         17|   29|         75|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_reg_grp_dut_mlp_xcel_fu_109_ap_start  |   1|   0|    1|          0|
    |i_reg_98                                 |  12|   0|   12|          0|
    |output_V_reg_162                         |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  18|   0|   18|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

