
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.110166    0.175525    0.290929    0.291439 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.175527    0.000894    0.292333 v sign (out)
                                              0.292333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.292333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.142333   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006715    0.030883    0.159701    0.160118 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030883    0.000006    0.160124 v fanout74/A (sg13g2_buf_4)
     8    0.037185    0.041889    0.093394    0.253518 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041889    0.000174    0.253692 v _192_/A (sg13g2_xnor2_1)
     1    0.001461    0.026174    0.059029    0.312721 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026174    0.000000    0.312721 v _294_/D (sg13g2_dfrbpq_1)
                                              0.312721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150424   clock uncertainty
                                  0.000000    0.150424   clock reconvergence pessimism
                                 -0.040333    0.110090   library hold time
                                              0.110090   data required time
---------------------------------------------------------------------------------------------
                                              0.110090   data required time
                                             -0.312721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202631   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006715    0.030883    0.159701    0.160118 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030883    0.000006    0.160124 v fanout74/A (sg13g2_buf_4)
     8    0.037185    0.041889    0.093394    0.253518 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041889    0.000157    0.253675 v _128_/A (sg13g2_inv_2)
     5    0.021180    0.052472    0.055312    0.308987 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052472    0.000003    0.308990 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.308990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150416   clock uncertainty
                                  0.000000    0.150416   clock reconvergence pessimism
                                 -0.069832    0.080585   library hold time
                                              0.080585   data required time
---------------------------------------------------------------------------------------------
                                              0.080585   data required time
                                             -0.308990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228406   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.110166    0.175525    0.290929    0.291439 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.175525    0.000511    0.291949 v _127_/A (sg13g2_inv_8)
     1    0.085592    0.078111    0.091868    0.383818 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.078176    0.001659    0.385477 ^ signB (out)
                                              0.385477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.385477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235477   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042163    0.000427    0.258428 ^ _275_/A (sg13g2_nor2_2)
     1    0.082729    0.132789    0.131335    0.389763 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.132795    0.000798    0.390560 v sine_out[3] (out)
                                              0.390560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.390560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000034    0.236945 v _210_/B (sg13g2_xnor2_1)
     1    0.005154    0.045572    0.067247    0.304192 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045572    0.000002    0.304194 v _211_/B (sg13g2_xnor2_1)
     1    0.001514    0.025526    0.052915    0.357109 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025526    0.000000    0.357109 v _299_/D (sg13g2_dfrbpq_1)
                                              0.357109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150342   clock uncertainty
                                  0.000000    0.150342   clock reconvergence pessimism
                                 -0.040162    0.110180   library hold time
                                              0.110180   data required time
---------------------------------------------------------------------------------------------
                                              0.110180   data required time
                                             -0.357109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246930   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042162    0.000424    0.258425 ^ _212_/A (sg13g2_nor2_2)
     2    0.089153    0.142453    0.138492    0.396917 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.142461    0.000908    0.397825 v sine_out[2] (out)
                                              0.397825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.397825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247825   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039605    0.000266    0.254181 v _213_/A (sg13g2_nand3_1)
     2    0.009584    0.053429    0.058412    0.312593 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053429    0.000029    0.312622 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001627    0.027471    0.056046    0.368668 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027471    0.000001    0.368669 v _300_/D (sg13g2_dfrbpq_2)
                                              0.368669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150510   clock uncertainty
                                  0.000000    0.150510   clock reconvergence pessimism
                                 -0.040754    0.109756   library hold time
                                              0.109756   data required time
---------------------------------------------------------------------------------------------
                                              0.109756   data required time
                                             -0.368669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258913   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039605    0.000244    0.254160 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003961    0.046267    0.095380    0.349540 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046267    0.000013    0.349554 ^ _219_/A (sg13g2_inv_1)
     1    0.002261    0.018888    0.030366    0.379920 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018888    0.000006    0.379926 v _301_/D (sg13g2_dfrbpq_1)
                                              0.379926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150490   clock uncertainty
                                  0.000000    0.150490   clock reconvergence pessimism
                                 -0.038001    0.112490   library hold time
                                              0.112490   data required time
---------------------------------------------------------------------------------------------
                                              0.112490   data required time
                                             -0.379926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267436   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043511    0.000079    0.243516 v _195_/A (sg13g2_xor2_1)
     2    0.008405    0.043396    0.085721    0.329237 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043396    0.000002    0.329239 v _196_/B (sg13g2_xor2_1)
     1    0.001927    0.025109    0.052483    0.381722 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025109    0.000003    0.381725 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150502   clock uncertainty
                                  0.000000    0.150502   clock reconvergence pessimism
                                 -0.039964    0.110538   library hold time
                                              0.110538   data required time
---------------------------------------------------------------------------------------------
                                              0.110538   data required time
                                             -0.381725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271187   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout52/A (sg13g2_buf_4)
     5    0.024105    0.032422    0.085227    0.247066 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.032422    0.000080    0.247146 v _199_/B (sg13g2_xnor2_1)
     2    0.008893    0.065314    0.080552    0.327698 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065314    0.000016    0.327714 v _200_/B (sg13g2_xor2_1)
     1    0.001851    0.024588    0.060533    0.388247 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024588    0.000003    0.388249 v _296_/D (sg13g2_dfrbpq_1)
                                              0.388249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    0.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150463   clock uncertainty
                                  0.000000    0.150463   clock reconvergence pessimism
                                 -0.039815    0.110648   library hold time
                                              0.110648   data required time
---------------------------------------------------------------------------------------------
                                              0.110648   data required time
                                             -0.388249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277601   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039604    0.000060    0.253976 v _202_/B (sg13g2_xor2_1)
     2    0.009006    0.045052    0.082159    0.336135 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045052    0.000003    0.336138 v _204_/A (sg13g2_xor2_1)
     1    0.001571    0.023849    0.056592    0.392729 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023849    0.000000    0.392730 v _297_/D (sg13g2_dfrbpq_1)
                                              0.392730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150400   clock uncertainty
                                  0.000000    0.150400   clock reconvergence pessimism
                                 -0.039608    0.110793   library hold time
                                              0.110793   data required time
---------------------------------------------------------------------------------------------
                                              0.110793   data required time
                                             -0.392730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281938   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout52/A (sg13g2_buf_4)
     5    0.024105    0.032422    0.085227    0.247066 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.032422    0.000139    0.247205 v _206_/B (sg13g2_xnor2_1)
     2    0.009228    0.067136    0.082004    0.329209 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067136    0.000008    0.329217 v _208_/A (sg13g2_xor2_1)
     1    0.001542    0.023820    0.064748    0.393965 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023820    0.000000    0.393966 v _298_/D (sg13g2_dfrbpq_1)
                                              0.393966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150338   clock uncertainty
                                  0.000000    0.150338   clock reconvergence pessimism
                                 -0.039624    0.110714   library hold time
                                              0.110714   data required time
---------------------------------------------------------------------------------------------
                                              0.110714   data required time
                                             -0.393966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283252   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000192    0.247803 ^ _177_/A (sg13g2_nand2_2)
     3    0.012508    0.050403    0.065428    0.313231 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.050403    0.000015    0.313246 v _179_/A (sg13g2_nand2_2)
     2    0.012301    0.039141    0.046763    0.360009 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.039141    0.000020    0.360029 ^ _281_/B (sg13g2_nor2_2)
     1    0.086723    0.138934    0.129508    0.489538 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.138977    0.002060    0.491597 v sine_out[8] (out)
                                              0.491597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341597   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000231    0.363524 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.083254    0.134548    0.137351    0.500875 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.134558    0.000962    0.501837 v sine_out[16] (out)
                                              0.501837   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.501837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351837   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000183    0.363476 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.083494    0.134924    0.137564    0.501040 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.134935    0.001038    0.502078 v sine_out[20] (out)
                                              0.502078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000124    0.363417 ^ _157_/B1 (sg13g2_a21oi_2)
     1    0.084020    0.135745    0.138037    0.501455 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.135760    0.001195    0.502650 v sine_out[18] (out)
                                              0.502650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352650   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000186    0.241723 v _177_/A (sg13g2_nand2_2)
     3    0.012987    0.039428    0.046167    0.287890 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.039428    0.000016    0.287906 ^ _179_/A (sg13g2_nand2_2)
     2    0.011529    0.047744    0.057746    0.345652 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.047744    0.000022    0.345673 v _180_/B (sg13g2_nand2_2)
     1    0.083098    0.174732    0.156910    0.502583 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.174739    0.000891    0.503474 ^ sine_out[28] (out)
                                              0.503474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353474   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000262    0.363555 ^ _167_/A (sg13g2_nor2_2)
     1    0.082752    0.136061    0.140773    0.504328 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.136101    0.000801    0.505129 v sine_out[23] (out)
                                              0.505129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355129   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000278    0.363571 ^ _160_/A (sg13g2_nor2_2)
     1    0.083050    0.135132    0.141053    0.504624 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.135173    0.000880    0.505504 v sine_out[19] (out)
                                              0.505504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355504   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043512    0.000330    0.243768 v _215_/C (sg13g2_nand3_1)
     2    0.006350    0.042216    0.057508    0.301276 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042216    0.000006    0.301282 ^ _284_/B (sg13g2_and2_2)
     1    0.085275    0.181680    0.227752    0.529034 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.181757    0.001569    0.530604 ^ sine_out[12] (out)
                                              0.530604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380603   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    0.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006637    0.029566    0.159546    0.160009 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029566    0.000018    0.160027 v fanout68/A (sg13g2_buf_1)
     4    0.016403    0.059035    0.095366    0.255393 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.059035    0.000076    0.255469 v _173_/B1 (sg13g2_o21ai_1)
     2    0.007508    0.052880    0.064044    0.319513 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.052880    0.000025    0.319538 ^ _174_/B (sg13g2_nand2_1)
     1    0.005923    0.048754    0.067534    0.387072 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048754    0.000009    0.387081 v _175_/B (sg13g2_nand2_2)
     1    0.083558    0.175670    0.158030    0.545112 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.175679    0.001038    0.546149 ^ sine_out[26] (out)
                                              0.546149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396149   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007117    0.040635    0.165535    0.165951 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040635    0.000007    0.165958 ^ fanout74/A (sg13g2_buf_4)
     8    0.038416    0.053570    0.113241    0.279199 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053570    0.000163    0.279362 ^ _128_/A (sg13g2_inv_2)
     5    0.020978    0.043303    0.054148    0.333510 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043303    0.000120    0.333629 v _138_/A (sg13g2_nor2_2)
     2    0.012718    0.069081    0.082934    0.416563 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.069081    0.000034    0.416598 ^ _279_/B (sg13g2_nor2_2)
     1    0.082232    0.134669    0.144261    0.560858 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.134706    0.000639    0.561497 v sine_out[7] (out)
                                              0.561497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411497   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000180    0.337610 v fanout54/A (sg13g2_buf_4)
     8    0.041437    0.045359    0.103130    0.440740 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.045359    0.000060    0.440800 v _170_/A (sg13g2_nand2_2)
     1    0.082602    0.173725    0.151092    0.591893 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.173729    0.000760    0.592653 ^ sine_out[24] (out)
                                              0.592653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442653   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000180    0.337610 v fanout54/A (sg13g2_buf_4)
     8    0.041437    0.045359    0.103130    0.440740 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.045359    0.000061    0.440801 v _172_/A (sg13g2_nand2_2)
     1    0.082816    0.174162    0.151345    0.592146 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.174168    0.000828    0.592974 ^ sine_out[25] (out)
                                              0.592974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000265    0.363558 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.082855    0.260321    0.232393    0.595951 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.260325    0.000833    0.596785 v sine_out[17] (out)
                                              0.596785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446785   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000241    0.266053 ^ _140_/B (sg13g2_nor2_2)
     5    0.023682    0.048790    0.066789    0.332842 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.048790    0.000173    0.333015 v _144_/A (sg13g2_nand2_2)
     2    0.013406    0.040906    0.048057    0.381072 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.040906    0.000069    0.381141 ^ _145_/B (sg13g2_nand2_2)
     1    0.083469    0.250616    0.221290    0.602431 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.250622    0.001034    0.603465 v sine_out[14] (out)
                                              0.603465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.603465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453465   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000079    0.475291 ^ _277_/A (sg13g2_nor2_2)
     1    0.082500    0.137363    0.143145    0.618436 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.137368    0.000726    0.619161 v sine_out[5] (out)
                                              0.619161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469161   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000076    0.475288 ^ _276_/A (sg13g2_nor2_2)
     1    0.082738    0.137734    0.143362    0.618650 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.137741    0.000799    0.619449 v sine_out[4] (out)
                                              0.619449   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469449   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000093    0.475305 ^ _278_/A (sg13g2_nor2_2)
     1    0.082882    0.137958    0.143490    0.618795 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.137965    0.000847    0.619642 v sine_out[6] (out)
                                              0.619642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469642   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000186    0.363479 ^ fanout54/A (sg13g2_buf_4)
     8    0.043040    0.058351    0.126022    0.489501 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.058351    0.000003    0.489504 ^ _165_/B1 (sg13g2_a21oi_2)
     1    0.083081    0.134389    0.137973    0.627478 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.134397    0.000909    0.628387 v sine_out[22] (out)
                                              0.628387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478387   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000186    0.363479 ^ fanout54/A (sg13g2_buf_4)
     8    0.043040    0.058351    0.126022    0.489501 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.058351    0.000005    0.489506 ^ _164_/B1 (sg13g2_a21oi_2)
     1    0.083337    0.134791    0.138201    0.627707 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.134801    0.000990    0.628697 v sine_out[21] (out)
                                              0.628697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478697   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000157    0.363450 ^ _181_/B (sg13g2_and2_2)
     4    0.019687    0.057991    0.134876    0.498327 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.057991    0.000019    0.498345 ^ _184_/B1 (sg13g2_a21oi_2)
     1    0.082389    0.133263    0.137132    0.635478 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.133274    0.000690    0.636168 v sine_out[29] (out)
                                              0.636168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486168   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000157    0.363450 ^ _181_/B (sg13g2_and2_2)
     4    0.019687    0.057991    0.134876    0.498327 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.057991    0.000015    0.498342 ^ _186_/B1 (sg13g2_a21oi_2)
     1    0.082736    0.133816    0.137441    0.635782 v _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.133822    0.000800    0.636582 v sine_out[30] (out)
                                              0.636582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486582   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007117    0.040635    0.165535    0.165951 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040635    0.000007    0.165958 ^ fanout74/A (sg13g2_buf_4)
     8    0.038416    0.053570    0.113241    0.279199 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053570    0.000163    0.279362 ^ _128_/A (sg13g2_inv_2)
     5    0.020978    0.043303    0.054148    0.333510 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043303    0.000120    0.333629 v _138_/A (sg13g2_nor2_2)
     2    0.012718    0.069081    0.082934    0.416563 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.069081    0.000036    0.416599 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.083251    0.150650    0.236649    0.653248 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.150653    0.000960    0.654208 v sine_out[13] (out)
                                              0.654208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504208   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043511    0.000233    0.243670 v fanout69/A (sg13g2_buf_4)
     8    0.030865    0.037530    0.095143    0.338814 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.037530    0.000099    0.338912 v _146_/B1 (sg13g2_o21ai_1)
     4    0.019618    0.107083    0.100478    0.439391 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.107083    0.000040    0.439431 ^ _147_/B (sg13g2_nand2_2)
     2    0.012405    0.055218    0.087836    0.527266 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.055218    0.000062    0.527329 v _149_/B (sg13g2_nand2_2)
     1    0.083503    0.179430    0.161640    0.688969 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.179439    0.001046    0.690015 ^ sine_out[15] (out)
                                              0.690015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540015   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046500    0.000104    0.362561 ^ fanout63/A (sg13g2_buf_4)
     5    0.027888    0.043981    0.107818    0.470379 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.043981    0.000130    0.470509 ^ _283_/A1 (sg13g2_a21oi_2)
     1    0.082874    0.150077    0.221014    0.691523 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.150080    0.000841    0.692364 v sine_out[11] (out)
                                              0.692364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542364   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046501    0.000294    0.362751 ^ fanout62/A (sg13g2_buf_4)
     8    0.036243    0.051673    0.114677    0.477429 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.051673    0.000078    0.477506 ^ _280_/A1 (sg13g2_a21oi_2)
     1    0.082464    0.149453    0.224464    0.701971 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.149455    0.000708    0.702678 v sine_out[9] (out)
                                              0.702678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552678   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046501    0.000294    0.362751 ^ fanout62/A (sg13g2_buf_4)
     8    0.036243    0.051673    0.114677    0.477429 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.051673    0.000058    0.477486 ^ _282_/A1 (sg13g2_a21oi_2)
     1    0.082904    0.150123    0.225264    0.702750 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.150125    0.000848    0.703599 v sine_out[10] (out)
                                              0.703599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553599   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000187    0.247797 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010314    0.054909    0.095264    0.343061 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.054909    0.000011    0.343072 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.082779    0.472908    0.394212    0.737284 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.472910    0.000798    0.738082 v sine_out[27] (out)
                                              0.738082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588082   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042160    0.000308    0.258309 ^ _270_/B1 (sg13g2_a21oi_1)
     1    0.003457    0.023197    0.034737    0.293046 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.023197    0.000005    0.293050 v _273_/A (sg13g2_nor2_1)
     1    0.003498    0.047731    0.057994    0.351044 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.047731    0.000004    0.351048 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.085155    0.482643    0.396888    0.747936 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.482649    0.001541    0.749477 v sine_out[1] (out)
                                              0.749477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599477   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000051    0.242315 ^ _239_/A (sg13g2_and3_1)
     1    0.005294    0.039636    0.117118    0.359433 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039636    0.000034    0.359467 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.084939    0.481407    0.404618    0.764085 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.481413    0.001486    0.765571 v sine_out[0] (out)
                                              0.765571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.765571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615571   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000102    0.247712 ^ fanout65/A (sg13g2_buf_4)
     8    0.031365    0.047433    0.115592    0.363304 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.047433    0.000118    0.363422 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.083442    0.476687    0.402396    0.765817 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.476690    0.001023    0.766840 v sine_out[32] (out)
                                              0.766840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616840   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000153    0.337582 v _181_/B (sg13g2_and2_2)
     4    0.018761    0.042933    0.112960    0.450542 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042933    0.000028    0.450570 v _187_/B1 (sg13g2_o21ai_1)
     1    0.083961    0.410103    0.319678    0.770248 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.410108    0.001183    0.771431 ^ sine_out[31] (out)
                                              0.771431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621431   slack (MET)



