{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "class xoodyak_chan:\n",
    "\n",
    "    # Inisialisasi dan preprocess data\n",
    "    def input_message(self, message):\n",
    "        self.msg = message\n",
    "        return self.msg\n",
    "\n",
    "    def preprocess(self):\n",
    "        msg_blocks = []\n",
    "        message_bit = ''\n",
    "\n",
    "        for i in range(len(self.msg)):\n",
    "            binary_msg = bin(ord(self.msg[i]))[2:]\n",
    "            while len(binary_msg) < 8:\n",
    "                binary_msg = '0' + binary_msg\n",
    "            message_bit += binary_msg\n",
    "\n",
    "        len_msg_pad = bin(len(message_bit))[2:]\n",
    "        while len(len_msg_pad) < 64:\n",
    "            len_msg_pad = '0' + len_msg_pad\n",
    "\n",
    "        message_bit += '1'\n",
    "\n",
    "        while (len(message_bit) % 512) < 448:\n",
    "            message_bit += '0'\n",
    "\n",
    "        message_bit += len_msg_pad\n",
    "        for i in range(len(message_bit)):\n",
    "            if i % 512 == 0:\n",
    "                msg_blocks.append(message_bit[i : i+512])\n",
    "\n",
    "        num_of_blocks = len(msg_blocks)\n",
    "        return msg_blocks, num_of_blocks\n",
    "\n",
    "    # Commonly Used Functions\n",
    "    def addition_mod_2_pow_32(self, X, Y):\n",
    "        X_value = 0\n",
    "        Y_value = 0\n",
    "        mod = 0\n",
    "        two_pow_32 = 2**32\n",
    "        for i in range(len(X)):\n",
    "            X_value += int(X[len(X)-1-i]) * 2**(i)\n",
    "            Y_value += int(Y[len(Y)-1-i]) * 2**(i)\n",
    "        mod += (X_value + Y_value) % two_pow_32\n",
    "        bin_mod = bin(mod)[2:]\n",
    "        while len(bin_mod) < 32:\n",
    "                bin_mod = '0' + bin_mod\n",
    "        return bin_mod\n",
    "\n",
    "    def circ_shift(self, msg, shift_n_bit): #left or right shift\n",
    "        msg_list=['' for i in range(len(msg))]\n",
    "        msg_new=''\n",
    "        for i in range(len(msg)):\n",
    "            msg_list[(i+shift_n_bit)%(len(msg))]= msg[i]\n",
    "        for i in range(len(msg)):\n",
    "            msg_new+=msg_list[i]\n",
    "        return msg_new\n",
    "\n",
    "    def right_shift(self, msg, shift_n_bit): # right shift\n",
    "        msg_list=['' for i in range(len(msg))]\n",
    "        msg_new=''\n",
    "        for i in range(len(msg)):\n",
    "            if i+shift_n_bit < len(msg):\n",
    "                msg_list[(i+shift_n_bit)]= msg[i]\n",
    "            else:\n",
    "                msg_list[(i+shift_n_bit)%len(msg)] = '0'\n",
    "        for i in range(len(msg)):\n",
    "            msg_new+=msg_list[i]\n",
    "        return msg_new\n",
    "\n",
    "    def xor(self, msg1, msg2):\n",
    "        msg_xor = ''\n",
    "        assert len(msg1) == len(msg2), f\"length of both message are not same\"\n",
    "        for i in range(len(msg1)):\n",
    "            if (msg1[i] == '1' and msg2[i] == '0') or ((msg1[i] == '0' and msg2[i] == '1')):\n",
    "                msg_xor += '1'\n",
    "            else:\n",
    "                msg_xor += '0'\n",
    "        return msg_xor\n",
    "\n",
    "    def and_bit(self, msg1, msg2):\n",
    "        msg_and = ''\n",
    "        assert len(msg1) == len(msg2), f\"length of both message are not same\"\n",
    "        for i in range(len(msg1)):\n",
    "            if (msg1[i] == '1' and msg2[i] == '1'):\n",
    "                msg_and += '1'\n",
    "            else:\n",
    "                msg_and += '0'\n",
    "        return msg_and\n",
    "\n",
    "    def or_bit(self, msg1, msg2):\n",
    "        msg_or = ''\n",
    "        assert len(msg1) == len(msg2), f\"length of both message are not same\"\n",
    "        for i in range(len(msg1)):\n",
    "            if (msg1[i] == '0' and msg2[i] == '0'):\n",
    "                msg_or += '0'\n",
    "            else:\n",
    "                msg_or += '1'\n",
    "        return msg_or\n",
    "\n",
    "    def not_bit(self, msg):\n",
    "        msg_not = ''\n",
    "        for i in range(len(msg)):\n",
    "            if msg[i] == '0':\n",
    "                msg_not += '1'\n",
    "            else:\n",
    "                msg_not += '0'\n",
    "        return msg_not\n",
    "\n",
    "    def convert_bin_to_hex(self, msg):\n",
    "        hex_value = ['0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f']\n",
    "        hex_bits = ['0000', '0001', '0010', '0011', '0100', '0101', '0110', '0111', '1000', '1001', '1010', '1011', '1100', '1101', '1110', '1111']\n",
    "        msg_hex = ''\n",
    "        for i in range(len(msg)): \n",
    "            if i % 4 == 0:\n",
    "                for y in range(len(hex_bits)):\n",
    "                    if msg[i: i+4] == hex_bits[y]:\n",
    "                        msg_hex += hex_value[y]\n",
    "        return msg_hex\n",
    "\n",
    "    # SHA-256 Functions\n",
    "    def initial_hash_value(self):\n",
    "        hex_value = ['0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f']\n",
    "        hex_bits = ['0000', '0001', '0010', '0011', '0100', '0101', '0110', '0111', '1000', '1001', '1010', '1011', '1100', '1101', '1110', '1111']\n",
    "        initial_hash_value_hex = ['6a09e667', 'bb67ae85', '3c6ef372', 'a54ff53a', '510e527f', '9b05688c', '1f83d9ab', '5be0cd19']\n",
    "\n",
    "        kt = ['428a2f98', '71374491', 'b5c0fbcf', 'e9b5dba5', '3956c25b', '59f111f1', '923f82a4', 'ab1c5ed5', 'd807aa98', '12835b01', '243185be', '550c7dc3', '72be5d74', '80deb1fe', '9bdc06a7', 'c19bf174', 'e49b69c1', 'efbe4786', '0fc19dc6', '240ca1cc', '2de92c6f', '4a7484aa', '5cb0a9dc', '76f988da', '983e5152', 'a831c66d', 'b00327c8', 'bf597fc7', 'c6e00bf3', 'd5a79147', '06ca6351', '14292967', '27b70a85', '2e1b2138', '4d2c6dfc',\n",
    "        '53380d13', '650a7354', '766a0abb', '81c2c92e', '92722c85', 'a2bfe8a1', 'a81a664b', 'c24b8b70','c76c51a3', 'd192e819', 'd6990624', 'f40e3585', '106aa070', '19a4c116', '1e376c08', '2748774c', '34b0bcb5', '391c0cb3', '4ed8aa4a', '5b9cca4f', '682e6ff3', '748f82ee', '78a5636f', '84c87814', '8cc70208', '90befffa', 'a4506ceb', 'bef9a3f7', 'c67178f2']\n",
    "        kt_bit = []\n",
    "        initial_hash_value_bit = []\n",
    "\n",
    "        for i in range(len(initial_hash_value_hex)): # 0 - 7\n",
    "            init_value = ''\n",
    "            for y in range(len(initial_hash_value_hex[i])): # loop over 6a09...\n",
    "                    for z in range(len(hex_value)): # 0 - 15\n",
    "                        if initial_hash_value_hex[i][y] == hex_value[z]:\n",
    "                            init_value += hex_bits[z]\n",
    "            initial_hash_value_bit.append(init_value)\n",
    "\n",
    "        for i in range(len(kt)): # 0 - 7\n",
    "            init_value = ''\n",
    "            for y in range(len(kt[i])): # loop over 6a09...\n",
    "                    for z in range(len(hex_value)): # 0 - 15\n",
    "                        if kt[i][y] == hex_value[z]:\n",
    "                            init_value += hex_bits[z]\n",
    "            kt_bit.append(init_value)\n",
    "\n",
    "        self.initial_hash_value_bit = initial_hash_value_bit\n",
    "        self.kt_bit = kt_bit\n",
    "        return self.initial_hash_value_bit, self.kt_bit\n",
    "\n",
    "    def Ch(self, X, Y, Z):\n",
    "         return self.xor(self.and_bit(X, Y), self.and_bit(self.not_bit(X), Z))\n",
    "\n",
    "    def Maj(self, X, Y, Z):\n",
    "        return self.xor((self.xor(self.and_bit(X, Y), self.and_bit(X, Z))), self.and_bit(Y, Z))\n",
    "\n",
    "    def upper_sig0(self, X):\n",
    "        return self.xor((self.xor(self.circ_shift(X, 2), self.circ_shift(X, 13))), self.circ_shift(X, 22))\n",
    "\n",
    "    def upper_sig1(self, X):\n",
    "        return self.xor((self.xor(self.circ_shift(X, 6), self.circ_shift(X, 11))), self.circ_shift(X, 25))\n",
    "\n",
    "    def lower_sig0(self, X):\n",
    "        return self.xor((self.xor(self.circ_shift(X, 7), self.circ_shift(X, 18))), self.right_shift(X, 3))\n",
    "\n",
    "    def upper_sig1(self, X):\n",
    "        return self.xor((self.xor(self.circ_shift(X, 17), self.circ_shift(X, 19))), self.right_shift(X, 10))\n",
    "\n",
    "    def get_W(self):\n",
    "        msg = self.preprocess()[0]\n",
    "        W_total = []\n",
    "        for j in range(len(msg)):\n",
    "            W = []\n",
    "            for i in range(len(msg[j])):\n",
    "                if i % 32 == 0:\n",
    "                    W.append(msg[j][i:i+32])\n",
    "            for i in range(16, 64): # 17 - 64\n",
    "                W.append(self.addition_mod_2_pow_32((self.addition_mod_2_pow_32((self.lower_sig0(W[i-2])), W[i-7])), \n",
    "                (self.addition_mod_2_pow_32((self.lower_sig0(W[i-15])), W[i-16]))))\n",
    "            W_total.append(W)  \n",
    "        return W_total\n",
    "\n",
    "    def sha_256(self):\n",
    "        # initiate function\n",
    "        W_total = self.get_W()\n",
    "        num_of_blocks = self.preprocess()[1]\n",
    "        \n",
    "        # initial value\n",
    "        h1_t_min1 = self.initial_hash_value()[0][0]\n",
    "        h2_t_min1 = self.initial_hash_value()[0][1]\n",
    "        h3_t_min1 = self.initial_hash_value()[0][2]\n",
    "        h4_t_min1 = self.initial_hash_value()[0][3]\n",
    "        h5_t_min1 = self.initial_hash_value()[0][4]\n",
    "        h6_t_min1 = self.initial_hash_value()[0][5]\n",
    "        h7_t_min1 = self.initial_hash_value()[0][6]\n",
    "        h8_t_min1 = self.initial_hash_value()[0][7]\n",
    "        kt = self.initial_hash_value()[1] # format : list berukuran 64\n",
    "        a = h1_t_min1\n",
    "        b = h2_t_min1\n",
    "        c = h3_t_min1\n",
    "        d = h4_t_min1\n",
    "        e = h5_t_min1\n",
    "        f = h6_t_min1\n",
    "        g = h7_t_min1\n",
    "        h = h8_t_min1\n",
    "\n",
    "        # round every block\n",
    "        for j in range(num_of_blocks):\n",
    "            # permutate 64 round\n",
    "            for i in range(64):\n",
    "                T1 = self.addition_mod_2_pow_32(self.addition_mod_2_pow_32(self.addition_mod_2_pow_32(h, self.upper_sig1(e)), self.addition_mod_2_pow_32(self.Ch(e, f, g), kt[i])), W_total[j][i])\n",
    "                T2 = self.addition_mod_2_pow_32(self.upper_sig0(a), self.Maj(a, b, c))\n",
    "                h = g\n",
    "                g = f\n",
    "                f = e\n",
    "                e = self.addition_mod_2_pow_32(d, T1)\n",
    "                d = c\n",
    "                c = b\n",
    "                b = a\n",
    "                a = self.addition_mod_2_pow_32(T1, T2)\n",
    "            h1_t_min1 = self.addition_mod_2_pow_32(h1_t_min1, a)\n",
    "            h2_t_min1 = self.addition_mod_2_pow_32(h2_t_min1, b)\n",
    "            h3_t_min1 = self.addition_mod_2_pow_32(h3_t_min1, c)\n",
    "            h4_t_min1 = self.addition_mod_2_pow_32(h4_t_min1, d)\n",
    "            h5_t_min1 = self.addition_mod_2_pow_32(h5_t_min1, e)\n",
    "            h6_t_min1 = self.addition_mod_2_pow_32(h6_t_min1, f)\n",
    "            h7_t_min1 = self.addition_mod_2_pow_32(h7_t_min1, g)\n",
    "            h8_t_min1 = self.addition_mod_2_pow_32(h8_t_min1, h)\n",
    "            ciphertext = h1_t_min1 + h2_t_min1 + h3_t_min1 + h4_t_min1 + h5_t_min1 + h6_t_min1 + h7_t_min1 + h8_t_min1\n",
    "            return self.convert_bin_to_hex(ciphertext), ciphertext\n",
    "\n",
    "# Xoodoo Permutation Functions\n",
    "    def theta(self, Arr, X, Z, Y):\n",
    "\n",
    "        P = [[0 for x in range(X)] for z in range(Z)]\n",
    "        E = [[0 for x in range(X)] for z in range(Z)]\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                for y in range(0,Y) :\n",
    "                    P[z][x] += Arr[y][z][x]\n",
    "                    P[z][x] = P[z][x]%2\n",
    "                        #P[x][0][z] <- P[x][0][z] XOR A[x][y][z]\n",
    "\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                if 5<=z<14 and x<1:\n",
    "                    E[z][x] = P[z-5][x+3] + P[z+18][x+3]\n",
    "                if 5<=z<14 and x>=1 :\n",
    "                    E[z][x] = P[z-5][x-1] + P[z+18][x-1]\n",
    "                if z<5 and x>=1 :\n",
    "                    E[z][x] = P[z+27][x-1] + P[z+18][x-1]\n",
    "                if z<5 and x<1 :\n",
    "                    E[z][x] = P[z+27][x+3] + P[z+18][x+3]\n",
    "                if z>=14 and x<1:\n",
    "                    E[z][x] = P[z-5][x+3] + P[z-14][x+3]\n",
    "                else:\n",
    "                    E[z][x] = P[z-5][x-1] + P[z-14][x-1]\n",
    "                E[z][x] =  E[z][x]%2\n",
    "                #E[x][y][z] <- P[x-1][y][z-5] XOR P[x-1][y][z-14]\n",
    "  \n",
    "        for y in range(0,Y) :\n",
    "            for z in range(0,Z) :\n",
    "                for x in range(0,X) :\n",
    "                    Arr[y][z][x] =+ E[z][x]\n",
    "                    Arr[y][z][x] = Arr[y][z][x]%2\n",
    "                    #A[x][y][z] <- A[x][y][z] + E[x][y][z]\n",
    "\n",
    "        return Arr\n",
    "    \n",
    "    def Ci(self, s):\n",
    "        Arres = [0 for z in range(len(s))]\n",
    "        Arrbit = [c for c in s]\n",
    "        j=0\n",
    "        for z in range(len(s)) :\n",
    "            Arres[z] = int(Arrbit[j])\n",
    "            j += 1\n",
    "        return Arres\n",
    "\n",
    "    def split_str(self, s):\n",
    "        return [c for c in s]\n",
    "\n",
    "    def get_constant_xoodoo(self):\n",
    "        C = [0 for i in range(12)]\n",
    "        C[0] = self.Ci('00011010000000000000000000000000')\n",
    "        C[1] = self.Ci('00011100000000000000000000000000')\n",
    "        C[2] = self.Ci('00000011110000000000000000000000')\n",
    "        C[3] = self.Ci('00001011000000000000000000000000')\n",
    "        C[4] = self.Ci('00000100100000000000000000000000')\n",
    "        C[5] = self.Ci('00101000000000000000000000000000')\n",
    "        C[6] = self.Ci('00000110000000000000000000000000')\n",
    "        C[7] = self.Ci('00110100000000000000000000000000')\n",
    "        C[8] = self.Ci('00000001110000000000000000000000')\n",
    "        C[9] = self.Ci('00001111000000000000000000000000')\n",
    "        C[10] = self.Ci('00000101100000000000000000000000')\n",
    "        C[11] = self.Ci('01001000000000000000000000000000')\n",
    "        return C\n",
    "\n",
    "    def rhowest(self, Arr, X, Y, Z, C, round) :\n",
    "        newArr = [[[0 for x in range(X)] for z in range(Z)] for y in range(Y)]\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                newArr[0][z][x] += C[round][z] \n",
    "                if x<1:\n",
    "                    newArr[1][z][x] = Arr[1][z][x+3]\n",
    "                else:\n",
    "                    newArr[1][z][x] = Arr[1][z][x-1]\n",
    "                if z<11:\n",
    "                    newArr[2][z][x] = Arr[2][z+21][x]\n",
    "                else:\n",
    "                    newArr[2][z][x] = Arr[2][z-11][x]\n",
    "                        #A[x][0][z] <- A[x][0][z] + Ci\n",
    "                        #A[x][1][z] <- A[x-1][1][z]\n",
    "                        #A[x][2][z] <- A[x][1][z-11]\n",
    "\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                for y in range(0,Y) :\n",
    "                    newArr[y][z][x] = newArr[y][z][x]%2\n",
    "        return newArr\n",
    "\n",
    "    def Chi(self, Arr, X, Y, Z) :\n",
    "        B = [[[0 for x in range(X)] for z in range(Z)] for y in range(Y)]\n",
    "        notArr = [[[0 for x in range(X)] for z in range(Z)] for y in range(Y)]\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                for y in range(0,Y) :  \n",
    "                    notArr[y][z][x] = Arr[y][z][x]\n",
    "                    notArr[y][z][x] = notArr[y][z][x]\n",
    "\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :  \n",
    "                if notArr[1][z][x] and Arr[2][z][x] :\n",
    "                    B[0][z][x] = 1\n",
    "                else :\n",
    "                    B[0][z][x] = 0\n",
    "                if notArr[2][z][x] and Arr[0][z][x] :\n",
    "                    B[1][z][x] = 1\n",
    "                else :\n",
    "                    B[1][z][x] = 0\n",
    "                if notArr[0][z][x] and Arr[1][z][x] :\n",
    "                    B[2][z][x] = 1\n",
    "                else :\n",
    "                    B[2][z][x] = 0\n",
    "                            #B[x][0][z] <- not(A[x][1][z]) AND A[x][2][z]\n",
    "                            #B[x][1][z] <- not(A[x][2][z]) AND A[x][0][z]\n",
    "                            #B[x][2][z] <- not(A[x][0][z]) AND A[x][1][z]\n",
    "\n",
    "        for x in range(0,X) :\n",
    "            for z in range(0,Z) :\n",
    "                for y in range(0,Y) :  \n",
    "                    Arr[y][z][x] += B[y][z][x]\n",
    "                    Arr[y][z][x] = Arr[y][z][x]%2\n",
    "\n",
    "        return Arr\n",
    "\n",
    "    def rhoeast(self, Arr, X, Y, Z) :\n",
    "        newArr = [[[0 for x in range(X)] for z in range(Z)] for y in range(0,Y)]\n",
    "        for z in range(0,Z) :\n",
    "            for x in range(0,X) :\n",
    "                if x<1:\n",
    "                    newArr[1][z][x] = Arr[1][z][x+3]\n",
    "                else:\n",
    "                    newArr[1][z][x] = Arr[1][z][x-1]\n",
    "\n",
    "                if z<8 and x<2:\n",
    "                    newArr[2][z][x] = Arr[2][z+24][x+2]\n",
    "                elif z<8 and x>=2:\n",
    "                    newArr[2][z][x] = Arr[2][z+24][x-2]\n",
    "                elif z>=8 and x<2:\n",
    "                    newArr[2][z][x] = Arr[2][z-8][x+2]\n",
    "                else:\n",
    "                    newArr[2][z][x] = Arr[2][z-8][x-2]\n",
    "                newArr[0][z][x] = Arr[0][z][x]\n",
    "                #A[x][1][z] <- A[x][1][z-1]\n",
    "                        #A[x][2][z] <- A[x-2][1][z-8]\n",
    "        return newArr\n",
    "\n",
    "    def xoodoo_permutation(self, X=4, Y=3, Z=32):\n",
    "\n",
    "        Xoodoo=[[[0 for x in range(X)] for z in range(Z)] for y in range(Y)]\n",
    "        msg = self.sha_256()[1]\n",
    "        C = self.get_constant_xoodoo()\n",
    "        Arrbit = self.split_str(msg)\n",
    "\n",
    "        for y in range(0) :\n",
    "            for x in range(0,X) :\n",
    "                for z in range(0,Z) :\n",
    "                    Xoodoo[y][z][x] = 0\n",
    "\n",
    "        k=0\n",
    "        for y in range(1,Y) :\n",
    "            for x in range(0,X) :\n",
    "                for z in range(0,Z) :\n",
    "                    Xoodoo[y][z][x] = int(Arrbit[k])\n",
    "                    k += 1\n",
    "\n",
    "        for i in range(12): # round for 12 times\n",
    "            Xoodoo = self.theta(Xoodoo,X,Z,Y)\n",
    "            Xoodoo = self.rhowest(Xoodoo,X,Y,Z,C,i)\n",
    "            Xoodoo = self.Chi(Xoodoo,X,Y,Z)\n",
    "            Xoodoo = self.rhoeast(Xoodoo,X,Y,Z)\n",
    "\n",
    "        feedback=''\n",
    "\n",
    "        for y in range(0,Y) :\n",
    "            for x in range(0,X) :\n",
    "                for z in range(0,Z) :\n",
    "                    feedback += str(Xoodoo[y][z][x])\n",
    "\n",
    "        return self.convert_bin_to_hex(feedback)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "message = xoodyak_chan() # SHA-256"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'Semoga semua lulus sisdig, Aamiin.'"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message.input_message('Semoga semua lulus sisdig, Aamiin.') # Translated : May God bless all of us pass digital system course."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['01010011011001010110110101101111011001110110000100100000011100110110010101101101011101010110000100100000011011000111010101101100011101010111001100100000011100110110100101110011011001000110100101100111001011000010000001000001011000010110110101101001011010010110111000101110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000']"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message.preprocess()[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "message3 = xoodyak_chan()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "# i'm trying to hash my digital system books that consist of 960 pages\n",
    "import fitz\n",
    "doc = fitz.open(\"Fundamentals of Digital Logic with VHDL Design with CD-ROM (Stephen Brown, Zvonko Vranesic) (z-lib.org).pdf\")\n",
    "text3 = \"\"\n",
    "for page in doc:\n",
    "   text3+=page.get_text()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "def preprocess(msg):\n",
    "        msg_blocks = []\n",
    "        message_bit = ''\n",
    "\n",
    "        for i in range(len(msg)):\n",
    "            binary_msg = bin(ord(msg[i]))[2:]\n",
    "            while len(binary_msg) < 8:\n",
    "                binary_msg = '0' + binary_msg\n",
    "            message_bit += binary_msg\n",
    "\n",
    "        len_msg_pad = bin(len(message_bit))[2:]\n",
    "        while len(len_msg_pad) < 64:\n",
    "            len_msg_pad = '0' + len_msg_pad\n",
    "\n",
    "        message_bit += '1'\n",
    "\n",
    "        while (len(message_bit) % 512) < 448:\n",
    "            message_bit += '0'\n",
    "\n",
    "        message_bit += len_msg_pad\n",
    "        for i in range(len(message_bit)):\n",
    "            if i % 512 == 0:\n",
    "                msg_blocks.append(message_bit[i : i+512])\n",
    "\n",
    "        num_of_blocks = len(msg_blocks)\n",
    "        return msg_blocks, num_of_blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['01000110011101010110111001100100011000010110110101100101011011100111010001100001011011000111001100001010011011110110011000001010010001000110100101100111011010010111010001100001011011000010000001001100011011110110011101101001011000110010000001110111011010010111010001101000001000000101011001001000010001000100110000100000010001000110010101110011011010010110011101101110000010100101010001001000010010010101001001000100001000000100010101000100010010010101010001001001010011110100111000001010010100110111010001100101',\n",
       " '01110000011010000110010101101110001000000100001001110010011011110111011101101110001000000110000101101110011001000010000001011010011101100110111101101110011010110110111100100000010101100111001001100001011011100110010101110011011010010110001100001010010001000110010101110000011000010111001001110100011011010110010101101110011101000010000001101111011001100010000001000101011011000110010101100011011101000111001001101001011000110110000101101100001000000110000101101110011001000010000001000011011011110110110101110000',\n",
       " '01110101011101000110010101110010001000000100010101101110011001110110100101101110011001010110010101110010011010010110111001100111000010100101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010101000110111101110010011011110110111001110100011011110000101001000110010101010100111001000100010000010100110101000101010011100101010001000001010011000101001100100000010011110100011000100000010001000100100101000111010010010101010001000001010011000010000001001100',\n",
       " '01001111010001110100100101000011001000000101011101001001010101000100100000100000010101100100100001000100010011000010000001000100010001010101001101001001010001110100111000101100001000000101010001001000010010010101001001000100001000000100010101000100010010010101010001001001010011110100111000001010010100000111010101100010011011000110100101110011011010000110010101100100001000000110001001111001001000000100110101100011010001110111001001100001011101110010110101001000011010010110110001101100001011000010000001100001',\n",
       " '00100000011000100111010101110011011010010110111001100101011100110111001100100000011101010110111001101001011101000010000001101111011001100010000001010100011010000110010100100000010011010110001101000111011100100110000101110111001011010100100001101001011011000110110000100000010000110110111101101101011100000110000101101110011010010110010101110011001011000010000001001001011011100110001100101110001011000010000000110001001100100011001000110001001000000100000101110110011001010110111001110101011001010010000001101111',\n",
       " '01100110001000000111010001101000011001010000101001000001011011010110010101110010011010010110001101100001011100110010110000100000010011100110010101110111001000000101100101101111011100100110101100101100001000000100111001011001001000000011000100110000001100000011001000110000001011100010000001000011011011110111000001111001011100100110100101100111011010000111010000100000101010010010000000110010001100000011000000111001001000000110001001111001001000000101010001101000011001010010000001001101011000110100011101110010',\n",
       " '01100001011101110010110101001000011010010110110001101100001000000100001101101111011011010111000001100001011011100110100101100101011100110010110000100000010010010110111001100011001011100010000001000001011011000110110000100000011100100110100101100111011010000111010001110011001000000111001001100101011100110110010101110010011101100110010101100100001011100000101001010000011100100110010101110110011010010110111101110101011100110010000001100101011001000110100101110100011010010110111101101110011100110010000010101001',\n",
       " '00100000001100100011000000110000001101010010110000100000001100100011000000110000001100000010111000100000010011100110111100100000011100000110000101110010011101000010000001101111011001100010000001110100011010000110100101110011001000000111000001110101011000100110110001101001011000110110000101110100011010010110111101101110001000000110110101100001011110010010000001100010011001010010000001110010011001010111000001110010011011110110010001110101011000110110010101100100001000000110111101110010001000000110010001101001',\n",
       " '01110011011101000111001001101001011000100111010101110100011001010110010000100000011010010110111000100000011000010110111001111001001000000110011001101111011100100110110100100000011011110111001000100000011000100111100100001010011000010110111001111001001000000110110101100101011000010110111001110011001011000010000001101111011100100010000001110011011101000110111101110010011001010110010000100000011010010110111000100000011000010010000001100100011000010111010001100001011000100110000101110011011001010010000001101111',\n",
       " '01110010001000000111001001100101011101000111001001101001011001010111011001100001011011000010000001110011011110010111001101110100011001010110110100101100001000000111011101101001011101000110100001101111011101010111010000100000011101000110100001100101001000000111000001110010011010010110111101110010001000000111011101110010011010010111010001110100011001010110111000100000011000110110111101101110011100110110010101101110011101000010000001101111011001100010000001010100011010000110010100100000010011010110001101000111',\n",
       " '01110010011000010111011100101101010010000110100101101100011011000000101001000011011011110110110101110000011000010110111001101001011001010111001100101100001000000100100101101110011000110010111000101100001000000110100101101110011000110110110001110101011001000110100101101110011001110010110000100000011000100111010101110100001000000110111001101111011101000010000001101100011010010110110101101001011101000110010101100100001000000111010001101111001011000010000001101001011011100010000001100001011011100111100100100000',\n",
       " '01101110011001010111010001110111011011110111001001101011001000000110111101110010001000000110111101110100011010000110010101110010001000000110010101101100011001010110001101110100011100100110111101101110011010010110001100100000011100110111010001101111011100100110000101100111011001010010000001101111011100100010000001110100011100100110000101101110011100110110110101101001011100110111001101101001011011110110111000101100001000000110111101110010000010100110001001110010011011110110000101100100011000110110000101110011',\n",
       " '01110100001000000110011001101111011100100010000001100100011010010111001101110100011000010110111001100011011001010010000001101100011001010110000101110010011011100110100101101110011001110010111000001010010100110110111101101101011001010010000001100001011011100110001101101001011011000110110001100001011100100110100101100101011100110010110000100000011010010110111001100011011011000111010101100100011010010110111001100111001000000110010101101100011001010110001101110100011100100110111101101110011010010110001100100000',\n",
       " '01100001011011100110010000100000011100000111001001101001011011100111010000100000011000110110111101101101011100000110111101101110011001010110111001110100011100110010110000100000011011010110000101111001001000000110111001101111011101000010000001100010011001010010000001100001011101100110000101101001011011000110000101100010011011000110010100100000011101000110111100100000011000110111010101110011011101000110111101101101011001010111001001110011001000000110111101110101011101000111001101101001011001000110010100100000',\n",
       " '01110100011010000110010100001010010101010110111001101001011101000110010101100100001000000101001101110100011000010111010001100101011100110010111000001010010101000110100001101001011100110010000001100010011011110110111101101011001000000110100101110011001000000111000001110010011010010110111001110100011001010110010000100000011011110110111000100000011000010110001101101001011001000010110101100110011100100110010101100101001000000111000001100001011100000110010101110010001011100000101000110001001000000011001000100000',\n",
       " '00110011001000000011010000100000001101010010000000110110001000000011011100100000001110000010000000111001001000000011000000100000010001000100111101000011001011110100010001001111010000110010000000110000001000000011100100100000001110000000101001001001010100110100001001001110001000000011100100110111001110001000000001001100110000100000000100110011000000110111100000000100110011001100110101001100100011100100110101001100111000000001001100110000000010100100110101001000010010010100010000100000001100001000000001001100',\n",
       " '11000000110111100000000100110011001100110101001100100011100100110101001100111000000001001100110010000010100100011101101100011011110110001001100001011011000010000001010000011101010110001001101100011010010111001101101000011001010111001000111010001000000101001001100001011001110110100001101111011101000110100001100001011011010110000101101110001000000101001101110010011010010110111001101001011101100110000101110011011000010110111000001010010101100110100101100011011001010010110101010000011100100110010101110011011010',\n",
       " '01011001000110010101101110011101000010000001001110011001010111011100100000010100000111001001101111011001000111010101100011011101000010000001001100011000010111010101101110011000110110100001100101011100110011101000100000010011010110100101100011011010000110000101100101011011000010000001001100011000010110111001100111011001010000101001000100011001010111011001100101011011000110111101110000011011010110010101101110011101000110000101101100001000000100010101100100011010010111010001101111011100100011101000100000010001',\n",
       " '00011000010111001001101100011001010110111001100101001000000100110100101110001000000101001101100011011010000111010101100101011011000110110001100101011100100000101001010011011001010110111001101001011011110111001000100000010011010110000101110010011010110110010101110100011010010110111001100111001000000100110101100001011011100110000101100111011001010111001000111010001000000100001101110101011100100111010000100000010100100110010101111001011011100110111101101100011001000111001100001010010100000111001001101111011010',\n",
       " '10011001010110001101110100001000000100110101100001011011100110000101100111011001010111001000111010001000000100000101110000011100100110100101101100001000000101001000101110001000000101001101101111011101010111010001101000011101110110111101101111011001000000101001010011011001010110111001101001011011110111001000100000010100000111001001101111011001000111010101100011011101000110100101101111011011100010000001010011011101010111000001100101011100100111011001101001011100110110111101110010001110100010000001001011011000',\n",
       " '01011100100110000100100000010010110111010101100100011100100110111101101110011011110111011101101001011000110111101000001010010011000110010101100001011001000010000001001101011001010110010001101001011000010010000001010000011100100110111101101010011001010110001101110100001000000100110101100001011011100110000101100111011001010111001000111010001000000101001101110100011000010110001101111001001000000100000100101110001000000101000001100001011101000110001101101000000010100100010001100101011100110110100101100111011011',\n",
       " '10011001010111001000111010001000000100110001100001011101010111001001101001011001010010000001000010001011100010000001001010011000010110111001110011011100110110010101101110000010100100001101101111011101100110010101110010001000000100010001100101011100110110100101100111011011100110010101110010001110100010000001010010011011110110111000100000010000100110100101110011011100110110010101101100011010010000101000101000010101010101001101000101001010010010000001000011011011110111011001100101011100100010000001001001011011',\n",
       " '01011000010110011101100101001110100010000001000011011011110111001001100010011010010111001100101100001000000101001001000110000010100101001101100101011011100110100101101111011100100010000001010000011010000110111101110100011011110010000001010010011001010111001101100101011000010111001001100011011010000010000001000011011011110110111101110010011001000110100101101110011000010111010001101111011100100011101000100000010011000110111101110010011010010010000001001000011000010110111001100011011011110110001101101011000010',\n",
       " '10010000110110111101101101011100000110111101110011011010010111010001101111011100100011101000100000010101000110010101100011011010000111001101100101011101000111010001100101011100100111001100101100001000000100100101101110011000110010111000001010010101000111100101110000011001010110011001100001011000110110010100111010001000000011000100110000001011110011000100110010001000000101010001101001011011010110010101110011001000000101001001101111011011010110000101101110000010100101000001110010011010010110111001110100011001',\n",
       " '01011100100011101000100000010100100010111000100000010100100010111000100000010001000110111101101110011011100110010101101100011011000110010101111001001000000100001101110010011000010111011101100110011011110111001001100100011100110111011001101001011011000110110001100101001011000010000001001001010011100000101001001100011010010110001001110010011000010111001001111001001000000110111101100110001000000100001101101111011011100110011101110010011001010111001101110011001000000100001101100001011101000110000101101100011011',\n",
       " '11011001110110100101101110011001110010110101101001011011100010110101010000011101010110001001101100011010010110001101100001011101000110100101101111011011100010000001000100011000010111010001100001000010100100001001110010011011110111011101101110001011000010000001010011011101000110010101110000011010000110010101101110001000000100010000101110000010100100011001110101011011100110010001100001011011010110010101101110011101000110000101101100011100110010000001101111011001100010000001100100011010010110011101101001011101',\n",
       " '00011000010110110000100000011011000110111101100111011010010110001100100000011101110110100101110100011010000010000001010110010010000100010001001100001000000110010001100101011100110110100101100111011011100010000000101111001000000101001101110100011001010111000001101000011001010110111000100000010000100111001001101111011101110110111000101100001000000101101001110110011011110110111001101011011011110010000001010110011100100110000101101110011001010111001101101001011000110010111000100000100000000100110010000000110011',\n",
       " '01110010011001000010000001100101011001000010111000001010011100000010111000001010011000110110110100101110000010100100100101101110011000110110110001110101011001000110010101110011001000000110100101101110011001000110010101111000001011100000101001001001010100110100001001001110001000000011100100110111001110001000000001001100110000001011010011000000110111100000000100110011001100110101001100100011100100110101001100111000000001001100110000001000001000000001001100100000010010010101001101000010010011100011101000100000',\n",
       " '00110000100000000100110011000000110111100000000100110011001100110101001100100011100100110101001100111000000001001100110010001000000010100001101000011000100110101100101110001000000011101000100000011000010110110001101011001011100010000001110000011000010111000001100101011100100010100100100000001100010010111000100000010011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001110000000010011010001000110010101110011011010010110011101101110000010100110000101101110',\n",
       " '01100100001000000110001101101111011011100111001101110100011100100111010101100011011101000110100101101111011011101000000001001101000100011000010111010001100001001000000111000001110010011011110110001101100101011100110111001101101001011011100110011100101110001000000011001000101110001000000100110001101111011001110110100101100011001000000110010001100101011100110110100101100111011011101000000001001101000100011000010111010001100001001000000111000001110010011011110110001101100101011100110111001101101001011011100110',\n",
       " '01110010111000100000001100110010111000100000010101100100100001000100010011000010000000101000010000110110111101101101011100000111010101110100011001010111001000100000011010000110000101110010011001000111011101100001011100100110010100001010011001000110010101110011011000110111001001101001011100000111010001101001011011110110111000100000011011000110000101101110011001110111010101100001011001110110010100101001001000000100100100101110001000000101011001110010011000010110111001100101011100110110100101100011001011000010',\n",
       " '00000101101001110110011011110110111001101011011011110010000001000111001011100010000001001001010010010010111000100000010101000110100101110100011011000110010100101110000010100101010001001011001101110011100000111000001110000010111000110100001011100100001000110111001101100010000000110010001100000011000000111001000010100011011000110010001100010010111000110011001110011000000011001000110101100000000100110110010001100011001100100011001000001010001100100011000000110000001110000011000000110000001100010011011000110011',\n",
       " '00110100000010100111011101110111011101110010111001101101011010000110100001100101001011100110001101101111011011010000101001010100011011110010000001010011011101010111001101100001011011100010000001100001011011100110010000100000010000010110111001101110011001010000101001110110000010100100000101100010011011110111010101110100001000000111010001101000011001010010000001000001011101010111010001101000011011110111001001110011000010100101001101110100011001010111000001101000011001010110111000100000010000100111001001101111',\n",
       " '01110111011011100010000001110010011001010110001101100101011010010111011001100101011001000010000001110100011010000110010100100000010100000110100000101110010001000010111000100000011000010110111001100100001000000100110100101110010000010010111001010011011000110010111000100000011001000110010101100111011100100110010101100101011100110010000001101001011011100010000001000101011011000110010101100011011101000111001001101001011000110110000101101100001000000100010101101110011001110110100101101110011001010110010101110010',\n",
       " '01101001011011100110011100100000011001100111001001101111011011010010000001110100011010000110010100001010010101010110111001101001011101100110010101110010011100110110100101110100011110010010000001101111011001100010000001010100011011110111001001101111011011100111010001101111001011000010000001100001011011100110010000100000011010000110100101110011001000000100001000101110010000010010111001010011011000110010111000100000011001000110010101100111011100100110010101100101001000000110100101101110001000000100010101101100',\n",
       " '01100101011000110111010001110010011010010110001101100001011011000010000001000101011011100110011101101001011011100110010101100101011100100110100101101110011001110010000001100110011100100110111101101101001000000111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001000010100110111101100110001000000100111001100101011101110010000001000010011100100111010101101110011100110111011101101001011000110110101100101110001000000100100001100101001000000110101001101111',\n",
       " '01101001011011100110010101100100001000000111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010001101111011100100110111101101110011101000110111100100000011001100110000101100011011101010110110001110100011110010010000001101001011011100010000000110001001110010011100100110010001011000010000001110111011010000110010101110010011001010010000001101000011001010010000001101001011100110010000001101110011011110111011100001010',\n",
       " '01100001001000000101000001110010011011110110011001100101011100110111001101101111011100100010000001101001011011100010000001110100011010000110010100100000010001000110010101110000011000010111001001110100011011010110010101101110011101000010000001101111011001100010000001000101011011000110010101100011011101000111001001101001011000110110000101101100001000000010011000100000010000110110111101101101011100000111010101110100011001010111001000100000010001010110111001100111011010010110111001100101011001010111001001101001',\n",
       " '01101110011001110010111000100000010010000110010100100000011000010110110001110011011011110010000001101000011011110110110001100100011100110010000001110100011010000110010100001010011100000110111101110011011010010111010001101001011011110110111000100000011011110110011000100000010000010111001001100011011010000110100101110100011001010110001101110100001000000110000101110100001000000111010001101000011001010010000001000001011011000111010001100101011100100110000100100000010101000110111101110010011011110110111001110100',\n",
       " '01101111001000000101010001100101011000110110100001101110011011110110110001101111011001110111100100100000010000110110010101101110011101000110010101110010001011000010000001100001001000000111011101101111011100100110110001100100001011010110110001100101011000010110010001101001011011100110011100100000011100100110010101110011011001010110000101110010011000110110100000001010011000010110111001100100001000000110010001100101011101100110010101101100011011110111000001101101011001010110111001110100001000000111001101101001',\n",
       " '01110100011001010010000001100110011011110111001000100000010000110100000101000100001000000111001101101111011001100111010001110111011000010111001001100101001000000110000101101110011001000010000001000110010100000100011101000001001000000110000101110010011000110110100001101001011101000110010101100011011101000111010101110010011001010111001100101100001000000111011101101000011001010111001001100101001000000110100001100101001000000110100101110011001000000110100101101110011101100110111101101100011101100110010101100100',\n",
       " '00100000011010010110111000001010011100100110010101110011011001010110000101110010011000110110100000100000011000010110001101110100011010010111011001101001011101000110100101100101011100110010000001100001011011100110010000100000011010010111001100100000011101000110100001100101001000000100010001101001011100100110010101100011011101000110111101110010001000000110111101100110001000000111010001101000011001010010000001000001011011000111010001100101011100100110000100100000010101010110111001101001011101100110010101110010',\n",
       " '01110011011010010111010001111001001000000101000001110010011011110110011101110010011000010110110100101110000010100100100001101001011100110010000001110010011001010111001101100101011000010111001001100011011010000010000001101001011011100111010001100101011100100110010101110011011101000111001100100000011010010110111001100011011011000111010101100100011001010010000011111011000000010110010101101100011001000010110101110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100100000',\n",
       " '01010110010011000101001101001001001000000111010001100101011000110110100001101110011011110110110001101111011001110111100100101100001000000100001101000001010001000010000001100001011011000110011101101111011100100110100101110100011010000110110101110011001011000000101001100001011011100110010000100000011000110110111101101101011100000111010101110100011001010111001000100000011000010111001001100011011010000110100101110100011001010110001101110100011101010111001001100101001011100010000001001000011001010010000001110111',\n",
       " '01101111011011100010000001110100011010000110010100100000010000110110000101101110011000010110010001101001011000010110111000100000010011100110000101110100011101010111001001100001011011000010000001010011011000110110100101100101011011100110001101100101011100110010000001100001011011100110010000100000010001010110111001100111011010010110111001100101011001010111001001101001011011100110011100100000010100100110010100101101000010100111001101100101011000010111001001100011011010000010000001000011011011110111010101101110',\n",
       " '01100011011010010110110010000000011001011100110010000000110001001110010011100100110010001000000100010001101111011000110111010001101111011100100110000101101100001000000101000001110010011010010111101001100101001000000110011001101111011100100010000001110100011010000110010100100000011000100110010101110011011101000010000001010000011010000010111001000100001011100010000001110100011010000110010101110011011010010111001100100000011010010110111000100000010000110110000101101110011000010110010001100001001011100010000001',\n",
       " '00100001100101001000000110100101110011001000000110000100100000011000110110111101100001011101010111010001101000011011110111001000100000011011110110011000001010011011010110111101110010011001010010000001110100011010000110000101101110001000000011011000110000001000000111001101100011011010010110010101101110011101000110100111111011000000010110001100100000011100100110010101110011011001010110000101110010011000110110100000100000011100000110000101110000011001010111001001110011001000000110000101101110011001000010000001',\n",
       " '11010001110111011011110010000001101111011101000110100001100101011100100010000001110100011001010111100001110100011000100110111101101111011010110111001100111010001000000100011001110101011011100110010001100001011011010110010101101110011101000110000101101100011100110010000001101111011001100010000001000100011010010110011101101001011101000110000101101100000010100100110001101111011001110110100101100011001000000111011101101001011101000110100000100000010101100110010101110010011010010110110001101111011001110010000001',\n",
       " '00010001100101011100110110100101100111011011100010110000100000001100100110111001100100001000000110010101100100001011100010000001100001011011100110010000100000010001100110100101100101011011000110010000101101010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100011101100001011101000110010100100000010000010111001001110010011000010111100101110011001011100000101001001000011001010010000001101000011000010111001100100000011101110110111101101110001000000110110101',\n",
       " '11010101101100011101000110100101110000011011000110010100100000011000010111011101100001011100100110010001110011001000000110011001101111011100100010000001100101011110000110001101100101011011000110110001100101011011100110001101100101001000000110100101101110001000000111010001100101011000010110001101101000011010010110111001100111001000000110010101101100011001010110001101110100011100100110100101100011011000010110110000100000011001010110111001100111011010010110111001100101011001010111001001101001011011100110011100',\n",
       " '10110000100000011000110110111101101101011100000111010101110100011001010111001000001010011001010110111001100111011010010110111001100101011001010111001001101001011011100110011100101100001000000110000101101110011001000010000001100011011011110110110101110000011101010111010001100101011100100010000001110011011000110110100101100101011011100110001101100101001000000110001101101111011101010111001001110011011001010111001100101110000010100101101001110110011011110110111001101011011011110010000001010110011100100110000101',\n",
       " '10111001100101011100110110100101100011001000000111001001100101011000110110010101101001011101100110010101100100001000000110100001101001011100110010000001000010001011100100000100101110010100110110001100101110001011000010000001001101001011100100000100101110010100110110001100101110001011000010000001100001011011100110010000100000010100000110100000101110010001000010111000100000011001000110010101100111011100100110010101100101011100110010110000100000011000010110110001101100001000000110100101101110001000000100010101',\n",
       " '10110001100101011000110111010001110010011010010110001101100001011011000010000001000101011011100110011101101001001011010000101001101110011001010110010101110010011010010110111001100111001011000010000001100110011100100110111101101101001000000111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010001101111011100100110111101101110011101000110111100101110001000000100011001110010011011110110110100100000001100010011100100',\n",
       " '11011000110011100000000100110011000100111001001101100011010100100000011010000110010100100000011101110110111101110010011010110110010101100100001000000110000101110011001000000110000100100000011001000110010101110011011010010110011101101110001000000110010101101110011001110110100101101110011001010110010101110010000010100111011101101001011101000110100000100000011101000110100001100101001000000100111001101111011100100111010001101000011001010111001001101110001000000100010101101100011001010110001101110100011100100110',\n",
       " '10010110001100100000010000110110111100101110001000000100110001110100011001000010111000100000011010010110111000100000010000100111001001100001011011010110000101101100011001010110000100101100001000000100111101101110011101000110000101110010011010010110111100101110001000000100100101101110001000000011000100111001001101100011100000100000011010000110010100100000011010100110111101101001011011100110010101100100001000000111010001101000011001010010000001010101011011100110100101110110011001010111001000101101000010100111',\n",
       " '00110110100101110100011110010010000001101111011001100010000001010100011011110111001001101111011011100111010001101111001011000010000001110111011010000110010101110010011001010010000001101000011001010010000001101001011100110010000001101110011011110111011100100000011000010010000001010000011100100110111101100110011001010111001101110011011011110111001000100000010001010110110101100101011100100110100101110100011101010111001100100000011010010110111000100000011101000110100001100101001000000100010001100101011100000110',\n",
       " '00010111001001110100011011010110010101101110011101000010000001101111011001100010000001000101011011000110010101100011011101000111001001101001011000110110000101101100001000000010011000001010010000110110111101101101011100000111010101110100011001010111001000100000010001010110111001100111011010010110111001100101011001010111001001101001011011100110011100101110001000000100010001110101011100100110100101101110011001110010000001110100011010000110010100100000001100010011100100110111001110001000000001001100110111001110',\n",
       " '01001000000110000101100011011000010110010001100101011011010110100101100011001000000111100101100101011000010111001000101100001000000110100001100101001000000111011101100001011100110010000001100001001000000101001101100101011011100110100101101111011100100010000001010110011010010111001101101001011101000110111101110010001000000110000101110100000010100111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000100001101100001011011',\n",
       " '01011000100111001001101001011001000110011101100101001011000010000001000101011011100110011101101100011000010110111001100100001011000010000001100001011011100110010000100000011001000111010101110010011010010110111001100111001000000011000100111001001110000011010010000000010011001110000011010100100000011010000110010100100000011101110110000101110011001000000110000101110100001000000111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110',\n",
       " '00001010010100000110000101110010011010010111001100101100001000000011011000101110001000000100011001110010011011110110110100100000001100010011100100111001001101010010000001110100011011110010000000110010001100000011000000110000001000000110100001100101001000000111001101100101011100100111011001100101011001000010000001100001011100110010000001000011011010000110000101101001011100100010000001101111011001100010000001110100011010000110010100100000010001000110100101110110011010010111001101101001011011110110111000100000',\n",
       " '01101111011001100010000001000101011011100110011101101001011011100110010101100101011100100110100101101110011001110010000001010011011000110110100101100101011011100110001101100101001000000110000101110100000010100111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010001101111011100100110111101101110011101000110111100101110001000000100100001100101001000000110100101110011001000000110000101101100011100110110111100100000',\n",
       " '01101001011011100111011001101111011011000111011001100101011001000010000001101001011011100010000001110010011001010111001101100101011000010111001001100011011010000010000001100001011011100110010000100000011001000110010101110110011001010110110001101111011100000110110101100101011011100111010000100000011000010111010000100000011101000110100001100101001000000100000101101100011101000110010101110010011000010000101001010100011011110111001001101111011011100111010001101111001000000101010001100101011000110110100001101110',\n",
       " '01101111011011000110111101100111011110010010000001000011011001010110111001110100011001010111001000101110000010100100100001101001011100110010000001100011011101010111001001110010011001010110111001110100001000000111001001100101011100110110010101100001011100100110001101101000001000000110100101101110011101000110010101110010011001010111001101110100011100110010000001101001011011100110001101101100011101010110010001100101001000000110001101101111011011010111000001110101011101000110010101110010001000000110000101110010',\n",
       " '01100011011010000110100101110100011001010110001101110100011101010111001001100101001000000110000101101110011001000010000011111011000000010110010101101100011001000010110101110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100001010010101100100110001010011010010010010000001110100011001010110001101101000011011100110111101101100011011110110011101111001001011100000101001001000011001010010000001101001011100110010000001100001001000000110001101101111011000010111010101110100',\n",
       " '01101000011011110111001000100000011011110110011000100000011001100110111101110101011100100010000001101111011101000110100001100101011100100010000001100010011011110110111101101011011100110011101000100000010000110110111101101101011100000111010101110100011001010111001000100000010011110111001001100111011000010110111001101001011110100110000101110100011010010110111101101110001011000010000000110101011101000110100000100000011001010110010000101110001110110010000001000110011101010110111001100100011000010110110101100101',\n",
       " '01101110001011010000101001110100011000010110110001110011001000000110111101100110001000000100010001101001011001110110100101110100011000010110110000100000010011000110111101100111011010010110001100100000011101110110100101110100011010000010000001010110011001010111001001101001011011000110111101100111001000000100010001100101011100110110100101100111011011100010110000100000001100100110111001100100001000000110010101100100001011100011101100100000010011010110100101100011011100100110111101100011011011110110110101110000',\n",
       " '01110101011101000110010101110010001000000101001101110100011100100111010101100011011101000111010101110010011001010111001100111011001000000110000101101110011001000010000001000110011010010110010101101100011001000010110100001010010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100011101100001011101000110010100100000010000010111001001110010011000010111100101110011001011100010000001001001011011100010000000110001001110010011100100110000001011000010000001101000',\n",
       " '01100101001000000111001001100101011000110110010101101001011101100110010101100100001000000111010001101000011001010010000001010111011010010110011101101000011101000110111101101110001000000100011001100101011011000110110001101111011101110111001101101000011010010111000000100000011001100110111101110010001000001000000001110001101001011011100110111001101111011101100110000101110100011010010111011001100101000010100110000101101110011001000010000001100100011010010111001101110100011010010110111001100011011101000110100101',\n",
       " '11011001100101001000000110001101101111011011100111010001110010011010010110001001110101011101000110100101101111011011100111001100100000011101000110111100100000011101010110111001100100011001010111001001100111011100100110000101100100011101010110000101110100011001010010000001101100011000010110001001101111011100100110000101110100011011110111001001111001001000000110100101101110011100110111010001110010011101010110001101110100011010010110111101101110001011101000000001110100100000010010010110111000100000001100100011',\n",
       " '00000011000000110100001011000010000001101000011001010010000001110010011001010110001101100101011010010111011001100101011001000000101001110100011010000110010100100000010001100110000101100011011101010110110001110100011110010010000001010100011001010110000101100011011010000110100101101110011001110010000001000001011101110110000101110010011001000010000001100110011100100110111101101101001000000111010001101000011001010010000001000110011000010110001101110101011011000111010001111001001000000110111101100110001000000100',\n",
       " '00010111000001110000011011000110100101100101011001000010000001010011011000110110100101100101011011100110001101100101001000000110000101101110011001000010000001000101011011100110011101101001011011100110010101100101011100100110100101101110011001110010000001100001011101000010000001110100011010000110010100001010010101010110111001101001011101100110010101110010011100110110100101110100011110010010000001101111011001100010000001010100011011110111001001101111011011100111010001101111001011100000101001001000011001010010',\n",
       " '00000110100001100001011100110010000001110010011001010111000001110010011001010111001101100101011011100111010001100101011001000010000001000011011000010110111001100001011001000110000100100000011010010110111000100000011011100111010101101101011001010111001001101111011101010111001100100000011000110110100001100101011100110111001100100000011000110110111101101101011100000110010101110100011010010111010001101001011011110110111001110011001011100010000001001000011001010010000001101000011011110110110001100100011100110010',\n",
       " '00000111010001101000011001010010000001110100011010010111010001101100011001010010000001101111011001100000101001001001011011100111010001100101011100100110111001100001011101000110100101101111011011100110000101101100001000000100110101100001011100110111010001100101011100100010111000001010010011010110001101000111011100100110000101110111001011010100100001101001011011000110110000100000010100110110010101110010011010010110010101110011001000000110100101101110001000000100010101101100011001010110001101110100011100100110',\n",
       " '10010110001101100001011011000010000001100001011011100110010000100000010000110110111101101101011100000111010101110100011001010111001000100000010001010110111001100111011010010110111001100101011001010111001001101001011011100110011100001010010100110110010101101110011010010110111101110010001000000100001101101111011011100111001101110101011011000111010001101001011011100110011100100000010001010110010001101001011101000110111101110010000010100101001101110100011001010111000001101000011001010110111000100000010101110010',\n",
       " '11100010000001000100011010010111001001100101011000110111010001101111011100100010110000100000010101010110111001101001011101100110010101110010011100110110100101110100011110010010000001101111011001100010000001001101011010010110001101101000011010010110011101100001011011100010110000100000010000010110111001101110001000000100000101110010011000100110111101110010000010100100001101101001011100100110001101110101011010010111010001110011001000000110000101101110011001000010000001010011011110010111001101110100011001010110',\n",
       " '11010111001100001010010000110110111101101101011011010111010101101110011010010110001101100001011101000110100101101111011011100111001100100000011000010110111001100100001000000101001101101001011001110110111001100001011011000010000001010000011100100110111101100011011001010111001101110011011010010110111001100111000010100100001101101111011011010111000001110101011101000110010101110010001000000100010101101110011001110110100101101110011001010110010101110010011010010110111001100111000010100100001101101111011011100111',\n",
       " '01000111001001101111011011000010000001010100011010000110010101101111011100100111100100100000011000010110111001100100001000000101001001101111011000100110111101110100011010010110001101110011000010100100010101101100011001010110001101110100011100100110111101101101011000010110011101101110011001010111010001101001011000110111001100001010010001010110110001100101011000110111010001110010011011110110111001101001011000110111001100100000011000010110111001100100001000000101011001001100010100110100100100100000010000110110',\n",
       " '10010111001001100011011101010110100101110100011100110000101001001001011011100111010001110010011011110110010001110101011000110111010001101111011100100111100100001010010100000110111101110111011001010111001000001010010000010110111001110100011001010110111001101110011000010111001100101100001000000100110101101001011000110111001001101111011101110110000101110110011001010111001100101100001000000110000101101110011001000010000001010010011000010110010001100001011100100000101001010000011100100110010101110110011010010110',\n",
       " '11110111010101110011001000000100001101101111011011100111001101110101011011000111010001101001011011100110011100100000010001010110010001101001011101000110111101110010011100110000101001010010011011110110111001100001011011000110010000100000010011100010111000100000010000100111001001100001011000110110010101110111011001010110110001101100001011000010000001000011011011110110110001101001011011100010000001000011011010000110010101110010011100100111100100101100001000000100101001100001011011010110010101110011001000000100',\n",
       " '01100010111000100000010001110110100101100010011000100110111101101110011100110010110000100000010101110110100101101100011011000110100101110011001000000101011100101110001000000100100001100001011100100110110101100001011011100010110000100000010010000111010101100010011001010111001001110100001000000100100001100101011001100110011001101110011001010111001000101100000010100100010101100100011101110110000101110010011001000010000001010111001011100010000001001000011001010111001001101111011011000110010000101100001000000100',\n",
       " '10100110111101101000011011100010000001000111001011100010000001001100011010010110111001110110011010010110110001101100001011000010000001010011011010010110110101101111011011100010000001010010011000010110110101101111001011000010000001010010011011110110111001100001011011000110010000100000010000010010111000100000010100100110111101101000011100100110010101110010001011000010000001000001011011100111010001101000011011110110111001111001001000000100010100101110001000000101001101101001011001010110011101101101011000010110',\n",
       " '11100010110000001010010000110110100001100001011100100110110001100101011100110010000001010011011101010111001101110011011010110110100101101110011001000010110000100000010001100111001001100101011001000110010101110010011010010110001101101011001000000100010100101110001000000101010001100101011100100110110101100001011011100010110000100000010010100110111101101000011011100010000001000111001011100010000001010100011100100111010101111000011000010110110000101100001000000100010101110010011011100111001101110100001000000101',\n",
       " '01110110010101100010011001010111001000101100001000000110000101101110011001000010000001001010011011110110100001101110001000000101001000101110001000000101011101101000011010010110111001101110011001010111001001111001000010100111011001101001011010010110100100001010010100000111001001100101011001100110000101100011011001010000101001010100011010000110100101110011001000000110001001101111011011110110101100100000011010010111001100100000011010010110111001110100011001010110111001100100011001010110010000100000011001100110',\n",
       " '11110111001000100000011000010110111000100000011010010110111001110100011100100110111101100100011101010110001101110100011011110111001001111001001000000110001101101111011101010111001001110011011001010010000001101001011011100010000001100100011010010110011101101001011101000110000101101100001000000110110001101111011001110110100101100011001000000110010001100101011100110110100101100111011011100010110000100000011101110110100001101001011000110110100000100000011010010111001100100000011000010010000001100010011000010111',\n",
       " '00110110100101100011000010100110001101101111011101010111001001110011011001010010000001101001011011100010000001101101011011110111001101110100001000000110010101101100011001010110001101110100011100100110100101100011011000010110110000100000011000010110111001100100001000000110001101101111011011010111000001110101011101000110010101110010001000000110010101101110011001110110100101101110011001010110010101110010011010010110111001100111001000000111000001110010011011110110011101110010011000010110110101110011001011100010',\n",
       " '00000100000100100000011100110111010101100011011000110110010101110011011100110110011001110101011011000010000001100100011001010111001101101001011001110110111001100101011100100010000001101111011001100000101001100100011010010110011101101001011101000110000101101100001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000110111001100101011001010110010001110011001000000110000100100000011001110110111101101111011001000010000001110101011011100110',\n",
       " '01000110010101110010011100110111010001100001011011100110010001101001011011100110011100100000011011110110011000100000011000100110000101110011011010010110001100100000011000110110111101101110011000110110010101110000011101000111001100100000011000010110111001100100001000000110000100100000111110110000000101110010011011010010000001100111011100100110000101110011011100000010000001101111011001100000101001100011011011110110110101110000011101010111010001100101011100100010110101100001011010010110010001100101011001000010',\n",
       " '00000110010001100101011100110110100101100111011011100010000000101000010000110100000101000100001010010010000001110100011011110110111101101100011100110010111000100000010101000110100001100101001000000111000001110101011100100111000001101111011100110110010100100000011011110110011000100000011011110111010101110010001000000110001001101111011011110110101100100000011010010111001100100000011101000110111100100000011100000111001001101111011101100110100101100100011001010010000001110100011010000110010100100000011001000110',\n",
       " '01010111001101101001011100100110000101100010011011000110010100001010011000100110000101101100011000010110111001100011011001010010000001100010011001010111010001110111011001010110010101101110001000000111010001100101011000010110001101101000011010010110111001100111001000000111010001101000011001010010000001100010011000010111001101101001011000110010000001100011011011110110111001100011011001010111000001110100011100110010000001100001011011100110010000100000011100000111001001100001011000110111010001101001011000110110',\n",
       " '00010110110000100000011000010111000001110000011011000110100101100011011000010111010001101001011011110110111000100000011101000110100001110010011011110111010101100111011010000010000001000011010000010100010000100000011101000110111101101111011011000111001100101110000010100101010001101111001000000110011001100001011000110110100101101100011010010111010001100001011101000110010100100000011101000110100001100101001000000110110001100101011000010111001001101110011010010110111001100111001000000111000001110010011011110110',\n",
       " '00110110010101110011011100110010110000100000011101000110100001100101001000000110111001100101011000110110010101110011011100110110000101110010011110010010000001000011010000010100010000100000011100110110111101100110011101000111011101100001011100100110010100100000011010010111001100100000011010010110111001100011011011000111010101100100011001010110010000100000011000010111001100100000011000010110111000100000011010010110111001110100011001010110011101110010011000010110110000001010011100000110000101110010011101000010',\n",
       " '00000110111101100110001000000111010001101000011001010010000001100010011011110110111101101011001000000111000001100001011000110110101101100001011001110110010100101110000010100101010001101000011001010010000001101101011000010110100101101110001000000110011101101111011000010110110001110011001000000110111101100110001000000111010001101000011001010010000001100010011011110110111101101011001000000110000101110010011001010010000000101000001100010010100100100000011101000110111100100000011101000110010101100001011000110110',\n",
       " '10000010000001110011011101000111010101100100011001010110111001110100011100110010000001110100011010000110010100100000011001100111010101101110011001000110000101101101011001010110111001110100011000010110110000100000011000110110111101101110011000110110010101110000011101000111001100100000011010010110111000001010011000110110110001100001011100110111001101101001011000110110000101101100001000000110110101100001011011100111010101100001011011000010000001100100011010010110011101101001011101000110000101101100001000000110',\n",
       " '01000110010101110011011010010110011101101110001000000110000101101110011001000010000000101000001100100010100100100000011010010110110001101100011101010111001101110100011100100110000101110100011001010010000001100011011011000110010101100001011100100110110001111001001000000111010001101000011001010010000001110111011000010111100100100000011010010110111000100000011101110110100001101001011000110110100000100000011001000110100101100111011010010111010001100001011011000010000001100011011010010111001001100011011101010110',\n",
       " '10010111010001110011000010100110000101110010011001010010000001100100011001010111001101101001011001110110111001100101011001000010000001110100011011110110010001100001011110010010110000100000011101010111001101101001011011100110011100100000010000110100000101000100001000000111010001101111011011110110110001110011001011100010000001000101011101100110010101101110001000000111010001101000011011110111010101100111011010000010000001101101011011110110010001100101011100100110111000100000011001000110010101110011011010010110',\n",
       " '01110110111001100101011100100111001100100000011011100110111100100000011011000110111101101110011001110110010101110010001000000111010101110011011001010010000001101101011000010110111001110101011000010110110000001010011101000110010101100011011010000110111001101001011100010111010101100101011100110010110000100000011001010111100001100011011001010111000001110100001000000110100101101110001000000111001001100001011100100110010100100000011000110110100101110010011000110111010101101101011100110111010001100001011011100110',\n",
       " '00110110010101110011001011000010000001101111011101010111001000100000011011010110111101110100011010010111011001100001011101000110100101101111011011100010000001100110011011110111001000100000011101000110010101100001011000110110100001101001011011100110011100100000011100110111010101100011011010000010000001110100011001010110001101101000011011100110100101110001011101010110010101110011001000000110100101110011000010100111010001101111001000000110011101101001011101100110010100100000011100110111010001110101011001000110',\n",
       " '01010110111001110100011100110010000001100001011011100010000001101001011011100111010001110101011010010111010001101001011101100110010100100000011001100110010101100101011011000110100101101110011001110010000001100110011011110111001000100000011010000110111101110111001000000110010001101001011001110110100101110100011000010110110000100000011000110110100101110010011000110111010101101001011101000111001100100000011011110111000001100101011100100110000101110100011001010010111000100000010000010110110001110011011011110010',\n",
       " '11000010000001110100011010000110010100100000011011010110000101101110011101010110000101101100000010100111010001100101011000110110100001101110011010010111000101110101011001010111001100100000011100000111001001101111011101100110100101100100011001010010000001100001011011100010000001101001011011000110110001110101011100110111010001110010011000010111010001101001011011110110111000100000011011110110011000100000011101000110100001100101001000000111010001111001011100000110010101110011001000000110111101100110001000000110',\n",
       " '11010110000101101110011010010111000001110101011011000110000101110100011010010110111101101110011100110010000001110000011001010111001001100110011011110111001001101101011001010110010000100000011000100111100100100000010000110100000101000100001000000111010001101111011011110110110001110011001011000000101001100111011010010111011001101001011011100110011100100000011100110111010001110101011001000110010101101110011101000111001100100000011000010110111000100000011000010111000001110000011100100110010101100011011010010110',\n",
       " '00010111010001101001011011110110111000100000011011110110011000100000011101000110100001100101001000000110001001100101011011100110010111111011000000010111010001110011001000000111000001110010011011110111011001101001011001000110010101100100001000000110001001111001001000000110010001100101011100110110100101100111011011100010000001100001011101010111010001101111011011010110000101110100011010010110111101101110001011100010000001010100011010000111001001101111011101010110011101101000011011110111010101110100000010100111',\n",
       " '01000110100001100101001000000110001001101111011011110110101100101100001000000110001001100001011100110110100101100011001000000110001101101111011011100110001101100101011100000111010001110011001000000110000101110010011001010010000001101001011011100111010001110010011011110110010001110101011000110110010101100100001000000110001001111001001000000111011101100001011110010010000001101111011001100010000001100101011110000110000101101101011100000110110001100101011100110010000001110100011010000110000101110100001000000110',\n",
       " '10010110111001110110011011110110110001110110011001010010000001110011011010010110110101110000011011000110010100100000011000110110100101110010011000110111010101101001011101000000101001100100011001010111001101101001011001110110111001110011001011000010000001110111011010000110100101100011011010000010000001110111011001010010000001110000011001010111001001100110011011110111001001101101001000000111010101110011011010010110111001100111001000000110001001101111011101000110100000100000011011010110000101101110011101010110',\n",
       " '00010110110000100000011101000110010101100011011010000110111001101001011100010111010101100101011100110010000001100001011011100110010000100000011011010110111101100100011001010111001001101110001000000100001101000001010001000010110101110100011011110110111101101100001011010110001001100001011100110110010101100100000010100110110101100101011101000110100001101111011001000111001100101110001000000100100001100001011101100110100101101110011001110010000001100101011100110111010001100001011000100110110001101001011100110110',\n",
       " '10000110010101100100001000000111010001101000011001010010000001100010011000010111001101101001011000110010000001100011011011110110111001100011011001010111000001110100011100110010110000100000011011010110111101110010011001010010000001100011011011110110110101110000011011000110010101111000001000000110010101111000011000010110110101110000011011000110010101110011001000000110000101110010011001010010000001110100011010000110010101101110001000000111000001110010011011110111011001101001011001000110010101100100001011000000',\n",
       " '10100111010101110011011010010110111001100111001000000111010001101000011001010010000001000011010000010100010000100000011101000110111101101111011011000111001100101110001000000101010001101000011101010111001100100000011011110111010101110010001000000110010101101101011100000110100001100001011100110110100101110011001000000110100101110011001000000110111101101110001000000110110101101111011001000110010101110010011011100010000001100100011001010111001101101001011001110110111000100000011011010110010101110100011010000110',\n",
       " '11110110010001101111011011000110111101100111011110010010000001110100011011110010000001101001011011000110110001110101011100110111010001110010011000010111010001100101000010100110100001101111011101110010000001100100011010010110011101101001011101000110000101101100001000000110010001100101011100110110100101100111011011100010000001101001011100110010000001100011011000010111001001110010011010010110010101100100001000000110111101110101011101000010000001101001011011100010000001110000011100100110000101100011011101000110',\n",
       " '10010110001101100101001000000111010001101111011001000110000101111001001011100000101001010100011001010110001101101000011011100110111101101100011011110110011101111001001000000110000101101110011001000010000001000011010000010100010000100000010100110111010101110000011100000110111101110010011101000000101001010100011010000110010100100000011000100110111101101111011010110010000001100100011010010111001101100011011101010111001101110011011001010111001100100000011011010110111101100100011001010111001001101110001000000110',\n",
       " '01000110100101100111011010010111010001100001011011000010000001100011011010010111001001100011011101010110100101110100001000000110100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110001000000111010001100101011000110110100001101110011011110110110001101111011001110110100101100101011100110010111000100000010101000110100001100101001000000110010101101101011100000110100001100001011100110110100101110011001000000110100101110011001000000110111101101110000010100111',\n",
       " '00000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000110110001101111011001110110100101100011001000000110010001100101011101100110100101100011011001010111001100100000001010000101000001001100010001000111001100101001001011000010000001110111011010000110100101100011011010000010000001101001011100110010000001110100011010000110010100100000011011010110111101110011011101000010000001100001011100000111000001110010011011110111000001110010011010010110000101110100011001010010',\n",
       " '00000111010001100101011000110110100001101110011011110110110001101111011001110111100100100000011001100110111101110010001000000111010101110011011001010010000001101001011011100010000001100001000010100111010001100101011110000111010001100010011011110110111101101011001000000110011001101111011100100010000001110100011101110110111100100000011100100110010101100001011100110110111101101110011100110010111000100000010001100110100101110010011100110111010000101100001000000101000001001100010001000111001100100000011000010111',\n",
       " '00100110010100100000011101110110100101100100011001010110110001111001001000000111010101110011011001010110010000100000011010010110111000100000011100000111001001100001011000110111010001101001011000110110010100100000011000010110111001100100001000000110000101110010011001010010000001110011011101010110100101110100011000010110001001101100011001010010000001100110011011110111001000100000011000010110110001101101011011110111001101110100000010100110000101101100011011000010000001110100011110010111000001100101011100110010',\n",
       " '00000110111101100110001000000110010001101001011001110110100101110100011000010110110000100000011000110110100101110010011000110111010101101001011101000010000001100100011001010111001101101001011001110110111001110011001011100010000001001001011011100010000001100110011000010110001101110100001011000010000001110011011101000111010101100100011001010110111001110100011100110010000001100001011100100110010100100000011011010110111101110010011001010010000001101100011010010110101101100101011011000111100100100000011101000110',\n",
       " '11110010000001100010011001010010000001101001011011100111011001101111011011000111011001100101011001000010000001101001011011100010000001010000010011000100010000101101000010100110001001100001011100110110010101100100001000000110010001100101011100110110100101100111011011100111001100100000011000010111010000100000011100110110111101101101011001010010000001110000011011110110100101101110011101000010000001101001011011100010000001110100011010000110010101101001011100100010000001100011011000010111001001100101011001010111',\n",
       " '00100111001100100000011101000110100001100001011011100010000001101001011011100010000001100001011011100111100100100000011011110111010001101000011001010111001000100000011101000110010101100011011010000110111001101111011011000110111101100111011110010010111000100000010100110110010101100011011011110110111001100100001011000010000001100011011010010111001001100011011101010110100101110100011100110000101001100001011100100110010100100000011010010110110101110000011011000110010101101101011001010110111001110100011001010110',\n",
       " '01000010000001101001011011100010000001010000010011000100010001110011001000000110001001111001001000000110010101101110011001000010110101110101011100110110010101110010001000000111000001110010011011110110011101110010011000010110110101101101011010010110111001100111001011100010000001010100011010000110010101110010011001010110011001101111011100100110010100101100001000000111001101110100011101010110010001100101011011100111010001110011001000000110001101100001011011100010000001100010011001010010000001110000011100100110',\n",
       " '11110111011001101001011001000110010101100100000010100111011101101001011101000110100000100000011000010110111000100000011011110111000001110000011011110111001001110100011101010110111001101001011101000111100100101100001000000110100101101110001000000110000100100000011011000110000101100010011011110111001001100001011101000110111101110010011110010010000001110011011001010111010001110100011010010110111001100111001011000010000001110100011011110010000001101001011011010111000001101100011001010110110101100101011011100111',\n",
       " '01000010000001110100011010000110010100100000011000100110111101101111011010111000000001100101110011001000000110010001100101011100110110100101100111011011100010000001100101011110000110000101101101011100000110110001100101011100110010000001101001011011100000101001100001011000110111010001110101011000010110110000100000011000110110100001101001011100000111001100101110001000000101001101110100011101010110010001100101011011100111010001110011001000000110001101100001011011100010000001100001011011000111001101101111001000',\n",
       " '00011100110110100101101101011101010110110001100001011101000110010100100000011101000110100001100101001000000110001001100101011010000110000101110110011010010110111101110010001000000110111101100110001000000111010001101000011001010110100101110010001000000110010001100101011100110110100101100111011011100110010101100100001000000110001101101001011100100110001101110101011010010111010001110011001000000110111101101110001000000111010001101000011001010110100101110010001000000110111101110111011011100000101001100011011011',\n",
       " '11011011010111000001110101011101000110010101110010011100110010111000100000010101110110010100100000011101010111001101100101001000000111010001101000011001010010000001110100011101110110111100100000011011010110111101110011011101000010000001110000011011110111000001110101011011000110000101110010001000000111010001111001011100000110010101110011001000000110111101100110001000000101000001001100010001000111001100100000011001100110111101110010001000000111010001100001011100100110011101100101011101000110100101101110011001',\n",
       " '11001000000110111101100110001000000110010001100101011100110110100101100111011011100111001100111010001000000110001101101111011011010111000001101100011001010111100000001010011100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000110110001101111011001110110100101100011001000000110010001100101011101100110100101100011011001010111001100100000001010000100001101010000010011000100010001110011001010010010000001100001011011100110010000100000111110110000000101100101011011',\n",
       " '00011001000010110101110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100100000011001110110000101110100011001010010000001100001011100100111001001100001011110010111001100100000001010000100011001010000010001110100000101110011001010010010111000001010010011110111010101110010001000000100001101000001010001000010000001110011011101010111000001110000011011110111001001110100001000000110100101110011001000000110001001100001011100110110010101100100001000000110111101101110010000',\n",
       " '01011011000111010001100101011100100110000100100000010100010111010101100001011100100111010001110101011100110010000001001001010010010010000001110011011011110110011001110100011101110110000101110010011001010010111000100000010100010111010101100001011100100111010001110101011100110010000001001001010010010010000001110000011100100110111101110110011010010110010001100101011100110010000001100001011101010111010001101111011011010110000101110100011010010110001100001010011011010110000101110000011100000110100101101110011001',\n",
       " '11001000000110111101100110001000000110000100100000011001000110010101110011011010010110011101101110001000000110100101101110011101000110111100100000010000010110110001110100011001010111001001100001001000000100001101010000010011000100010001110011001000000110000101101110011001000010000001000110010100000100011101000001011100110010110000100000011101110110100001101001011000110110100000100000011000010111001001100101001000000110000101101101011011110110111001100111001000000111010001101000011001010010000001101101011011',\n",
       " '11011100110111010000100000011101110110100101100100011001010110110001111001000010100111010101110011011001010110010000100000010100000100110001000100011100110010000001101001011011100010000001110100011010000110010100100000011010010110111001100100011101010111001101110100011100100111100100101110001000000101010001101000011001010010000001100110011001010110000101110100011101010111001001100101011100110010000001101111011001100010000001010001011101010110000101110010011101000111010101110011001000000100100101001001001000',\n",
       " '00011101000110100001100001011101000010000001100001011100100110010100100000011100000110000101110010011101000110100101100011011101010110110001100001011100100110110001111001001000000110000101110100011101000111001001100001011000110111010001101001011101100110010100100000011001100110111101110010001000000110111101110101011100100000101001110000011101010111001001110000011011110111001101100101011100110010000001100001011100100110010100111010000010101000000010001000001010010010010111010000100000011010010111001100100000',\n",
       " '01100001001000000110001101101111011011010110110101100101011100100110001101101001011000010110110000100000011100000111001001101111011001000111010101100011011101000010111000100000010101000110100001100101001000000111011001100101011100100111001101101001011011110110111000100000011010010110111001100011011011000111010101100100011001010110010000100000011101110110100101110100011010000010000001110100011010000110010100100000011000100110111101101111011010110010000001110011011101010111000001110000011011110111001001110100',\n",
       " '01110011001000000110000101101100011011000010000001101101011000010110101001101111011100100000101001100110011001010110000101110100011101010111001001100101011100110010000001101111011001100010000001110100011010000110010100100000011100000111001001101111011001000111010101100011011101000010111000100000010100110111010001110101011001000110010101101110011101000111001100100000011101110110100101101100011011000010000001100010011001010010000001100001011000100110110001100101001000000111010001101111001000000110010101100001',\n",
       " '01110011011010010110110001111001001000000110010101101110011101000110010101110010001000000110000100100000011001000110010101110011011010010110011101101110001000000110100101101110011101000110111100100000011101000110100001100101001000000100001101000001010001000000101001010000011100100110010101100110011000010110001101100101000010100110100101111000000010100111001101111001011100110111010001100101011011010010110000100000011000110110111101101101011100000110100101101100011001010010000001110100011010000110010100100000',\n",
       " '01100100011001010111001101101001011001110110111000100000011010010110111001110100011011110010000001100001001000000111001101100101011011000110010101100011011101000110010101100100001000000110010001100101011101100110100101100011011001010010000000101000011101000110100001100101001000000110001101101000011011110110100101100011011001010010000001101111011001100010000001100100011001010111011001101001011000110110010100100000011000110110000101101110001000000110001001100101001000000110001101101000011000010110111001100111',\n",
       " '01100101011001000000101001100001011101000010000001100001011011100111100100100000011101000110100101101101011001010010000001100001011011100110010000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010000001110010011001010111010001100001011100100110011101100101011101000110010101100100001000000111010001101111001000000110000100100000011001000110100101100110011001100110010101110010011001010110111001110100001000000110010001100101011101100110100101100011011001010010100100101100',\n",
       " '00100000011100110110100101101101011101010110110001100001011101000110010100100000011101000110100001100101001000000110011001110101011011100110001101110100011010010110111101101110011000010110110001101001011101000111100100001010011000010110111001100100001000000110010001100101011101000110000101101001011011000110010101100100001000000111010001101001011011010110100101101110011001110010000001101111011001100010000001110100011010000110010100100000011100100110010101110011011101010110110001110100011010010110111001100111',\n",
       " '00100000011000110110100101110010011000110111010101101001011101000010110000100000011000010110111001100100001000000110100101100110001000000110110001100001011000100110111101110010011000010111010001101111011100100111100100100000011001100110000101100011011010010110110001101001011101000110100101100101011100110010000001100001011100100110010100100000011100000111001001101111011101100110100101100100011001010110010000100000011000010111010000001010011101000110100001100101001000000111001101110100011101010110010001100101',\n",
       " '01101110011101001000000001100101110011001000000111001101100011011010000110111101101111011011000010110000100000011010010110110101110000011011000110010101101101011001010110111001110100001000000111010001101000011001010010000001100100011001010111001101101001011001110110111001110011001000000110100101101110001000000110000101100011011101000111010101100001011011000010000001100100011001010111011001101001011000110110010101110011001011100000101010000000100010000010100100100101110100001000000111000001110010011011110111',\n",
       " '01100110100101100100011001010111001100100000011001100110111101110010001000000110010001100101011100110110100101100111011011100010000001100101011011100111010001110010011110010010000001110101011100110110100101101110011001110010000001100010011011110111010001101000001000000110100001100001011100100110010001110111011000010111001001100101001000000110010001100101011100110110001101110010011010010111000001110100011010010110111101101110001000000110110001100001011011100110011101110101011000010110011101100101011100110010',\n",
       " '00000010100001001000010001000100110001110011001010010010000001100001011011100110010000001010011100110110001101101000011001010110110101100001011101000110100101100011001000000110001101100001011100000111010001110101011100100110010100101110001000000100100101101110001000000111010001101000011001010010000001100010011011110110111101101011001011000010000001110111011001010010000001100101011011010111000001101000011000010111001101101001011110100110010100100000011101000110100001100101001000000100100001000100010011000010',\n",
       " '11010110001001100001011100110110010101100100001000000110010001100101011100110110100101100111011011100010000001100010011001010110001101100001011101010111001101100101001000000110100101110100001000000110100101110011001000000111010001101000011001010000101001101101011011110111001101110100001000000110010101100110111110110000000101100011011010010110010101101110011101000010000001100100011001010111001101101001011001110110111000100000011011010110010101110100011010000110111101100100001000000111010001101111001000000111',\n",
       " '01010111001101100101001000000110100101101110001000000111000001110010011000010110001101110100011010010110001101100101001011100010000001010111011001010010000001100100011001010111001101100011011100100110100101100010011001010010000001101001011011100010000001100100011001010111010001100001011010010110110000100000011101000110100001100101001000000100100101000101010001010100010100100000010100110111010001100001011011100110010001100001011100100110010000001010010101100100100001000100010011000110110001100001011011100110',\n",
       " '01110111010101100001011001110110010100100000011000010110111001100100001000000111010101110011011001010010000001101001011101000010000001100101011110000111010001100101011011100111001101101001011101100110010101101100011110010010000001101001011011100010000001100101011110000110000101101101011100000110110001100101011100110010111000100000010101000110100001100101001000000100001101000001010001000010000001110011011110010111001101110100011001010110110100100000011010010110111001100011011011000111010101100100011001010110',\n",
       " '01000010000001110111011010010111010001101000001000000111010001101000011001010000101001100010011011110110111101101011001000000110100001100001011100110010000001100001001000000101011001001000010001000100110000100000011000110110111101101101011100000110100101101100011001010111001000101100001000000111011101101000011010010110001101101000001000000110000101101100011011000110111101110111011100110010000001110100011010000110010100100000011100110111010001110101011001000110010101101110011101000010000001110100011011110010',\n",
       " '00000110000101110101011101000110111101101101011000010111010001101001011000110110000101101100011011000111100100100000011000110111001001100101011000010111010001100101001000000110001101101001011100100110001101110101011010010111010001110011000010100110011001110010011011110110110100100000011101000110100001100101001000000101011001001000010001000100110000100000011000110110111101100100011001010010000001100001011011100110010000100000011010010110110101110000011011000110010101101101011001010110111001110100001000000111',\n",
       " '01000110100001100101011100110110010100100000011000110110100101110010011000110111010101101001011101000111001100100000011010010110111000100000011100100110010101100001011011000010000001100011011010000110100101110000011100110010111000001010100000001000100000101001001001011101000010000001100011011000010110111000100000011000010111010101110100011011110110110101100001011101000110100101100011011000010110110001101100011110010010000001110100011000010111001001100111011001010111010000100000011000010010000001100100011001',\n",
       " '01011100110110100101100111011011100010000001110100011011110010000001110110011000010111001001101001011011110111010101110011001000000111010001111001011100000110010101110011001000000110111101100110001000000110010001100101011101100110100101100011011001010111001100101110001000000101010001101000011010010111001100100000011001100110010101100001011101000111010101110010011001010010000001100001011011000110110001101111011101110111001100100000011101010111001100001010011101000110111100100000011010010110110001101100011101',\n",
       " '01011100110111010001110010011000010111010001100101001000000111010001101000011001010010000001110111011000010111100101110011001000000110100101101110001000000111011101101000011010010110001101101000001000000111010001101000011001010010000001100001011100100110001101101000011010010111010001100101011000110111010001110101011100100110010100100000011011110110011000100000011101000110100001100101001000000111010001100001011100100110011101100101011101000010000001100100011001010111011001101001011000110110010100100000011000',\n",
       " '01011001100110011001100101011000110111010001110011001000000110000100100000011001000110010101110011011010010110011101101110011001010111001010000000011001011100110000101001100011011010010111001001100011011101010110100101110100001011100000101010000000100010000010100100100101110100001000000110001101100001011011100010000001100010011001010010000001110101011100110110010101100100001000000110111101101110001000000110110101101111011100110111010000100000011101000111100101110000011001010111001100100000011011110110011000',\n",
       " '10000001110000011011110111000001110101011011000110000101110010001000000110001101101111011011010111000001110101011101000110010101110010011100110010111000100000010101000110100001100101001000000111011001100101011100100111001101101001011011110110111000100000011011110110011000100000010100010111010101100001011100100111010001110101011100110010000001001001010010010010000001110000011100100110111101110110011010010110010001100101011001000000101001110111011010010111010001101000001000000111010001101000011001010010000001',\n",
       " '10001001101111011011110110101100100000011100100111010101101110011100110010000001101111011011100010000001100011011011110110110101110000011101010111010001100101011100100111001100100000011101010111001101101001011011100110011100100000010011010110100101100011011100100110111101110011011011110110011001110100001000000101011101101001011011100110010001101111011101110111001100101110001000000100100001101111011101110110010101110110011001010111001000101100001000000111010001101000011100100110111101110101011001110110100001',\n",
       " '00000101101100011101000110010101110010011000011000000001100101110011000010100111010101101110011010010111011001100101011100100111001101101001011101000111100100100000011100000111001001101111011001110111001001100001011011010010000001110100011010000110010100100000011100110110111101100110011101000111011101100001011100100110010100100000011010010111001100100000011000010110110001110011011011110010000001100001011101100110000101101001011011000110000101100010011011000110010100100000011001100110111101110010001000000110',\n",
       " '11110111010001101000011001010111001000100000011011010110000101100011011010000110100101101110011001010111001100101100001000000111001101110101011000110110100000100000011000010111001100100000010100110101010101001110001000000110111101110010000010100100100001010000001000000111011101101111011100100110101101110011011101000110000101110100011010010110111101101110011100110010111000001010010000010010000001010001011101010110000101110010011101000111010101110011001000000100100101001001001000000100001101000100001011010101',\n",
       " '00100100111101001101001000000110100101110011001000000110100101101110011000110110110001110101011001000110010101100100001000000111011101101001011101000110100000100000011001010110000101100011011010000010000001100011011011110111000001111001001000000110111101100110001000000111010001101000011001010010000001100010011011110110111101101011001011100010000001010101011100110110010100100000011011110110011000100000011101000110100001100101001000000111001101101111011001100111010001110111011000010111001001100101000010100110',\n",
       " '10010111001100100000011001100111010101101100011011000111100100100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001101001011011100111010001101111001000000111010001101000011001010010000001100010011011110110111101101011001000000111001101101111001000000111010001101000011000010111010000100000011100110111010001110101011001000110010101101110011101000111001100100000011000110110000101101110001000000111010001110010011110010010110000100000111110110000000101110010011100110111',\n",
       " '01000110100001100001011011100110010000101100001000000110000101101100011011000010000001100100011001010111001101101001011001110110111000100000011001010111100001100001011011010111000001101100011001010111001100101110001000000101010001101111000010100111010001100101011000010110001101101000001000000111010001101000011001010010000001110011011101000111010101100100011001010110111001110100011100110010000001101000011011110111011100100000011101000110111100100000011101010111001101100101001000000111010001101000011010010111',\n",
       " '00110010000001110011011011110110011001110100011101110110000101110010011001010010110000100000011101000110100001100101001000000110001001101111011011110110101100100000011010010110111001100011011011000111010101100100011001010111001100100000011101000110100001110010011001010110010100101100001000000111000001110010011011110110011101110010011001010111001101110011011010010111011001100101011011000111100100100000011000010110010001110110011000010110111001100011011001010110010000101100000010100110100001100001011011100110',\n",
       " '01000111001100101101011011110110111000100000011101000111010101110100011011110111001001101001011000010110110001110011001011100000101001010011011000110110111101110000011001010010000001101111011001100010000001110100011010000110010100100000010000100110111101101111011010110000101001000011011010000110000101110000011101000110010101110010001000000011000100100000011100000111001001101111011101100110100101100100011001010111001100100000011000010010000001100111011001010110111001100101011100100110000101101100001000000110',\n",
       " '10010110111001110100011100100110111101100100011101010110001101110100011010010110111101101110001000000111010001101111001000000111010001101000011001010010000001110000011100100110111101100011011001010111001101110011001000000110111101100110001000000110010001100101011100110110100101100111011011100110100101101110011001110010000001100100011010010110011101101001011101000110000101101100001000000111001101111001011100110111010001100101011011010111001100101110001000000100100101110100000010100110010001101001011100110110',\n",
       " '00110111010101110011011100110110010101110011001000000111010001101000011001010010000001101011011001010111100100100000011100110111010001100101011100000111001100100000011010010110111000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010000001110000011100100110111101100011011001010111001101110011001000000110000101101110011001000010000001100101011110000111000001101100011000010110100101101110011100110010000001101000011011110111011100100000010000110100000101000100001000000111',\n",
       " '01000110111101101111011011000111001100100000011000110110000101101110001000000110001001100101001000000111010101110011011001010110010000100000011101000110111100001010011000010111010101110100011011110110110101100001011101000110010100100000011011010110000101101110011110010010000001101111011001100010000001110100011010000110010100100000011100100110010101110001011101010110100101110010011001010110010000100000011101000110000101110011011010110111001100101110001000000100100101110100001000000110000101101100011100110110',\n",
       " '11110010000001101001011011100111010001110010011011110110010001110101011000110110010101110011001000000111010001101000011001010010000001100010011010010110111001100001011100100111100100100000011011100111010101101101011000100110010101110010011100110010111000001010010000110110100001100001011100000111010001100101011100100010000000110010001000000110100101101110011101000111001001101111011001000111010101100011011001010111001100100000011101000110100001100101001000000110001001100001011100110110100101100011001000000110',\n",
       " '00010111001101110000011001010110001101110100011100110010000001101111011001100010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110010111000100000010010010111010000100000011100110110100001101111011101110111001100100000011010000110111101110111001000000100001001101111011011110110110001100101011000010110111000100000011000010110110001100111011001010110001001110010011000010000101001101001011100110010000001110101011100110110010101100100001000000111',\n",
       " '01000110111100100000011100100110010101110000011100100110010101110011011001010110111001110100001000000111001101110101011000110110100000100000011000110110100101110010011000110111010101101001011101000111001100101110001000000100100101110100001000000110000101101100011100110110111100100000011001110110100101110110011001010111001100100000011101000110100001100101001000000111001001100101011000010110010001100101011100100010000001100001001000001111101100000001011100100111001101110100001000000110011101101100011010010110',\n",
       " '11010111000001110011011001010010000001100001011101000010000001010110010010000100010001001100001011000010000001100001011100110010000001100001011011100000101001100101011110000110000101101101011100000110110001100101001000000110111101100110001000000110000100100000011010000110000101110010011001000111011101100001011100100110010100100000011001000110010101110011011000110111001001101001011100000111010001101001011011110110111000100000011011000110000101101110011001110111010101100001011001110110010100100000011101000110',\n",
       " '10000110000101110100001000000110110101100001011110010010000001100010011001010010000001110101011100110110010101100100001000000111010001101111001000000111001101110000011001010110001101101001011001100111100100100000011101000110100001100101001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001011100000101001010100011010000110010100100000011001010110110001100101011000110111010001110010011011110110111001101001011000110010000001100001011100110111',\n",
       " '00000110010101100011011101000111001100100000011011110110011000100000011001000110100101100111011010010111010001100001011011000010000001100011011010010111001001100011011101010110100101110100011100110010000001100001011100100110010100100000011100000111001001100101011100110110010101101110011101000110010101100100001000000110100101101110001000000100001101101000011000010111000001110100011001010111001000100000001100110010111000100000010101000110100001101001011100110010000001100011011010000110000101110000011101000110',\n",
       " '01010111001000100000011100110110100001101111011101110111001100001010011010000110111101110111001000000111010001101000011001010010000001100010011000010111001101101001011000110010000001100111011000010111010001100101011100110010000001100001011100100110010100100000011000100111010101101001011011000111010000100000011101010111001101101001011011100110011100100000011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100100000011000010110111001100100001000000111000001110010011001010111',\n",
       " '00110110010101101110011101000111001100100000011101100110000101110010011010010110111101110101011100110010000001100110011000010110001101110100011011110111001001110011001000000111010001101000011000010111010000100000011000010110011001100110011001010110001101110100001000000110001101101001011100100110001101110101011010010111010000001010011100000110010101110010011001100110111101110010011011010110000101101110011000110110010100101110001000000101010001101000011001010010000001100101011011010111000001101000011000010111',\n",
       " '00110110100101110011001000000110100101110011001000000110111101101110001000000111010001101000011001010010000001101100011000010111010001100101011100110111010000100000011101000110010101100011011010000110111001101111011011000110111101100111011010010110010101110011001011000010000001110111011010010111010001101000001000000111000001100001011100100111010001101001011000110111010101101100011000010111001000100000011001100110111101100011011101010111001100100000011011110110111000100000010000110100110101001111010100110000',\n",
       " '10100111010001100101011000110110100001101110011011110110110001101111011001110111100100100000011000010110111001100100001000000111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001101100011011110110011101101001011000110010000001100100011001010111011001101001011000110110010101110011001011100000101001000011011010000110000101110000011101000110010101110010001000000011010000100000011001000110010101100001011011000111001100100000011101110110100101110100011010000010',\n",
       " '00000111010001101000011001010010000001110011011110010110111001110100011010000110010101110011011010010111001100100000011011110110011000100000011000110110111101101101011000100110100101101110011000010111010001101001011011110110111001100001011011000010000001100011011010010111001001100011011101010110100101110100011100110010111000100000010010010111010000100000011000110110111101110110011001010111001001110011001000000110000101101100011011000010000001100001011100110111000001100101011000110111010001110011001000000110',\n",
       " '11110110011000001010011101000110100001100101001000000111001101111001011011100111010001101000011001010111001101101001011100110010000001110000011100100110111101100011011001010111001101110011001011000010000001110011011101000110000101110010011101000110100101101110011001110010000001110111011010010111010001101000001000000110000101101110001000000110100101101110011010010111010001101001011000010110110000100000011001000110010101110011011010010110011101101110001000000110000101101110011001000010000001110000011001010111',\n",
       " '00100110011001101111011100100110110101101001011011100110011100100000011101000110100001100101001000000110111101110000011101000110100101101101011010010111101001100001011101000110100101101111011011100010000001110011011101000110010101110000011100110000101001101110011001010110010101100100011001010110010000100000011101000110111100100000011001110110010101101110011001010111001001100001011101000110010100100000011000010010000001100100011001010111001101101001011100100110010101100100001000001111101100000001011011100110',\n",
       " '00010110110000100000011000110110100101110010011000110111010101101001011101000010111000100000010010010111010000100000011100110110100001101111011101110111001100100000011010000110111101110111001000000100001101000001010001000010000001110100011011110110111101101100011100110010000001100001011100100110010100100000011101010111001101100101011001000010000001100110011011110111001000100000011101000110100001101001011100110010000001110000011101010111001001110000011011110111001101100101001011100000101001000011011010000110',\n",
       " '00010111000001110100011001010111001000100000001101010010000001100011011011110110111001100011011001010110111001110100011100100110000101110100011001010111001100100000011011110110111000100000011000110110100101110010011000110111010101101001011101000111001100100000011101000110100001100001011101000010000001110000011001010111001001100110011011110111001001101101001000000110000101110010011010010111010001101000011011010110010101110100011010010110001100100000011011110111000001100101011100100110000101110100011010010110',\n",
       " '11110110111001110011001011100010000001001001011101000010000001100010011001010110011101101001011011100111001100100000011101110110100101110100011010000000101001100001001000000110010001101001011100110110001101110101011100110111001101101001011011110110111000100000011011110110011000100000011010000110111101110111001000000110111001110101011011010110001001100101011100100111001100100000011000010111001001100101001000000111001001100101011100000111001001100101011100110110010101101110011101000110010101100100001000000110',\n",
       " '10010110111000100000011001000110100101100111011010010111010001100001011011000010000001110011011110010111001101110100011001010110110101110011001000000110000101101110011001000010000001110100011010000110010101101110001000000111001101101000011011110111011101110011001000000110100001101111011101110010000001110011011101010110001101101000000010100110111001110101011011010110001001100101011100100111001100100000011000110110000101101110001000000110001001100101001000000110110101100001011011100110100101110000011101010110',\n",
       " '11000110000101110100011001010110010000100000011101010111001101101001011011100110011100100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100101110001000000101010001101000011010010111001100100000011000110110100001100001011100000111010001100101011100100010000001101001011011000110110001110101011100110111010001110010011000010111010001100101011100110010000001101000011011110111011100100000010101100100100001000100010011000010000001100011011000010110',\n",
       " '11100000101001100010011001010010000001110101011100110110010101100100001000000111010001101111001000000111001101110000011001010110001101101001011001100111100100100000011101000110100001100101001000000110010001100101011100110110100101110010011001010110010000100000011001100111010101101110011000110111010001101001011011110110111001100001011011000110100101110100011110010010000001100001011011100110010000100000011010000110111101110111001000000100001101000001010001000010000001110100011011110110111101101100011100110010',\n",
       " '00000111000001110010011011110111011001101001011001000110010100100000011000010010000001101101011001010110001101101000011000010110111001101001011100110110110100100000011001100110111101110010000010100110010001100101011101100110010101101100011011110111000001101001011011100110011100100000011101000110100001100101001000000111001001100101011100010111010101101001011100100110010101100100001000000110001101101001011100100110001101110101011010010111010001110011001011100000101001111000000010100101000001110010011001010110',\n",
       " '01100110000101100011011001010000101001000011011010000110000101110000011101000110010101110010001000000011011000100000011100000111001001100101011100110110010101101110011101000111001100100000011000110110111101101101011000100110100101101110011000010111010001101001011011110110111001100001011011000010000001100011011010010111001001100011011101010110100101110100011100110010000001110100011010000110000101110100001000000110000101110010011001010010000001110101011100110110010101100100001000000110000101110011001000000110',\n",
       " '00100111010101101001011011000110010001101001011011100110011100100000011000100110110001101111011000110110101101110011001011100010000001001001011101000010000001101001011011100110001101101100011101010110010001100101011100110000101001110100011010000110010100100000011001010110111001100011011011110110010001100101011100100010110000100000011001000110010101100011011011110110010001100101011100100010110000100000011000010110111001100100001000000110110101110101011011000111010001101001011100000110110001100101011110000110',\n",
       " '01010111001000100000011000110110100101110010011000110111010101101001011101000111001100101110001000000101010001101000011001010111001101100101001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001110110011001010111001001111001001000000110001101101111011011100111011001100101011011100110100101100101011011100111010000100000011001100110111101110010000010100110100101101100011011000111010101110011011101000111001001100001011101000110100101101110011001110010',\n",
       " '00000111010001101000011001010010000001100001011100000111000001101100011010010110001101100001011101000110100101101111011011100010000001101111011001100010000001101101011000010110111001111001001000000101011001001000010001000100110000100000011000110110111101101110011100110111010001110010011101010110001101110100011100110010110000100000011001110110100101110110011010010110111001100111001000000111010001101000011001010010000001110010011001010110000101100100011001010111001000100000011000010110111000100000011011110111',\n",
       " '00000111000001101111011100100111010001110101011011100110100101110100011110010010000001110100011011110000101001100100011010010111001101100011011011110111011001100101011100100010000001101101011011110111001001100101001000000110000101100100011101100110000101101110011000110110010101100100001000000110011001100101011000010111010001110101011100100110010101110011001000000110111101100110001000000101011001001000010001000100110000101110000010100101001101110100011011110111001001100001011001110110010100100000011001010110',\n",
       " '11000110010101101101011001010110111001110100011100110010000001100001011100100110010100100000011010010110111001110100011100100110111101100100011101010110001101100101011001000010000001101001011011100010000001000011011010000110000101110000011101000110010101110010001000000011011100101110001000000101010001101000011001010010000001110101011100110110010100100000011011110110011000100000111110110000001001101001011100000010110111111011000000100110111101110000011100110010000001110100011011110010000001110010011001010110',\n",
       " '00010110110001101001011110100110010100100000011100100110010101100111011101010110110001100001011100100000101001110011011101000111001001110101011000110111010001110101011100100110010101110011001011000010000001110011011101010110001101101000001000000110000101110011001000000111001101101000011010010110011001110100001000000111001001100101011001110110100101110011011101000110010101110010011100110010000001100001011011100110010000100000011000110110111101110101011011100111010001100101011100100111001100101100001000000110',\n",
       " '10010111001100100000011001000110100101110011011000110111010101110011011100110110010101100100001011100010000001010110010010000100010001001100001011010111001101110000011001010110001101101001111110110000000101100101011001000010000001100100011001010111001101101001011001110110111001110011001000000110111101100110000010100111010001101000011001010111001101100101001000000111001101110100011100100111010101100011011101000111010101110010011001010111001100100000011000010111001001100101001000000110100101101110011000110110',\n",
       " '11000111010101100100011001010110010000101110001000000101010001101000011001010010000001100011011010000110000101110000011101000110010101110010001000000110000101101100011100110110111100100000011100110110100001101111011101110111001100100000011010000110111101110111001000000110110001100001011100100110011101100101011100100010000001110011011110010111001101110100011001010110110101110011001011000010000001110011011101010110001101101000001000000110000101110011001000000110000100100000011100110110100101101101011100000110',\n",
       " '11000110010100001010011100000111001001101111011000110110010101110011011100110110111101110010001011000010000001101101011000010111100100100000011000100110010100100000011001000110010101110011011010010110011101101110011001010110010000101110000010100100001101101000011000010111000001110100011001010111001000100000001110000010000001100111011010010111011001100101011100110010000001100001001000000110010001100101011101000110000101101001011011000110010101100100001000000111000001110010011001010111001101100101011011100111',\n",
       " '01000110000101110100011010010110111101101110001000000110111101100110001000000111001101111001011011100110001101101000011100100110111101101110011011110111010101110011001000000111001101100101011100010111010101100101011011100111010001101001011000010110110000100000011000110110100101110010011000110111010101101001011101000111001100100000001010001111101100000001011011100110100101110100011001010010000001110011011101000110000101110100011001010000101001101101011000010110001101101000011010010110111001100101011100110010',\n",
       " '10010010111000100000010010010111010000100000011001010111100001110000011011000110000101101001011011100111001100100000011101000110100001100101001000000110001001100101011010000110000101110110011010010110111101110010001000000110111101100110001000000111010001101000011001010111001101100101001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101101110011001000010000001100100011001010111011001100101011011000110111101110000011100110010000001110000011100100110000101100011011101000110',\n",
       " '10010110001101100001011011000010000001100100011001010111001101101001011001110110111000100000011101000110010101100011011010000010110100001010011011100110100101110001011101010110010101110011001000000110011001101111011100100010000001100010011011110111010001101000001000000110110101100001011011100111010101100001011011000010000001100001011011100110010000100000011000010111010101110100011011110110110101100001011101000110010101100100001000000110010001100101011100110110100101100111011011100010111000001010010000010111',\n",
       " '00110111100101101110011000110110100001110010011011110110111001101111011101010111001100100000011100110110010101110001011101010110010101101110011101000110100101100001011011000010000001100011011010010111001001100011011101010110100101110100011100110010000001100001011100100110010100100000011001000110100101110011011000110111010101110011011100110110010101100100001000000110100101101110001000000100001101101000011000010111000001110100011001010111001000100000001110010010111000100000010101110110100001101001011011000110',\n",
       " '01010010000001110100011010000110100101110011001000000111010001110010011001010110000101110100011011010110010101101110011101000010000001101001011100110000101001101110011011110111010000100000011001010111100001101000011000010111010101110011011101000110100101110110011001010010110000100000011010010111010000100000011100000111001001101111011101100110100101100100011001010111001100100000011000010010000001100111011011110110111101100100001000000110100101101110011001000110100101100011011000010111010001101001011011110110',\n",
       " '11100010000001101111011001100010000001110100011010000110010100100000011011010110000101101001011011100010000001100011011010000110000101110010011000010110001101110100011001010111001001101001011100110111010001101001011000110111001100100000011011110110011000100000011100110111010101100011011010000010000001100011011010010111001001100011011101010110100101110100011100110010111000001010010001010111011001100101011011100010000001110100011010000110111101110101011001110110100000100000011101000110100001100101001000000110',\n",
       " '00010111001101111001011011100110001101101000011100100110111101101110011011110111010101110011001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001101110011011110111010000100000011101010111001101100101011001000010000001100101011110000111010001100101011011100111001101101001011101100110010101101100011110010010000001101001011011100010000001110000011100100110000101100011011101000110100101100011011001010010110000100000011101000110100001100101011110010010',\n",
       " '00000111001101101000011011110111010101101100011001000010000001100010011001010000101001110011011101000111010101100100011010010110010101100100001000000110001001100101011000110110000101110101011100110110010100100000011101000110100001100101011110010010000001110000011100100110111101110110011010010110010001100101001000000110000101101110001000000110010101111000011000110110010101101100011011000110010101101110011101000010000001110110011001010110100001101001011000110110110001100101001000000110011001101111011100100010',\n",
       " '00000110011101100001011010010110111001101001011011100110011100100000011000010010000001100100011001010110010101110000011001010111001000100000011101010110111001100100011001010111001001110011011101000110000101101110011001000110100101101110011001110010000001101111011001100000101001110100011010000110010100100000011011110111000001100101011100100110000101110100011010010110111101101110001000000110111101100110001000000110010001101001011001110110100101110100011000010110110000100000011000110110100101110010011000110111',\n",
       " '01010110100101110100011100110010000001101001011011100010000001100111011001010110111001100101011100100110000101101100001011100010000001010100011010000110010101111001001000000110100101101100011011000111010101110011011101000111001001100001011101000110010100100000011101000110100001100101001000000110001101101111011011100111001101100101011100010111010101100101011011100110001101100101011100110010000001101111011001100010000001110000011100100110111101110000011000010110011101100001011101000110100101101111011011100000',\n",
       " '10100110010001100101011011000110000101111001011100110010000001100001011011100110010000100000011100100110000101100011011001010010000001100011011011110110111001100100011010010111010001101001011011110110111001110011001000000111010001101000011000010111010000100000011011010110000101111001001000000110001001100101001000000110100101101110011010000110010101110010011001010110111001110100001000000110100101101110001000000111010001101000011001010010000001110011011101000111001001110101011000110111010001110101011100100110',\n",
       " '01010010000001101111011001100010000001100001001000000110001101101001011100100110001101110101011010010111010000101110000010100100001101101000011000010111000001110100011001010111001000100000001100010011000000100000011010010111001100100000011000010010000001100100011010010111001101100011011101010111001101110011011010010110111101101110001000000110111101100110001000000110000100100000011011100111010101101101011000100110010101110010001000000110111101100110001000000111000001110010011000010110001101110100011010010110',\n",
       " '00110110000101101100001000000110100101110011011100110111010101100101011100110010000001110100011010000110000101110100001000000110000101110010011010010111001101100101001000000110100101101110001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011011110110011000100000011100100110010101100001011011000000101001110011011110010111001101110100011001010110110101110011001011100010000001001001011101000010000001101000011010010110011101101000011011000110100101100111011010000111',\n",
       " '01000111001100100000011100000111001001101111011000100110110001100101011011010111001100100000011011110110011001110100011001010110111000100000011001010110111001100011011011110111010101101110011101000110010101110010011001010110010000100000011010010110111000100000011100000111001001100001011000110111010001101001011000110110010100100000011000010110111001100100001000000110100101101110011001000110100101100011011000010111010001100101011100110010000001101000011011110111011100100000011101000110100001100101011110010010',\n",
       " '00000110001101100001011011100000101001100010011001010010000001101111011101100110010101110010011000110110111101101101011001010010111000100000010001010111100001100001011011010111000001101100011001010111001100100000011011110110011000100000011011000110000101110010011001110110010101110010001000000110001101101001011100100110001101110101011010010111010001110011001000000110100101101100011011000111010101110011011101000111001001100001011101000110010100100000011000010010000001101000011010010110010101110010011000010111',\n",
       " '00100110001101101000011010010110001101100001011011000010000001100001011100000111000001110010011011110110000101100011011010000010000001101001011011100010000001100100011001010111001101101001011001110110111001101001011011100110011100001010011001000110100101100111011010010111010001100001011011000010000001110011011110010111001101110100011001010110110101110011001011100010000001000011011011110110110101110000011011000110010101110100011001010010000001010110010010000100010001001100001000000110001101101111011001000110',\n",
       " '01010010000001100110011011110111001000100000011101000110100001100101011100110110010100100000011000110110100101110010011000110111010101101001011101000111001100100000011010010111001100100000011100000111001001100101011100110110010101101110011101000110010101100100001011100000101001000011011010000110000101110000011101000110010101110010001000000011000100110001001000000110100101101110011101000111001001101111011001000111010101100011011001010111001100100000011101000110100001100101001000000111010001101111011100000110',\n",
       " '10010110001100100000011011110110011000100000011101000110010101110011011101000110100101101110011001110010111000100000010000010010000001100100011001010111001101101001011001110110111001100101011100100010000001101111011001100010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110010000001101000011000010111001100100000011101000110111100100000011000100110010100100000011000010111011101100001011100100110010100001010011011110110011000100000011101000110',\n",
       " '10000110010100100000011011100110010101100101011001000010000001110100011011110010000001110100011001010111001101110100001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101101110011001000010000001110011011010000110111101110101011011000110010000100000011000100110010100100000011000110110111101101110011101100110010101110010011100110110000101101110011101000010000001110111011010010111010001101000001000000110000101110100001000000110110001100101011000010111001101110100001000000111',\n",
       " '01000110100001100101001000000110110101101111011100110111010000100000011000100110000101110011011010010110001100100000011000010111001101110000011001010110001101110100011100110010000001101111011001100000101001110100011001010111001101110100011010010110111001100111001011100000101001000011011010000110000101110000011101000110010101110010001000000011000100110010001000000111000001110010011001010111001101100101011011100111010001110011001000000110000100100000011000110110111101101101011100000110110001100101011101000110',\n",
       " '01010010000001000011010000010100010000100000111110110000001001101111011101110010000001110100011010000110000101110100001000000111010001101000011001010010000001100100011001010111001101101001011001110110111001100101011100100010000001100101011110000111000001100101011100100110100101100101011011100110001101100101011100110010000001110111011010000110010101101110001000000110010001100101011100110110100101100111011011100010110100001010011010010110111001100111001011000010000001101001011011010111000001101100011001010110',\n",
       " '11010110010101101110011101000110100101101110011001110010110000100000011000010110111001100100001000000111010001100101011100110111010001101001011011100110011100100000011000010010000001100100011010010110011101101001011101000110000101101100001000000110001101101001011100100110001101110101011010010111010000101110000010100100000101110000011100000110010101101110011001000110100101111000001000000100000100100000011100000111001001101111011101100110100101100100011001010111001100100000011000010010000001100011011011110110',\n",
       " '11010111000001101100011001010111010001100101001000000111001101110101011011010110110101100001011100100111100100100000011011110110011000100000010101100100100001000100010011000010000001100110011001010110000101110100011101010111001001100101011100110010111000100000010000010110110001110100011010000110111101110101011001110110100000100000011101010111001101100101001000000110111101100110001000000101011001001000010001000100110000001010011010010111001100100000011010010110111001110100011001010110011101110010011000010111',\n",
       " '01000110010101100100001000000111010001101000011100100110111101110101011001110110100001101111011101010111010000100000011101000110100001100101001000000110001001101111011011110110101100101100001000000111010001101000011010010111001100100000011000010111000001110000011001010110111001100100011010010111100000100000011100000111001001101111011101100110100101100100011001010111001100100000011000010010000001100011011011110110111001110110011001010110111001101001011001010110111001110100001000000111001001100101011001100110',\n",
       " '01010111001001100101011011100110001101100101001000000111010001101000011000010111010000100000011101000110100001100101000010100111001001100101011000010110010001100101011100100010000001100011011000010110111000100000011000110110111101101110011100110111010101101100011101000010000001100110011100100110111101101101001000000111010001101001011011010110010100100000011101000110111100100000011101000110100101101101011001010010000001110111011010000110010101101110001000000111011101110010011010010111010001101001011011100110',\n",
       " '01110010000001010110010010000100010001001100001000000110001101101111011001000110010100101110000010100100000101110000011100000110010101101110011001000110100101100011011001010111001100100000010000100010110000100000010000110010110000100000011000010110111001100100001000000100010000100000011000110110111101101110011101000110000101101001011011100010000001100001001000000111001101100101011100010111010101100101011011100110001101100101001000000110111101100110001000000111010001110101011101000110111101110010011010010110',\n",
       " '00010110110001110011001000000110111101101110001000000111010001101000011001010010000001010001011101010110000101110010011101000111010101110011001000000100100101001001001000000100001101000001010001000010000001110100011011110110111101101100011100110010111000001010010101000110100001101001011100110010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011100110010000001110011011101010110100101110100011000010110001001101100011001010010000001100110011011110111001000100000011100110110',\n",
       " '01010110110001100110001011010111001101110100011101010110010001111001001110110010000001101001011101000010000001110011011010000110111101110111011100110010000001110100011010000110010100100000011100110111010001110101011001000110010101101110011101000010000001101001011011100010000001100001001000000111001101110100011001010111000000101101011000100111100100101101011100110111010001100101011100000010000001101101011000010110111001101110011001010111001000100000011010000110111101110111000010100111010001101111001000000111',\n",
       " '01010111001101100101001000000111010001101000011001010010000001000011010000010100010000100000011100110110111101100110011101000111011101100001011100100110010100100000011100000111001001101111011101100110100101100100011001010110010000100000011101110110100101110100011010000010000001110100011010000110010100100000011000100110111101101111011010110010111000001010010000010111000001110000011001010110111001100100011010010111100000100000010001010010000001100111011010010111011001100101011100110010000001100100011001010111',\n",
       " '01000110000101101001011011000110010101100100001000000110100101101110011001100110111101110010011011010110000101110100011010010110111101101110001000000110000101100010011011110111010101110100001000000111010001101000011001010010000001100100011001010111011001101001011000110110010101110011001000000111010101110011011001010110010000100000011010010110111000100000011010010110110001101100011101010111001101110100011100100110000101110100011010010111011001100101001000000110010101111000011000010110110101110000011011000110',\n",
       " '01010111001100101110000010100101011101101000011000010111010000100000010000110110000101101110001000000100001001100101001000000100001101101111011101100110010101110010011001010110010000100000011010010110111000100000011000010010000001000011011011110111010101110010011100110110010100001010010000010110110001101100001000000111010001101000011001010010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011011100010000001110100011010000110010100100000011000100110111101101111011010110010',\n",
       " '00000110001101100001011011100010000001100010011001010010000001100011011011110111011001100101011100100110010101100100001000000110100101101110001000000011001000100000011011110110111001100101001011010111000101110101011000010111001001110100011001010111001000100000011000110110111101110101011100100111001101100101011100110010111000100000010000010010000001100111011011110110111101100100001000000110001101101111011101100110010101110010011000010110011101100101000010100110111101100110001000000111010001101000011001010010',\n",
       " '00000110110101101111011100110111010000100000011010010110110101110000011011110111001001110100011000010110111001110100001000000110110101100001011101000110010101110010011010010110000101101100001000000110001101100001011011100010000001100010011001010010000001100001011000110110100001101001011001010111011001100101011001000010000001101001011011100010000001100001001000000111001101101001011011100110011101101100011001010010000001101111011011100110010100101101011100110110010101101101011001010111001101110100011001010111',\n",
       " '00100010110000100000011011110111001000100000011001010111011001100101011011100010000001100001001000000110111101101110011001010010110100001010011100010111010101100001011100100111010001100101011100100010110000100000011000110110111101110101011100100111001101100101001011100010000001010100011010000110100101110011001000000110100101110011001000000111000001101111011100110111001101101001011000100110110001100101001000000110111101101110011011000111100100100000011010010110011000100000011101000110100001100101001000000110',\n",
       " '10010110111001110011011101000111001001110101011000110111010001101111011100100010000001100100011011110110010101110011001000000110111001101111011101000010000001110011011100000110010101101110011001000010000001110100011011110110111100100000011011010111010101100011011010000010000001110100011010010110110101100101001000000111010001100101011000010110001101101000011010010110111001100111000010100111010001101000011001010010000001101001011011100111010001110010011010010110001101100001011000110110100101100101011100110010',\n",
       " '00000110111101100110001000000101011001001000010001000100110000100000011000010110111001100100001000000100001101000001010001000010000001110100011011110110111101101100011100110010111000100000010101000110111100100000011011010110000101101011011001010010000001110100011010000110100101110011001000000110000101110000011100000111001001101111011000010110001101101000001000000111000001101111011100110111001101101001011000100110110001100101001011000010000001110111011001010010000001101111011100100110011101100001011011100110',\n",
       " '10010111101001100101011001000000101001110100011010000110010100100000010101100100100001000100010011000010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011011100010000001100001001000000110110101101111011001000111010101101100011000010111001000100000011100110111010001111001011011000110010100100000011101000110100001100001011101000010000001101001011100110010000001100011011011110110111001100100011101010110001101101001011101100110010100100000011101000110111100100000011100110110',\n",
       " '01010110110001100110001011010111001101110100011101010110010001111001001011100010000001001111011101010111001000100000011001010111100001110000011001010111001001101001011001010110111001100011011001010010000001101001011011100000101001110100011001010110000101100011011010000110100101101110011001110010000001100100011010010110011001100110011001010111001001100101011011100111010000100000011000110110110001100001011100110111001101100101011100110010000001101111011001100010000001110011011101000111010101100100011001010110',\n",
       " '11100111010001110011001000000110000101110100001000000111010001101000011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010001101111011100100110111101101110011101000110111100100000011100110110100001101111011101110111001100100000011101000110100001100001011101000010000001110100011010000110010100100000011010010110111001110011011101000111001001110101011000110111010001101111011100100000101001101101011000010111100100100000011100110111',\n",
       " '00000110010101101110011001000010000001101111011011100110110001111001001000000011001100100000011101000110111100100000001101000010000001101100011001010110001101110100011101010111001001100101001000000110100001101111011101010111001001110011001000000110111101101110001000000101011001001000010001000100110000101100001000000110001101101111011011100110001101100101011011100111010001110010011000010111010001101001011011100110011100100000011011010110111101110011011101000110110001111001001000000110111101101110001000000111',\n",
       " '01000110100001100101001000000111001101110000011001010110001101101001111110110000000101100011011000010111010001101001011011110110111000001010011011110110011000100000011100110110010101110001011101010110010101101110011101000110100101100001011011000010000001100011011010010111001001100011011101010110100101110100011100110010111000100000010101000110100001100101001000000101011001001000010001000100110000100000011001010111100001100001011011010111000001101100011001010111001100100000011001110110100101110110011001010110',\n",
       " '11100010000001101001011011100010000001110100011010000110010100100000011000100110111101101111011010110010000001100001011100100110010100100000011011000110000101110010011001110110010101101100011110010010000001110011011001010110110001100110001011010110010101111000011100000110110001100001011011100110000101110100011011110111001001111001001011000000101001010000011100100110010101100110011000010110001101100101000010100111100001101001000010100110000101101110011001000010000001110011011101000111010101100100011001010110',\n",
       " '11100111010001110011001000000110001101100001011011100010000001110101011011100110010001100101011100100111001101110100011000010110111001100100001000000111010001101000011001010110110100100000011001010110000101110011011010010110110001111001001011100010000001001101011011110111001001100101011011110111011001100101011100100010110000100000011101000110100001100101001000000110100101101110011100110111010001110010011101010110001101110100011011110111001000100000011011100110010101100101011001000010000001101110011011110111',\n",
       " '01000010000001110100011001010110000101100011011010000010000001101000011011110111011100100000011101000110111100001010011101010111001101100101001000000111010001101000011001010010000001000011010000010100010000100000011101000110111101101111011011000111001100101100001000000110001001100101011000110110000101110101011100110110010100100000011101000110100001100101001000000101000101110101011000010111001001110100011101010111001100100000010010010100100100100000011101000111010101110100011011110111001001101001011000010110',\n",
       " '11000111001100100000011010010110111000100000010000010111000001110000011001010110111001100100011010010110001101100101011100110010000001000010001011000010000001000011001011000010000001100001011011100110010000100000010001000010000001100001011100100110010100100000011100110111010101101001011101000110000101100010011011000110010100001010011001100110111101110010001000000111001101100101011011000110011000101101011100110111010001110101011001000111100100101110000010100101010001101000011001010010000001100010011011110110',\n",
       " '11110110101100100000011010010111001100100000011000010110110001110011011011110010000001110011011101010110100101110100011000010110001001101100011001010010000001100110011011110111001000100000011000010010000001100011011011110111010101110010011100110110010100100000011010010110111000100000011011000110111101100111011010010110001100100000011001000110010101110011011010010110011101101110001000000111010001101000011000010111010000100000011001000110111101100101011100110010000001101110011011110111010000100000011010010110',\n",
       " '11100110001101101100011101010110010001100101001000000110010101111000011100000110111101110011011101010111001001100101001000000111010001101111000010100101011001001000010001000100110000101110001000000100100001101111011101110110010101110110011001010111001000101100001000000111001101101111011011010110010100100000011010110110111001101111011101110110110001100101011001000110011101100101001000000110111101100110001000000101011001001000010001000100110000101100001000000110010101110110011001010110111000100000011000010111',\n",
       " '01000010000001100001001000000111001001110101011001000110100101101101011001010110111001110100011000010111001001111001001000000110110001100101011101100110010101101100001011000010000001101001011100110010000001100010011001010110111001100101111110110000000101100011011010010110000101101100001000000111010001101111000010100111010001101000011001010010000001110011011101000111010101100100011001010110111001110100011100110010110000100000011000010110111001100100001000000110100101110100001000000110100101110011001000000110',\n",
       " '00010010000001100111011100100110010101100001011101000010000001110000011100100110010101110000011000010111001001100001011101000110100101101111011011100010000001100110011011110111001000100000011000010010000001101010011011110110001000100000011000010111001100100000011000010010000001100100011001010111001101101001011001110110111000100000011001010110111001100111011010010110111001100101011001010111001000101110000010100100111101101110011001010010110101010011011001010110110101100101011100110111010001100101011100100010',\n",
       " '00000100001101101111011101010111001001110011011001010000101001001101011011110111001101110100001000000110111101100110001000000111010001101000011001010010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011011100010000001000011011010000110000101110000011101000110010101110010001000000011000100100000011010010111001100100000011000010010000001100111011001010110111001100101011100100110000101101100001000000110100101101110011101000111001001101111011001000111010101100011011101000110',\n",
       " '10010110111101101110001000000111010001101000011000010111010000100000011100110110010101110010011101100110010101110011001000000110000101110011001000000110000100100000011011010110111101110100011010010111011001100001011101000110100101101111011011100000101001100110011011110111001000100000011101110110100001111001001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001101001011011010111000001101111011100100111',\n",
       " '01000110000101101110011101000010000001100001011011100110010000100000011010010110111001110100011001010111001001100101011100110111010001101001011011100110011100111011001000000111001101110100011101010110010001100101011011100111010001110011001000000110001101100001011011100010000001110010011001010110000101100100001000000110000101101110011001000010000001110101011011100110010001100101011100100111001101110100011000010110111001100100001000000111010001101000011010010111001100001010011011010110000101110100011001010111',\n",
       " '00100110100101100001011011000010000001100101011000010111001101101001011011000111100100101110000010100101010001101000011001010010000001100110011011110110110001101100011011110111011101101001011011100110011100100000011011010110000101110100011001010111001001101001011000010110110000100000011100110110100001101111011101010110110001100100001000000110001001100101001000000110001101101111011101100110010101110010011001010110010000100000011010010110111000100000011011000110010101100011011101000111010101110010011001010111',\n",
       " '00110011101000001010100000001000100000101001000011011010000110000101110000011101000110010101110010001000000011000110000000010100011100110110010101100011011101000110100101101111011011100010000000110001001011100011011000101110000010101000000010001000001010010000110110100001100001011100000111010001100101011100100010000000110010100000000101000110000101101100011011000010000001110011011001010110001101110100011010010110111101101110011100110010111000001010100000001000100000101001000011011010000110000101110000011101',\n",
       " '00011001010111001000100000001100111000000001010001110011011001010110001101110100011010010110111101101110011100110010000000110011001011100011000100100000011101000110111100100000001100110010111000110111001011100010000001000001011011000111001101101111001011000010000001101001011101000010000001101001011100110010000001110101011100110110010101100110011101010110110000100000011101000110111100100000011000110110111101110110011001010111001000100000011100110110010101100011011101000110100101101111011011100111001100100000',\n",
       " '00110011001011100011100000100000011000010110111001100100001000000011001100101110001110010010000001101001011001100010000001110100011010000110010100001010011100110111010001110101011001000110010101101110011101000111001100100000011010000110000101110110011001010010000001110011011011110110110101100101001000000110001001100001011100110110100101100011001000000110101101101110011011110111011101101100011001010110010001100111011001010010000001101111011001100010000001100101011011000110010101100011011101000111001001101001',\n",
       " '01100011011000010110110000100000011000110110100101110010011000110111010101101001011101000111001100101110000010101000000010001000001010010000110110100001100001011100000111010001100101011100100010000000110100100000000101000111001101100101011000110111010001101001011011110110111001110011001000000011010000101110001100010010000001110100011011110010000000110100001011100011011100100000011000010110111001100100001000000111001101100101011000110111010001101001011011110110111000100000001101000010111000110001001100100010',\n",
       " '11100000101010000000100010000010100100001101101000011000010111000001110100011001010111001000100000001101011000000001010001110011011001010110001101110100011010010110111101101110011100110010000000110101001011100011000100100000011101000110111100100000001101010010111000110101001011100000101010000000100010000010100100001101101000011000010111000001110100011001010111001000100000001101101000000001010001100001011011000110110000100000011100110110010101100011011101000110100101101111011011100111001100101110000010101000',\n",
       " '00001000100000101001000011011010000110000101110000011101000110010101110010001000000011011110000000010100011000010110110001101100001000000111001101100101011000110111010001101001011011110110111001110011001011100000101010000000100010000010100100001101101000011000010111000001110100011001010111001000100000001110001000000001010001110011011001010110001101110100011010010110111101101110011100110010000000111000001011100011000100100000011101000110111100100000001110000010111000111001001011100000101001001001011001100010',\n",
       " '00000111010001101001011011010110010100100000011100000110010101110010011011010110100101110100011100110010110000100000011010010111010000100000011101110110111101110101011011000110010000100000011000010110110001110011011011110010000001100010011001010010000001110110011001010111001001111001001000000111010101110011011001010110011001110101011011000010000001110100011011110010000001100011011011110111011001100101011100100010000001110011011001010110001101110100011010010110111101101110011100110010000000111001001011100011',\n",
       " '00010010000001110100011011110010000000111001001011100011001100100000011000010110111001100100001000000111001101100101011000110111010001101001011011110110111000100000001110010010111000110110001000000110100101101110000010100100001101101000011000010111000001110100011001010111001000100000001110010010110000100000011000010111001100100000011101110110010101101100011011000010000001100001011100110010000001101111011011100110010100100000011011110111001000100000011101000111011101101111001000000110010101111000011000010110',\n",
       " '11010111000001101100011001010111001100100000011010010110111000100000010000110110100001100001011100000111010001100101011100100010000000110001001100000010111000001010010011110110111001100101001011010101000101110101011000010111001001110100011001010111001000100000010000110110111101110101011100100111001101100101000010100100100101101110001000000110000100100000011011110110111001100101001011010111000101110101011000010111001001110100011001010111001000100000011000110110111101110101011100100111001101100101001000000111',\n",
       " '01000110100001100101001000000110011001101111011011000110110001101111011101110110100101101110011001110010000001101101011000010111010001100101011100100110100101100001011011000010000001100011011000010110111000100000011000100110010100100000011000110110111101110110011001010111001001100101011001000011101000001010100000001000100000101001000011011010000110000101110000011101000110010101110010001000000011000110000000010100011100110110010101100011011101000110100101101111011011100010000000110001001011100011011000101110',\n",
       " '00001010100000001000100000101001000011011010000110000101110000011101000110010101110010001000000011001010000000010100011000010110110001101100001000000111001101100101011000110111010001101001011011110110111001110011001011100000101010000000100010000010100100001101101000011000010111000001110100011001010111001000100000001100111000000001010001110011011001010110001101110100011010010110111101101110011100110010000000110011001011100011000100100000011101000110111100100000001100110010111000110011001011100000101010000000',\n",
       " '10001000001010010000110110100001100001011100000111010001100101011100100010000000110100100000000101000111001101100101011000110111010001101001011011110110111001110011001000000011010000101110001100010010000001110100011011110010000000110100001011100011010100100000011000010110111001100100001000000111001101100101011000110111010001101001011011110110111000100000001101000010111000110001001100100010111000001010100000001000100000101001000011011010000110000101110000011101000110010101110010001000000011010110000000010100',\n",
       " '01110011011001010110001101110100011010010110111101101110011100110010000000110101001011100011000100100000011101000110111100100000001101010010111000110011001000000110000101101110011001000010000001110011011001010110001101110100011010010110111101101110001000000011010100101110001101010010111000001010100000001000100000101001000011011010000110000101110000011101000110010101110010001000000011011010000000010100011000010110110001101100001000000111001101100101011000110111010001101001011011110110111001110011001011100000',\n",
       " '10101000000010001000001010010000110110100001100001011100000111010001100101011100100010000000110111100000000101000111001101100101011000110111010001101001011011110110111001110011001000000011011100101110001100010010000001110100011011110010000000110111001011100011000100110000001000000110000101101110011001000010000001110011011001010110001101110100011010010110111101101110001000000011011100101110001100010011001100101110000010101000000010001000001010010000110110100001100001011100000111010001100101011100100010000000',\n",
       " '11100010000000010100011100110110010101100011011101000110100101101111011011100111001100100000001110000010111000110001001000000111010001101111001000000011100000101110001101010010111000001010010000010010000001001101011011110111001001100101001000000101010001110010011000010110010001101001011101000110100101101111011011100110000101101100001000000100000101110000011100000111001001101111011000010110001101101000000010100101010001101000011001010010000001101101011000010111010001100101011100100110100101100001011011000010',\n",
       " '00000110100101101110001000000100001101101000011000010111000001110100011001010111001001110011001000000011001000100000011000010110111001100100001000000011010000100000011010010110111001110100011100100110111101100100011101010110001101100101011100110010000001000010011011110110111101101100011001010110000101101110001000000110000101101100011001110110010101100010011100100110000100101100001000000110001101101111011011010110001001101001011011100110000101110100011010010110111101101110011000010110110000100000011011000110',\n",
       " '11110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110010110000001010011000010110111001100100001000000110001001100001011100110110100101100011001000000110110101101001011011100110100101101101011010010111101001100001011101000110100101101111011011100010000001110100011001010110001101101000011011100110100101110001011101010110010101110011001011100010000001000011011010000110000101110000011101000110010101110010001000000011001000100000011100000111001001101111011101100110',\n",
       " '10010110010001100101011100110010000001101001011011100110100101110100011010010110000101101100001000000110010101111000011100000110111101110011011101010111001001100101001000000111010001101111001000000111010001101000011001010111001101100101001000000111010001101111011100000110100101100011011100110010000001110101011100110110100101101110011001110000101001111000011010010110100100001010010100000111001001100101011001100110000101100011011001010000101001101111011011100110110001111001010000010100111001000100001011000100',\n",
       " '11110101001000101100010011100100111101010100001011000100111001000001010011100100010000101100011000010110111001100100010011100100111101010010011001110110000101110100011001010111001100101110001000000101010001101000011001010110111001000011011010000110000101110000011101000110010101110010001100110110010001101001011100110110001101110101011100110111001101100101011100110111010001101000011001010110100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110000010100111',\n",
       " '01000110010101100011011010000110111001101111011011000110111101100111011110010010000001100100011001010111010001100001011010010110110001110011001011000010000001100010011001010110011001101111011100100110010100100000011100000111001001101111011000110110010101100101011001000110100101101110011001110010000001110111011010010111010001101000001000000111010001101000011001010010000001110011011110010110111001110100011010000110010101110011011010010111001100100000011101000110010101100011011010000110111001101001011100010111',\n",
       " '01010110010101110011001000000110000101101110011001000010000001101111011101000110100001100101011100100010000001110100011110010111000001100101011100110010000001101111011001100010000001100111011000010111010001100101011100110000101001101001011011100010000001000011011010000110000101110000011101000110010101110010001000000011010000101110001000000101010001101000011001010010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011011100010000001000011011010000110000101110000011101000110',\n",
       " '01010111001000100000001101000010000001101001011100110010000001100001011100000111000001110010011001010110001101101001011000010111010001100101011001000010000001100010011001010111010001110100011001010111001000100000011010010110011000100000011100110111010001110101011001000110010101101110011101000111001100100000011101010110111001100100011001010111001001110011011101000110000101101110011001000010000001110100011010000110010100001010011101000110010101100011011010000110111001101111011011000110111101100111011010010110',\n",
       " '00110110000101101100001000000111001001100101011000010111001101101111011011100111001100100000011001100110111101110010001000000111010001101000011001010010000001100101011110000110100101110011011101000110010101101110011000110110010100100000011011110110011000100000010011100100000101001110010001000010110000100000010011100100111101010010001011000010000001100001011011100110010000100000010110000100111101010010001000000110011101100001011101000110010101110011001011000010000001100001011011100110010000100000011101000110',\n",
       " '10000110010100100000011101100110000101110010011010010110111101110101011100110000101001110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100100000011011000110111101100111011010010110001100100000011001000110010101110110011010010110001101100101011100110010111000001010010000010110111000100000011010010110111001110011011101000111001001110101011000110111010001101111011100100010000001110111011010000110111100100000011001100110000101110110011011110111001001110011001000000110',\n",
       " '00010010000001101101011011110111001001100101001000000111010001110010011000010110010001101001011101000110100101101111011011100110000101101100001000000110000101110000011100000111001001101111011000010110001101101000001000000110110101100001011110010010000001100011011011110111011001100101011100100010000001000011011010000110000101110000011101000110010101110010011100110010000000110010001000000110000101101110011001000010000000110100001000000110100101101110000010100111001101110101011000110110001101100101011100110111',\n",
       " '00110110100101101111011011100010111000100000010101000110111100100000011101010110111001100100011001010111001001110011011101000110000101101110011001000010000001110100011010000110010100100000011101010111001101100101001000000110111101100110001000000100111001000001010011100100010000101100001000000100111001001111010100100010110000100000011000010110111001100100001000000101100001001111010100100010000001100111011000010111010001100101011100110010110000100000011010010111010000100000011010010111001100100000011011100110',\n",
       " '01010110001101100101011100110111001101100001011100100111100100100000011011110110111001101100011110010000101001110100011010000110000101110100001000000111010001101000011001010010000001101001011011100111001101110100011100100111010101100011011101000110111101110010001000000111000001110010011011110111011001101001011001000110010100100000011000010010000001100110011101010110111001100011011101000110100101101111011011100110000101101100001000000110010001100101111110110000000101101110011010010111010001101001011011110110',\n",
       " '11100010000001101111011001100010000001110100011010000110010101110011011001010010000001100111011000010111010001100101011100110010111000001010010101100100100001000100010011000000101001010110010010000100010001001100011010010111001100100000011000010010000001100011011011110110110101110000011011000110010101111000001000000110110001100001011011100110011101110101011000010110011101100101001011000010000001110111011010000110100101100011011010000010000001110011011011110110110101100101001000000110100101101110011100110111',\n",
       " '01000111001001110101011000110111010001101111011100100111001100100000011001100110010101100101011011000010000001101001011100110010000001110100011011110110111100100000011010000110000101110010011001000010000001100110011011110111001000100000011000100110010101100111011010010110111001101110011010010110111001100111001000000111001101110100011101010110010001100101011011100111010001110011000010100111010001101111001000000110011101110010011000010111001101110000001011100010000001010111011001010010000001100110011101010110',\n",
       " '11000110110001111001001000000110000101110000011100000111001001100101011000110110100101100001011101000110010100100000011101000110100001101001011100110010000001101001011100110111001101110101011001010010000001100001011011100110010000100000011010000110000101110110011001010010000001100001011101000111010001100101011011010111000001110100011001010110010000100000011101000110111100100000011100110110111101101100011101100110010100100000011010010111010000101110001000000100100101110100001000000110100101110011001000000110',\n",
       " '11100110111101110100001000000110111001100101011000110110010101110011011100110110000101110010011110010010000001110100011011110000101001101001011011100111010001110010011011110110010001110101011000110110010100100000011101000110100001100101001000000110010101101110011101000110100101110010011001010101011001001000010001000100110001101100011000010110111001100111011101010110000101100111011001010010111000100000010010010110111000100000011101000110100001100101001000000110001001101111011011110110101100100000011101110110',\n",
       " '01010010000001110000011100100110010101110011011001010110111001110100001000000111010001101000011001010010000001101001011011010111000001101111011100100111010001100001011011100111010001010110010010000100010001001100011000110110111101101110011100110111010001110010011101010110001101110100011100110000101001110100011010000110000101110100001000000110000101110010011001010010000001110101011100110110010101100110011101010110110000100000011001100110111101110010001000000111010001101000011001010010000001100100011001010111',\n",
       " '00110110100101100111011011100010000001100001011011100110010000100000011100110111100101101110011101000110100001100101011100110110100101110011001000000110111101100110001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001011100010000001001101011000010110111001111001001000000110111101110100011010000110010101110010001000000110110001100001011011100110011101110101011000010110011101100101001000000110001101101111011011100111001101110100011100100111',\n",
       " '01010110001101110100011100110010110000001010011100110111010101100011011010000010000001100001011100110010000001110100011010000110111101110011011001010010000001110100011010000110000101110100001000000110100001100001011101100110010100100000011011010110010101100001011011100110100101101110011001110010000001101111011011100110110001111001001000000111011101101000011001010110111000100000011101010111001101101001011011100110011100100000011101000110100001100101001000000110110001100001011011100110011101110101011000010110',\n",
       " '01110110010100100000011001100110111101110010001000000111001101101001011011010111010101101100011000010111010001101001011011110110111000100000011100000111010101110010011100000110111101110011011001010111001100101100000010100110000101110010011001010010000001101111011011010110100101110100011101000110010101100100001011100010000001010100011010000110010100100000010101100100100001000100010011000010000001101101011000010111010001100101011100100110100101100001011011000010000001101001011100110010000001101001011011100111',\n",
       " '01000111001001101111011001000111010101100011011001010110010000100000011001110111001001100001011001000111010101100001011011000110110001111001001011000010000001110111011010010111010001101000001000000110110101101111011100100110010100100000011000010110010001110110011000010110111001100011011001010110010000100000011001100110010101100001011101000111010101110010011001010111001100001010011000100110010101101001011011100110011100100000011100000111001001100101011100110110010101101110011101000110010101100100001000000110',\n",
       " '11110110111001101100011110010010000001100001011101000010000001110000011011110110100101101110011101000111001100100000011101110110100001100101011100100110010100100000011101000110100001100101011010010111001000100000011101010111001101100101001000000110001101100001011011100010000001100010011001010010000001100100011001010110110101101111011011100111001101110100011100100110000101110100011001010110010000100000011010010110111000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010',\n",
       " '00000110111101100110001000000111001001100101011011000110010101110110011000010110111001110100000010100110001101101001011100100110001101110101011010010111010001110011001011100000101001010100011010000110010100100000011000100110111101101111011010110010000001101001011011100110001101101100011101010110010001100101011100110010000001101101011011110111001001100101001000000111010001101000011000010110111000100000001100010011010100110000001000000110010101111000011000010110110101110000011011000110010101110011001000000110',\n",
       " '11110110011000100000010101100100100001000100010011000010000001100011011011110110010001100101001011100010000001010100011010000110010101110011011001010010000001100101011110000110000101101101011100000110110001100101011100110010000001101001011011000110110001110101011100110111010001110010011000010111010001100101000010100110100001101111011101110010000001010110010010000100010001001100001000000110100101110011001000000111010101110011011001010110010000100000011101000110111100100000011001000110010101110011011000110111',\n",
       " '00100110100101100010011001010010000001100001001000000111011101101001011001000110010100100000011100100110000101101110011001110110010100100000011011110110011000100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100101100001000000110011001110010011011110110110100100000011101000110100001101111011100110110010100100000011101000110100001100001011101000010000001100011011011110110111001110100011000010110100101101110001000000110111101101110011011000111',\n",
       " '10010000101001100001001000000110011001100101011101110010000001100111011000010111010001100101011100110010000001110100011011110010000001110100011010000110111101110011011001010010000001110100011010000110000101110100001000000111001001100101011100000111001001100101011100110110010101101110011101000010000001100100011010010110011101101001011101000110000101101100001000000111001101111001011100110111010001100101011011010111001100100000011100110111010101100011011010000010000001100001011100110010000001100001001000000111',\n",
       " '00110110100101101101011100000110110001100101001000000111000001110010011011110110001101100101011100110111001101101111011100100010111000001010010100110110111101101100011101100110010101100100001000000101000001110010011011110110001001101100011001010110110101110011000010100101010001101000011001010010000001100011011010000110000101110000011101000110010101110010011100110010000001101001011011100110001101101100011101010110010001100101001000000110010101111000011000010110110101110000011011000110010101110011001000000110',\n",
       " '11110110011000100000011100110110111101101100011101100110010101100100001000000111000001110010011011110110001001101100011001010110110101110011001011100010000001010100011010000110010101111001001000000111001101101000011011110111011100100000011010000110111101110111001000000111010001111001011100000110100101100011011000010110110000100000011010000110111101101101011001010111011101101111011100100110101100001010011100000111001001101111011000100110110001100101011011010111001100100000011011010110000101111001001000000110',\n",
       " '00100110010100100000011100110110111101101100011101100110010101100100001011100000101001001000011011110110110101100101011101110110111101110010011010110010000001010000011100100110111101100010011011000110010101101101011100110000101001001101011011110111001001100101001000000111010001101000011000010110111000100000001101000011000000110000001000000110100001101111011011010110010101110111011011110111001001101011001000000111000001110010011011110110001001101100011001010110110101110011001000000110000101110010011001010010',\n",
       " '00000111000001110010011011110111011001101001011001000110010101100100001000000110100101101110001000000111010001101000011001010010000001100010011011110110111101101011001011100010000001000001011011100111001101110111011001010111001001110011001000000111010001101111001000000111001101100101011011000110010101100011011101000110010101100100001000000111000001110010011011110110001001101100011001010110110101110011000010100110000101110010011001010010000001100111011010010111011001100101011011100010000001100001011101000010',\n",
       " '00000111010001101000011001010010000001100010011000010110001101101011001000000110111101100110001000000111010001101000011001010010000001100010011011110110111101101011001011100010000001010011011011110110110001110101011101000110100101101111011011100111001100100000011101000110111100100000011000010110110001101100001000000111000001110010011011110110001001101100011001010110110101110011001000000110000101110010011001010010000001100001011101100110000101101001011011000110000101100010011011000110010100100000011101000110',\n",
       " '11110010000001101001011011100111001101110100011100100111010101100011011101000110111101110010011100110010000001101001011011100000101001110100011010000110010100100000010100110110111101101100011101010111010001101001011011110110111001110011001000000100110101100001011011100111010101100001011011000010000001110100011010000110000101110100001000000110000101100011011000110110111101101101011100000110000101101110011010010110010101110011001000000111010001101000011001010010000001100010011011110110111101101011001011100000',\n",
       " '10100100110001100001011000100110111101110010011000010111010001101111011100100111100100001010010101000110100001100101001000000110001001101111011011110110101100100000011000110110000101101110001000000110001001100101001000000111010101110011011001010110010000100000011001100110111101110010001000000110000100100000011000110110111101110101011100100111001101100101001000000111010001101000011000010111010000100000011001000110111101100101011100110010000001101110011011110111010000100000011010010110111001100011011011000111',\n",
       " '01010110010001100101001000000110110001100001011000100110111101110010011000010111010001101111011100100111100100100000011001010111100001100101011100100110001101101001011100110110010101110011001011000010000001101001011011100010000001110111011010000110100101100011011010000010000001100011011000010111001101100101000010100111001101110100011101010110010001100101011011100111010001110011001000000110001101100001011011100010000001100111011001010111010000100000011101010111001101100101011001100111010101101100001000000111',\n",
       " '00000111001001100001011000110111010001101001011000110110000101101100001000000110010101111000011100000110010101110010011010010110010101101110011000110110010100100000011000100111100100100000011100110110100101101101011101010110110001100001011101000110100101101110011001110010000001110100011010000110010100100000011011110111000001100101011100100110000101110100011010010110111101101110001000000110111101100110001000000111010001101000011001010110100101110010001000000110010001100101011100110110100101100111011011100110',\n",
       " '01010110010000001010011000110110100101110010011000110111010101101001011101000111001100100000011000100111100100100000011101010111001101101001011011100110011100100000011101000110100001100101001000000100001101000001010001000010000001110100011011110110111101101100011100110010000001110000011100100110111101110110011010010110010001100101011001000010000001110111011010010111010001101000001000000111010001101000011001010010000001100010011011110110111101101011001011100010000001001001011001100010000001110100011010000110',\n",
       " '01010111001001100101001000000110100101110011001000000110000101101110001000000110000101100011011000110110111101101101011100000110000101101110011110010110100101101110011001110010000001101100011000010110001001101111011100100110000100101101000010100111010001101111011100100111100100101100001000000111010001101000011001010110111000100000011000010010000001101110011101010110110101100010011001010111001000100000011011110110011000100000011001000110010101110011011010010110011101101110001000000110010101111000011000010110',\n",
       " '11010111000001101100011001010111001100100000011010010110111000100000011101000110100001100101001000000110001001101111011011110110101100100000011000010111001001100101001000000111001101110101011010010111010001100001011000100110110001100101001000000110011001101111011100100010000001101100011000010110001001101111011100100110000101110100011011110111001001111001001000000110010101111000011100000110010101110010011010010110110101100101011011100111010001110011001011100000101001010000011100100110010101100110011000010110',\n",
       " '00110110010100001010011110000110100101101001011010010000101001001001011011100111001101110100011100100111010101100011011101000110111101110010011100110010000001100011011000010110111000100000011000010110001101100011011001010111001101110011001000000111010001101000011001010010000001010011011011110110110001110101011101000110100101101111011011100111001100100000010011010110000101101110011101010110000101101100001000000110000101101110011001000010000001110100011010000110010100100000010100000110111101110111011001010111',\n",
       " '00100101000001101111011010010110111001110100001000000111001101101100011010010110010001100101011100110010000000101000011000110110111101101110011101000110000101101001011011100110100101101110011001110010000001100001011011000110110000001010111110110000000101100111011101010111001001100101011100110010000001101001011011100010000001110100011010000110010100100000011000100110111101101111011010110010100100100000011000010111010000111010000010100111011101110111011101110010111001101101011010000110100001100101001011100110',\n",
       " '00110110111101101101001011110110001001110010011011110111011101101110011101100111001001100001011011100110010101110011011010010110001100001010010000010110001101101011011011100110111101110111011011000110010101100100011001110110110101100101011011100111010001110011000010100101011101100101001000000111011101101001011100110110100000100000011101000110111100100000011001010111100001110000011100100110010101110011011100110010000001101111011101010111001000100000011101000110100001100001011011100110101101110011001000000111',\n",
       " '01000110111100100000011101000110100001100101001000000111000001100101011011110111000001101100011001010010000001110111011010000110111100100000011010000110000101110110011001010010000001101000011001010110110001110000011001010110010000100000011001000111010101110010011010010110111001100111001000000111010001101000011001010010000001110000011100100110010101110000011000010111001001100001011101000110100101101111011011100010000001101111011001100010000001110100011010000110010100001010011000100110111101101111011010110010',\n",
       " '11100010000001001011011001010110110001101100011110010010000001000011011010000110000101101110001000000110100001100101011011000111000001100101011001000010000001110111011010010111010001101000001000000111010001101000011001010010000001110100011001010110001101101000011011100110100101100011011000010110110000100000011100000111001001100101011100000110000101110010011000010111010001101001011011110110111000100000011011110110011000100000011101000110100001100101001000000110110101100001011011100111010101110011011000110111',\n",
       " '00100110100101110000011101000010111000100000010001000110000101101110001000000101011001110010011000010110111001100101011100110110100101100011000010100111000001110010011011110110010001110101011000110110010101100100001000000110000100100000011100110111010101100010011100110111010001100001011011100111010001101001011000010110110000100000011000010110110101101111011101010110111001110100001000000110111101100110001000000110000101110010011101000111011101101111011100100110101100101110001000000100100001100101001000000110',\n",
       " '00010110111001100100001000000100010001100101011100110110100001100001011011100110000101101110011001000010000001010011011010010110111001100111011010000010000001100001011011000111001101101111001000000110100001100101011011000111000001100101011001000010000001110111011010010111010001101000001000000111010001101000011001010000101001110000011100100110010101110000011000010111001001100001011101000110100101101111011011100010000001101111011001100010000001110100011010000110010100100000011100110110111101101100011101010111',\n",
       " '01000110100101101111011011100111001100100000011011010110000101101110011101010110000101101100001011100010000001010100011011110110110100100000010000110111101001100001011010100110101101101111011101110111001101101011011010010010000001101000011001010110110001110000011001010110010000100000011010010110111000100000011000110110100001100101011000110110101101101001011011100110011100100000011101000110100001100101001000000110000101101110011100110111011101100101011100100111001100100000011101000110111100001010011100110110',\n",
       " '11110110110101100101001000000111000001110010011011110110001001101100011001010110110101110011001011100010000001001010011011110110111001100001011101000110100001100001011011100010000001010010011011110111001101100101001000000111000001110010011011110111011001101001011001000110010101100100001000000110100001100101011011000111000001100110011101010110110000100000011100110111010101100111011001110110010101110011011101000110100101101111011011100111001100100000011001100110111101110010001000000110100101101101011100000111',\n",
       " '00100110111101110110011010010110111001100111001000000111010001101000011001010010000001110100011100100110010101100001011101000110110101100101011011100111010000100000011011110110011000001010011101000110100101101101011010010110111001100111001000000110100101110011011100110111010101100101011100110010111000100000010101000110100001100101001000000111001001100101011101100110100101100101011101110110010101110010011100110010110000100000010101110110100101101100011011000110100101100001011011010010000001000010011000010111',\n",
       " '00100110111001100101011100110010110000100000010011100110010101110111001000000100101001100101011100100111001101100101011110010010000001001001011011100111001101110100011010010111010001110101011101000110010100100000011011110110011000100000010101000110010101100011011010000110111001101111011011000110111101100111011110010011101100100000010101000110100001101111011011010110000101110011000010100100001001110010011000010110010001101001011000110110100101100011011010000010110000100000010011100110111101110010011101000110',\n",
       " '10000010000001000011011000010111001001101111011011000110100101101110011000010010000001010011011101000110000101110100011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001110110010000001001010011000010110110101100101011100110010000001000011011011000110000101110010011010110010110000100000010011010110001101000111011010010110110001101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100111011001000000101001101110100011001010111',\n",
       " '00000110100001100101011011100010000001000100011001010010110100001010010101110110010101100101011100100111010001101000001011000010000001000111011001010110111101110010011001110110100101100001001000000100100101101110011100110111010001101001011101000111010101110100011001010010000001101111011001100010000001010100011001010110001101101000011011100110111101101100011011110110011101111001001110110010000001000011011011000110000101111001001000000100011101101100011011110111001101110100011001010111001000101100001000000100',\n",
       " '10100111001000101110001011000010000001001110011011110111001001110100011010000010000001000011011000010111001001101111011011000110100101101110011000010010000001010011011101000110000101110100011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001000010100010100001010010011000010110110001100101011010010110011101101000001010010011101100100000010000110110000101110010011011000010000001001000011000010110110101100001011000110110100001100101011100100010110000100000010100010111',\n",
       " '01010110010101100101011011101000000001100101110011001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100111011001000000101011001101001011011100110001101100101011011100111010000100000010010000110010101110101011100100110100101101110011001110010110000100000010101010110111001101001011101100110010101110010011100110110100101110100011110010010000001101111011001100010000001000011011011110110110001101111011100100110000101100100011011110011101100001010010110010111010100100000010010',\n",
       " '00011001010110111000100000010010000111010100101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010101110110100101110011011000110110111101101110011100110110100101101110001110110010000001010111011001010110100100101101010011010110100101101110011001110010000001001100011010010110111000101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010101000110010101111000011000',\n",
       " '01011100110010000000101000010000010111010101110011011101000110100101101110001010010011101100100000010101110110000101111001011011100110010100001010010011000110111101110101011000110110101101110011001011000010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101011101100001011101000110010101110010011011000110111101101111001110110010000001001110011000010110011101101001001000000100110101100101011010110110100001101001011001010110110000101100001000',\n",
       " '00010100100111100101100101011100100111001101101111011011100010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001110110010000001001101011000010111001001101001011101000111101001100001001000000100110101110101011001110111010101101001011100100110000100101100000010100100101101100001011011100111001101100001011100110010000001010011011101000110000101110100011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001110110010000001000011011010',\n",
       " '00011100100110100101110011001000000100110101111001011001010111001001110011001011000010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010101110100011000010110100000111011001000000100111001101001011000110110111101101100011000010010000001001110011010010110001101101111011011000110100101100011011010010010110000100000010011010110001101001101011000010111001101110100011001010111001000100000010101010110111001101001001011010000101001110110011001',\n",
       " '01011100100111001101101001011101000111100100111011001000000101011001101111011010100110100101101110001000000100111101101011011011000110111101100010011001000111101001101001011010100110000100101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010000110110000101101100011010010110011001101111011100100110111001101001011000010010000000101000010001000110000101110110011010010111001100101001001110110010000001001010011000010110110101100101011100',\n",
       " '11001000000101000001100001011011000110110101100101011100100010110000100000010100100110111101100011011010000110010101110011011101000110010101110010001000000100100101101110011100110111010001101001001011010000101001110100011101010111010001100101001000000110111101100110001000000101010001100101011000110110100001101110011011110110110001101111011001110111100100111011001000000101011101101001011101000110111101101100011001000010000001010000011001010110010001110010011110010110001101111010001011000010000001010101011011',\n",
       " '10011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010000010110110001100010011001010111001001110100011000010011101100100000010001110110000101101110011001000110100001101001001000000101000001110101011101100111011001100001011001000110000100101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000001010010100110110111101110101011101000110100001100101011100100110111000100000010000110110000101101100011010',\n",
       " '01011001100110111101110010011011100110100101100001001110110010000001010100011001010110111101100100011011110111001001101111001000000101001001101111011000100110110001100101011100110010110000100000010011010110100101101100011101110110000101110101011010110110010101100101001000000101001101100011011010000110111101101111011011000010000001101111011001100010000001000101011011100110011101101001011011100110010101100101011100100110100101101110011001110011101100100000010101000110000101110100011110010110000101101110011000',\n",
       " '01001000000101001001101111011110100110100101101110011001010111001000101100000010100100001001101111011100110111010001101111011011100010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001110110010000001010010011011110110001000100000010100100111010101110100011001010110111001100010011000010111001000101100001000000100001101100001011100100110111001100101011001110110100101100101001000000100110101100101011011000110110001101111011011100010000001010101011011100110100101110110011001',\n",
       " '01011100100111001101101001011101000111100100111011001000000100010101110010011010010110001100100000010100110110001101101000011101110110000101110010011101000111101000101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100001010011011110110011000100000010001100110110001101111011100100110100101100100011000010011101100100000010101110110010101101110001011010101010001110011011011110110111001100111001000000101001101101000011010010111010101100101001011000010000001001111011100',\n",
       " '10011001010110011101101111011011100010000001010011011101000110000101110100011001010010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001110110010000001000011011010000110000101110010011011000110010101110011001000000101001101101001011011000110100101101111001011000010000001001010011100100010111000101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000001010010011010110000101110010011110010110110001100001011011',\n",
       " '10011001000011101100100000010100110110001101101111011101000111010000100000010100110110110101101001011101000110100000101100001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010011010110100101110011011100110110111101110101011100100110100100100000001010000101001001101111011011000110110001100001001010010011101100100000010000010111001001110101011011100010000001010011011011110110110101100001011011100110100100101100001000000100100101101111011101',\n",
       " '11011000010010000001010011011101000110000101110100011001010010000001010101011011100110100101110110011001010111001000101101000010100111001101101001011101000111100100111011001000000100001001100101011100100110111001100001011100100110010000100000010100110111011001101001011010000110010101101100001011000010000001010101011011100110100101110110011001010111001001110011011010010111010001111001001000000110111101100110001000000101010001100101011110000110000101110011001000000010100001000001011100100110110001101001011011',\n",
       " '10011001110111010001101111011011100010100100111011001000000101001101110100011001010111011001100101001000000101011101101001011011000111010001101111011011100010110000100000010101010110111001101001011101100110010101110010011100110110100101110100011110010010000001101111011001100010000001000010011100100110100101110100011010010111001101101000000010100100001101101111011011000111010101101101011000100110100101100001001110110010000001000011011010000110000101101111001000000101100101101111011101010010110000100000010011',\n",
       " '10011011110111001001110100011010000010000001000100011000010110101101101111011101000110000100100000010100110111010001100001011101000110010100100000010101010110111001101001011101100110010101110010011100110110100101110100011110010011101100100000011000010110111001100100001000000101101001100101011011000110101001101011011011110010000001011010011010010110110001101001011000110010110000100000010011010110001101000111011010010110110001101100001000000101010101101110011010010111011001100101011100100111001101101001011101',\n",
       " '00011110010000101001110000011100100110111101110110011010010110010001100101011001000010000001100011011011110110111001110011011101000111001001110101011000110111010001101001011101100110010100100000011000110111001001101001011101000110100101100011011010010111001101101101001000000110000101101110011001000010000001101101011000010110010001100101001000000110111001110101011011010110010101110010011011110111010101110011001000000111001101110101011001110110011101100101011100110111010001101001011011110110111001110011001000',\n",
       " '00011001100110111101110010001000000110100101101101011100000111001001101111011101100110010101101101011001010110111001110100011100110010111000001010010101110110010100100000011000010111001001100101001000000110011101110010011000010111010001100101011001100111010101101100001000000111010001101111001000000111010001101000011001010100000101101100011101000110010101110010011000010010000001000011011011110111001001110000011011110111001001100001011101000110100101101111011011100010000001100110011011110111001000100000011100',\n",
       " '00011100100110111101110110011010010110010001101001011011100110011100100000011101000110100001100101001000000101000101110101011000010111001001110100011101010111001100100000010010010100100100100000011100110111100101110011011101000110010101101101001011000010000001100101011100110111000001100101011000110110100101100001011011000110110001111001000010100111010001101111001000000100001101101000011100100110100101110011001000000100001001100001011011000110111101110101011001110110100000101100001000000100110101101001011100',\n",
       " '11011010000110000100100000010000100111010101110010011010010110001101101000001011000010000001100001011011100110010000100000010101010110010001101001001000000100110001100001011011100110010001100101011011100010111000100000010101000110100001100101001000000111001101110101011100000111000001101111011100100111010000100000011011110110011000100000010011010110001101000111011100100110000101110111001011010100100001101001011011000110110000100000011100000110010101101111011100000110110001100101000010100110100001100001011100',\n",
       " '11001000000110001001100101011001010110111000100000011001010111100001100101011011010111000001101100011000010111001001111001001011100010000001010111011001010010000001110100011100100111010101101100011110010010000001100001011100000111000001110010011001010110001101101001011000010111010001100101001000000111010001101000011001010010000001101000011001010110110001110000001000000110111101100110001000000101001001100001011001110110100001101111011101000110100001100001011011010110000101101110001000000101001101110010011010',\n",
       " '01011011100110100101110110011000010111001101100001011011100010110000100000010001000110000101110010011011000110010101101110011001010000101001010011011000110110100001110101011001010110110001101100011001010111001000101100001000000100000101110000011100100110100101101100001000000101001101101111011101010111010001101000011101110110111101101111011001000010110000100000010000110111010101110010011101000010000001010010011001010111100101101110011011110110110001100100011100110010110000100000010011000110000101110101011100',\n",
       " '10011010010110010100100000010010100110000101101110011100110111001101100101011011100010110000100000010010110110000101110010011000010010000001001011011101010110010001110010011011110110111001101111011101110110100101100011011110100010110000100000010100110111010001100001011000110111100100001010010100000110000101110100011000110110100000101100001000000100110001101001011011100110010001100001001000000100000101110110011001010110111001100001011100100110100101110101011100110010110000100000010011000110111101110010011010',\n",
       " '01001000000100100001100001011011100110001101101111011000110110101100100000011000010110111001100100001000000100101101110010011010010111001100100000010101000110100101100010011000100110010101110100011101000111001100101110000010100101001101110100011001010111000001101000011001010110111000100000010000100111001001101111011101110110111000100000011000010110111001100100001000000101101001110110011011110110111001101011011011110010000001010110011100100110000101101110011001010111001101101001011000110000101001111000011010',\n",
       " '01011101100000101001000011011011110110111001110100011001010110111001110100011100110000101001000011001000000110100000100000011000010010000001110000001000000111010000100000011001010010000001110010000010100011000100001010010001000110010101110011011010010110011101101110001000000100001101101111011011100110001101100101011100000111010001110011000010100011000100001010001100010010111000110001000010100100010001101001011001110110100101110100011000010110110000100000010010000110000101110010011001000111011101100001011100',\n",
       " '10011001010000101000110010000010100011000100101110001100010010111000110001000010100101001101110100011000010110111001100100011000010111001001100100001000000100001101101000011010010111000001110011000010100011010000001010001100010010111000110001001011100011001000001010010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100110001101111011001110110100101100011001000000100010001100101011101100110100101100011011001010111001100001010001101000000101000110001001011',\n",
       " '10001100010010111000110011000010100100001101110101011100110111010001101111011011010010110101000100011001010111001101101001011001110110111001100101011001000010000001000011011010000110100101110000011100110000101000110101000010100011000100101110001100100000101001010100011010000110010100100000010001000110010101110011011010010110011101101110001000000101000001110010011011110110001101100101011100110111001100001010001101100000101000110001001011100011001100001010010001000110010101110011011010010110011101101110001000',\n",
       " '00011011110110011000100000010001000110100101100111011010010111010001100001011011000010000001001000011000010111001001100100011101110110000101110010011001010000101000111000000010100011000100101110001100110010111000110001000010100100001001100001011100110110100101100011001000000100010001100101011100110110100101100111011011100010000001001100011011110110111101110000000010100011100000001010001100010010111000110011001011100011001000001010010100110111010001110010011101010110001101110100011101010111001001100101001000',\n",
       " '00011011110110011000100000011000010010000001000011011011110110110101110000011101010111010001100101011100100000101000111001000010100011000100101110001100110010111000110011000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001100001001000000100010001101001011001110110100101110100011000010110110000100000010010000110000101110010011001000111011101100001011100100110010100100000010101010110111001101001011101000000101000110001001100100000101000110001001011100011010000001010010011',\n",
       " '00011011110110011101101001011000110010000001000011011010010111001001100011011101010110100101110100001000000100010001100101011100110110100101100111011011100010000001101001011011100010000001010100011010000110100101110011001000000100001001101111011011110110101100001010001100010011011000001010001100010010111000110101000010100101010001101000011001010110111101110010011110010010000001100001011011100110010000100000010100000111001001100001011000110111010001101001011000110110010100001010001100010011011000001010001100',\n",
       " '01001011100011011000001010010000100110100101101110011000010111001001111001001000000100111001110101011011010110001001100101011100100111001100001010001100010011011100001010001100010010111000110110001011100011000100001010010000110110111101101110011101100110010101110010011100110110100101101111011011100010000001100010011001010111010001110111011001010110010101101110001000000100010001100101011000110110100101101101011000010110110000100000011000010110111001100100000010100100001001101001011011100110000101110010011110',\n",
       " '01001000000101001101111001011100110111010001100101011011010111001100001010001100010011100000001010010100100110010101100110011001010111001001100101011011100110001101100101011100110000101000110010001100000000101001000011001000000110100000100000011000010010000001110000001000000111010000100000011001010010000001110010000010100011001000001010010010010110111001110100011100100110111101100100011101010110001101110100011010010110111101101110001000000111010001101111001000000100110001101111011001110110100101100011000010',\n",
       " '10010000110110100101110010011000110111010101101001011101000111001100001010001100100011000100001010001100100010111000110001000010100101011001100001011100100110100101100001011000100110110001100101011100110010000001100001011011100110010000100000010001100111010101101110011000110111010001101001011011110110111001110011000010100011001000110010000010100011001000101110001100100000101001001001011011100111011001100101011100100111001101101001011011110110111000001010001100100011010100001010001100100010111000110011000010',\n",
       " '10010101000111001001110101011101000110100000100000010101000110000101100010011011000110010101110011000010100011001000110110000010100011001000101110001101000000101001001100011011110110011101101001011000110010000001000111011000010111010001100101011100110010000001100001011011100110010000100000010011100110010101110100011101110110111101110010011010110111001100001010001100100011011100001010001100100010111000110100001011100011000100001010010000010110111001100001011011000111100101110011011010010111001100100000011011',\n",
       " '11011001100010000001100001001000000100110001101111011001110110100101100011001000000100111001100101011101000111011101101111011100100110101100001010001100100011100100001010001100100010111000110101000010100100001001101111011011110110110001100101011000010110111000100000010000010110110001100111011001010110001001110010011000010000101000110011001100010000101000110010001011100011010100101110001100010000101001010100011010000110010100100000010101100110010101101110011011100010000001000100011010010110000101100111011100',\n",
       " '10011000010110110100001010001100110011010100001010001100100010111000110101001011100011001000001010010011100110111101110100011000010111010001101001011011110110111000100000011000010110111001100100001000000101010001100101011100100110110101101001011011100110111101101100011011110110011101111001000010100011001100110111000010100011001000101110001101010010111000110011000010100101000001110010011001010110001101100101011001000110010101101110011000110110010100100000011011110110011000100000010011110111000001100101011100',\n",
       " '10011000010111010001101001011011110110111001110011000010100011001100111001000010100011001000101110001101100000101001010011011110010110111001110100011010000110010101110011011010010111001100100000010101010111001101101001011011100110011100100000010000010100111001000100001011000010000001001111010100100010110000100000011000010110111001100100001000000100111001001111010101000000101001000111011000010111010001100101011100110000101000110011001110010000101000110010001011100011011000101110001100010000101001010011011101',\n",
       " '01011011010010110101101111011001100010110101010000011100100110111101100100011101010110001101110100011100110010000001100001011011100110010000100000010100000111001001101111011001000111010101100011011101000010110101101111011001100010110101010011011101010110110101110011000010100100011001101111011100100110110101110011000010100011010000110001000010100011001000101110001101110000101001001110010000010100111001000100001000000110000101101110011001000010000001001110010011110101001000100000010011000110111101100111011010',\n",
       " '01011000110010000001001110011001010111010001110111011011110111001001101011011100110000101000110100001101110000101000110010001011100011100000001010010001000110010101110011011010010110011101101110001000000100010101111000011000010110110101110000011011000110010101110011000010100011010100110010000010100011001000101110001110000010111000110001000010100101010001101000011100100110010101100101001011010101011101100001011110010010000001001100011010010110011101101000011101000010000001000011011011110110111001110100011100',\n",
       " '10011011110110110000001010001101010011001000001010001100100010111000111000001011100011001000001010010011010111010101101100011101000110100101110000011011000110010101111000011001010111001000100000010000110110100101110010011000110111010101101001011101000000101000110101001100110000101000110010001011100011100100001010010010010110111001110100011100100110111101100100011101010110001101110100011010010110111101101110001000000111010001101111001000000100001101000001010001000010000001010100011011110110111101101100011100',\n",
       " '11000010100011010100110110000010100011001000101110001110010010111000110001000010100100010001100101011100110110100101100111011011100010000001000101011011100111010001110010011110010000101000110101001101100000101000110010001011100011100100101110001100100000101001010011011110010110111001110100011010000110010101110011011010010111001100001010001101010011100000001010001100100010111000111001001011100011001100001010010001100111010101101110011000110111010001101001011011110110111001100001011011000010000001010011011010',\n",
       " '01011011010111010101101100011000010111010001101001011011110110111000001010001101010011100100001010001100100010111000111001001011100011010000001010010100000110100001111001011100110110100101100011011000010110110000100000010001000110010101110011011010010110011101101110000010100011010100111001000010100011001000101110001110010010111000110101000010100101010001101001011011010110100101101110011001110010000001010011011010010110110101110101011011000110000101110100011010010110111101101110000010100011010100111001000010',\n",
       " '10001100100010111000111001001011100011011000001010010000110110100001101001011100000010000001000011011011110110111011111011000000010110011101110101011100100110000101110100011010010110111101101110000010100011011000110000000010100011001000101110001100010011000000100000010010010110111001110100011100100110111101100100011101010110001101110100011010010110111101101110001000000111010001101111001000000101011001001000010001000100110000001010001101100011000000001010001100100010111000110001001100000010111000110001000010',\n",
       " '10010100100110010101110000011100100110010101110011011001010110111001110100011000010111010001101001011011110110111000100000011011110110011000100000010001000110100101100111011010010111010001100001011011000010000001010011011010010110011101101110011000010110110001110011001000000110100101101110000010100101011001001000010001000100110000001010001101100011001000001010001100100010111000110001001100000010111000110010000010100101011101110010011010010111010001101001011011100110011100100000010100110110100101101101011100',\n",
       " '00011011000110010100100000010101100100100001000100010011000010000001000011011011110110010001100101000010100011011000110010000010100011001000101110001100010011000000101110001100110000101001001000011011110111011100100000010011100110111101110100001000000111010001101111001000000101011101110010011010010111010001100101001000000101011001001000010001000100110000100000010000110110111101100100011001010000101000110110001101000000101000110010001011100011000100110001001000000100001101101111011011100110001101101100011101',\n",
       " '01011001000110100101101110011001110010000001010010011001010110110101100001011100100110101101110011000010100011011000110101000010100011001000101110001100010011001000100000010001010111100001100001011011010111000001101100011001010111001100100000011011110110011000100000010100110110111101101100011101100110010101100100001000000101000001110010011011110110001001101100011001010110110101110011000010100011011000110110000010100101000001110010011011110110001001101100011001010110110101110011000010100011011000111001000010',\n",
       " '10010100100110010101100110011001010111001001100101011011100110001101100101011100110000101000110111001101000000101001000011001000000110100000100000011000010010000001110000001000000111010000100000011001010010000001110010000010100011001100001010010010010110110101110000011011000110010101101101011001010110111001110100011000010111010001101001011011110110111000100000010101000110010101100011011010000110111001101111011011000110111101100111011110010000101000110111001101110000101000110011001011100011000100001010010101',\n",
       " '00011100100110000101101110011100110110100101110011011101000110111101110010001000000101001101110111011010010111010001100011011010000110010101110011000010100011011100111001000010100011001100101110001100100000101001001110010011010100111101010011001000000100110001101111011001110110100101100011001000000100011101100001011101000110010101110011000010100011100000110010000010100011001100101110001100110000101001000011010011010100111101010011001000000100110001101111011001110110100101100011001000000100011101100001011101',\n",
       " '00011001010111001100001010001110000011010100001010001100110010111000110011001011100011000100001010010100110111000001100101011001010110010000100000011011110110011000100000010011000110111101100111011010010110001100100000010001110110000101110100011001010010000001000011011010010111001001100011011101010110100101110100011100110000101000111001001100010000101000110011001011100011010000001010010011100110010101100111011000010111010001101001011101100110010100100000010011000110111101100111011010010110001100100000010100',\n",
       " '11011110010111001101110100011001010110110100001010001110010011000100001010001100110010111000110101000010100101001101110100011000010110111001100100011000010111001001100100001000000100001101101000011010010111000001110011000010100011100100110101000010100011001100101110001101010010111000110001000010100011011100110100001100000011000000101101010100110110010101110010011010010110010101110011001000000101001101110100011000010110111001100100011000010111001001100100001000000100001101101000011010010111000001110011000010',\n",
       " '10001110010011010100001010001100110010111000110110000010100101000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001001100011011110110011101101001011000110010000001000100011001010111011001101001011000110110010101110011000010100011100100111000000010100011001100101110001101100010111000110001000010100101000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001001100011011110110011101101001011000110010000001000001011100',\n",
       " '10011100100110000101111001001000000010100001010000010011000100000100101001000010100011100100111000000010100011001100101110001101100010111000110010000010100101000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001000001011100100111001001100001011110010010000001001100011011110110011101101001011000110010000000101000010100000100000101001100001010010000101000110001001100000011000100001010001100110010111000110110001011100011001100001010010100000111001001101111011001',\n",
       " '11011100100110000101101101011011010110100101101110011001110010000001101111011001100010000001010000010011000100000101110011001000000110000101101110011001000010000001010000010000010100110001110011000010100011000100110000001100110000101000110011001011100011011000101110001101000000101001000011011011110110110101110000011011000110010101111000001000000101000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001001100011011110110011101101001011000110010000001000100011001',\n",
       " '01011101100110100101100011011001010111001100001010001010000100001101010000010011000100010001110011001010010000101000110001001100000011010100001010001100110010111000110110001011100011010100001010010001100110100101100101011011000110010000101101010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100011101100001011101000110010100100000010000010111001001110010011000010111100101110011000010100011000100110000001110010000101000110011001011100011011000101110001101',\n",
       " '10000010100101010101110011011010010110111001100111001000000100001101000001010001000010000001010100011011110110111101101100011100110010000001110100011011110010000001001001011011010111000001101100011001010110110101100101011011100111010000001010010000110110100101110010011000110111010101101001011101000111001100100000011010010110111000100000010000110101000001001100010001000111001100100000011000010110111001100100001000000100011001010000010001110100000101110011000010100011000100110001001101000000101000110011001011',\n",
       " '10001101100010111000110111000010100100000101110000011100000110110001101001011000110110000101110100011010010110111101101110011100110010000001101111011001100010000001000011010100000100110001000100011100110010000001100001011011100110010000100000010001100101000001000111010000010111001100001010001100010011000100110100000010100011001100101110001101110000101001000011011101010111001101110100011011110110110100100000010000110110100001101001011100000111001100101100001000000101001101110100011000010110111001100100011000',\n",
       " '01011100100110010000100000010000110110010101101100011011000111001100101100001000000110000101101110011001000010000001000111011000010111010001100101000010100100000101110010011100100110000101111001011100110000101000110001001100010011010000001010001100110010111000111000000010100101000001110010011000010110001101110100011010010110001101100001011011000010000001000001011100110111000001100101011000110111010001110011000010100011000100110001001110000000101000110011001011100011100000101110001100010000101001001101010011',\n",
       " '11010100110100011001000101010101000010000001000110011000010110001001110010011010010110001101100001011101000110100101101111011011100010000001100001011011100110010000100000010000100110010101101000011000010111011001101001011011110111001000001010001100010011000100111000000010100011001100101110001110000010111000110010000010100100110101001111010100110100011001000101010101000010000001001111011011100010110101010010011001010111001101101001011100110111010001100001011011100110001101100101000010100011000100110010001100',\n",
       " '01000010100100001101101111011011100111010001100101011011100111010001110011000010100111100001110110000010100011001100101110001110000010111000110011000010100101011001101111011011000111010001100001011001110110010100100000010011000110010101110110011001010110110001110011001000000110100101101110001000000100110001101111011001110110100101100011001000000100011101100001011101000110010101110011000010100011000100110010001100100000101000110011001011100011100000101110001101000000101001001110011011110110100101110011011001',\n",
       " '01001000000100110101100001011100100110011101101001011011100000101000110001001100100011001100001010001100110010111000111000001011100011010100001010010001000111100101101110011000010110110101101001011000110010000001001111011100000110010101110010011000010111010001101001011011110110111000100000011011110110011000100000010011000110111101100111011010010110001100100000010001110110000101110100011001010111001100001010001100010011001000110101000010100011001100101110001110000010111000110110000010100101000001101111011101',\n",
       " '11011001010111001000100000010001000110100101110011011100110110100101110000011000010111010001101001011011110110111000100000011010010110111000100000010011000110111101100111011010010110001100100000010001110110000101110100011001010111001100001010001100010011001000111000000010100011001100101110001110000010111000110111000010100101000001100001011100110111001101101001011011100110011100100000001100010111001100100000011000010110111001100100001000000011000001110011001000000101010001101000011100100110111101110101011001',\n",
       " '11011010000010000001010100011100100110000101101110011100110110100101110011011101000110111101110010000010100101001101110111011010010111010001100011011010000110010101110011000010100011000100110011001100000000101000110011001011100011100000101110001110000000101001000110011000010110111000101101011010010110111000100000011000010110111001100100001000000100011001100001011011100010110101101111011101010111010000100000011010010110111000100000010011000110111101100111011010010110001100100000010001110110000101110100011001',\n",
       " '01011100110000101000110001001100110011001000001010001100110010111000111001000010100101010001110010011000010110111001110011011011010110100101110011011100110110100101101111011011100010000001000111011000010111010001100101011100110000101000110001001100110011100000001010001100110010111000111001001011100011000100001010010001010111100001100011011011000111010101110011011010010111011001100101001011010100111101010010001000000100011101100001011101000110010101110011000010100011000100110011001110010000101000110011001011',\n",
       " '10001110010010111000110010000010100100110101110101011011000111010001101001011100000110110001100101011110000110010101110010001000000100001101101001011100100110001101110101011010010111010000001010001100010011010000110000000010100011001100101110001100010011000000100000010010010110110101110000011011000110010101101101011001010110111001110100011000010111010001101001011011110110111000100000010001000110010101110100011000010110100101101100011100110010000001100110011011110111001000100000010100110101000001001100010001',\n",
       " '00011100110010110000100000010000110101000001001100010001000111001100101100000010100110000101101110011001000010000001000110010100000100011101000001011100110000101000110001001101000011000000001010001100110010111000110001001100000010111000110001000010100100100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110001000000110100101101110001000000100011001010000010001110100000101110011000010100011000100110100001101100000101000110011001011100011000100110001001000',\n",
       " '00010000110110111101101110011000110110110001110101011001000110100101101110011001110010000001010010011001010110110101100001011100100110101101110011000010100011000100110100001110010000101000110011001011100011000100110010001000000100010101111000011000010110110101110000011011000110010101110011001000000110111101100110001000000101001101101111011011000111011001100101011001000010000001010000011100100110111101100010011011000110010101101101011100110000101000110001001101000011100100001010010100000111001001101111011000',\n",
       " '10011011000110010101101101011100110000101000110001001101010011011100001010010100100110010101100110011001010111001001100101011011100110001101100101011100110000101000110001001101100011011000001010010000110010000001101000001000000110000100100000011100000010000001110100001000000110010100100000011100100000101000110100000010100100111101110000011101000110100101101101011010010111101001100101011001000010000001001001011011010111000001101100011001010110110101100101011011100111010001100001011101000110100101101111011011',\n",
       " '10001000000110111101100110000010100100110001101111011001110110100101100011001000000100011001110101011011100110001101110100011010010110111101101110011100110000101000110001001101100011011100001010001101000010111000110001000010100100101101100001011100100110111001100001011101010110011101101000001000000100110101100001011100000000101000110001001101100011100000001010001101000010111000110010000010100101001101110100011100100110000101110100011001010110011101111001001000000110011001101111011100100010000001001101011010',\n",
       " '01011011100110100101101101011010010111101001100001011101000110100101101111011011100000101000110001001101110011011000001010001101000010111000110010001011100011000100001010010101000110010101110010011011010110100101101110011011110110110001101111011001110111100100001010001100010011011100110111000010100011010000101110001100100010111000110010000010100100110101101001011011100110100101101101011010010111101001100001011101000110100101101111011011100010000001010000011100100110111101100011011001010110010001110101011100',\n",
       " '10011001010000101000110001001101110011100100001010001101000010111000110011000010100100110101101001011011100110100101101101011010010111101001100001011101000110100101101111011011100010000001101111011001100010000001010000011100100110111101100100011101010110001101110100001011010110111101100110001011010101001101110101011011010111001100100000010001100110111101110010011011010111001100001010001100010011100000110010000010100011010000101110001101000000101001001001011011100110001101101111011011010111000001101100011001',\n",
       " '01011101000110010101101100011110010010000001010011011100000110010101100011011010011111101100000001011001010110010000100000010001100111010101101110011000110111010001101001011011110110111001110011000010100011000100111000001101000000101000110100001011100011010100001010010011010111010101101100011101000110100101110000011011000110010100101101010011110111010101110100011100000111010101110100001000000100001101101001011100100110001101110101011010010111010001110011000010100011000100111000001101100000101000110100001011',\n",
       " '10001101100000101001001101011101010110110001110100011010010110110001100101011101100110010101101100001000000101001101111001011011100111010001101000011001010111001101101001011100110000101000110001001110000011100100001010001101000010111000110110001011100011000100001010010001100110000101100011011101000110111101110010011010010110111001100111000010100011000100111001001100000000101000110100001011100011011000101110001100100000101001000110011101010110111001100011011101000110100101101111011011100110000101101100001000',\n",
       " '00010001000110010101100011011011110110110101110000011011110111001101101001011101000110100101101111011011100000101000110001001110010011010000001010001101000010111000110110001011100011001100001010010011010111010101101100011101000110100101101100011001010111011001100101011011000010000001001110010000010100111001000100001000000110000101101110011001000010000001001110010011110101001000001010010000110110100101110010011000110111010101101001011101000111001100001010001100010011100100111001000010100011010000101110001101',\n",
       " '11000010100100000101101110011000010110110001111001011100110110100101110011001000000110111101100110001000000100110101110101011011000111010001101001011011000110010101110110011001010110110000100000010000110110100101110010011000110111010101101001011101000111001100001010001100100011000000110000000010100011010000101110001110000000101001000011011101010110001001101001011000110110000101101100001000000101001001100101011100000111001001100101011100110110010101101110011101000110000101110100011010010110111101101110000010',\n",
       " '10001100100011000000110111000010100011010000101110001110000010111000110001000010100100001101110101011000100110010101110011001000000110000101101110011001000010000001001000011110010111000001100101011100100110001101110101011000100110010101110011000010100011001000110000001101110000101000110100001011100011100100001010010000010010000001010100011000010110001001110101011011000110000101110010001000000100110101100101011101000110100001101111011001000010000001100110011011110111001000100000010011010110100101101110011010',\n",
       " '01011011010110100101111010011000010111010001101001011011110110111000001010001100100011000100110001000010100011010000101110001110010010111000110001000010100100011101100101011011100110010101110010011000010111010001101001011011110110111000100000011011110110011000100000010100000111001001101001011011010110010100100000010010010110110101110000011011000110100101100011011000010110111001110100011100110000101000110010001100010011001000001010001101000010111000111001001011100011001000001010010001000110010101110100011001',\n",
       " '01011100100110110101101001011011100110000101110100011010010110111101101110001000000110111101100110001000000110000100100000010011010110100101101110011010010110110101110101011011010010000001000011011011110111011001100101011100100000101000110010001100010011001100001010001101000010111000111001001011100011001100001010010100110111010101101101011011010110000101110010011110010010000001101111011001100010000001110100011010000110010100100000010101000110000101100010011101010110110001100001011100100010000001001101011001',\n",
       " '01011101000110100001101111011001000000101000110010001100010011100100001010001101000010111000110001001100000010000001000001001000000100001101110101011000100110100101100011011000010110110000100000010101000110010101100011011010000110111001101001011100010111010101100101001000000110011001101111011100100010000001001101011010010110111001101001011011010110100101111010011000010111010001101001011011110110111000001010001100100011001000110000000010100011010000101110001100010011000000101110001100010000101001000100011001',\n",
       " '01011101000110010101110010011011010110100101101110011000010111010001101001011011110110111000100000011011110110011000100000010001010111001101110011011001010110111001110100011010010110000101101100001000000101000001110010011010010110110101100101000010100100100101101101011100000110110001101001011000110110000101101110011101000111001100001010001100100011001000110010000010100011010000101110001100010011000000101110001100100000101001000011011011110110110101110000011011000110010101110100011001010010000001010000011100',\n",
       " '10011011110110001101100101011001000111010101110010011001010010000001100110011011110111001000100000010001100110100101101110011001000110100101101110011001110010000001100001000010100100110101101001011011100110100101101101011000010110110000100000010000110110111101110110011001010111001000001010001100100011001000110100000010100011010000101110001100010011000100100000010100000111001001100001011000110111010001101001011000110110000101101100001000000100001101101111011011100111001101101001011001000110010101110010011000',\n",
       " '01011101000110100101101111011011100111001100001010001100100011001000110111000010100011010000101110001100010011001000100000010001010111100001100001011011010111000001101100011001010111001100100000011011110110011000100000010000110110100101110010011000110111010101101001011101000111001100100000010100110111100101101110011101000110100001100101011100110110100101111010011001010110010000100000011001100111001001101111011011010000101001010110010010000100010001001100001000000100001101101111011001000110010100001010001100',\n",
       " '10001100100011100000001010001101000010111000110001001100110010000001000011011011110110111001100011011011000111010101100100011010010110111001100111001000000101001001100101011011010110000101110010011010110111001100001010001100100011001100110010000010100011010000101110001100010011010000100000010001010111100001100001011011010111000001101100011001010111001100100000011011110110011000100000010100110110111101101100011101100110010101100100001000000101000001110010011011110110001001101100011001010110110101110011000010',\n",
       " '10001100100011001100110011000010100101000001110010011011110110001001101100011001010110110101110011000010100011001000110100001100010000101001010010011001010110011001100101011100100110010101101110011000110110010101110011000010100011001000110100001101100000101001000011001000000110100000100000011000010010000001110000001000000111010000100000011001010010000001110010000010100011010100001010010011100111010101101101011000100110010101110010001000000101001001100101011100000111001001100101011100110110010101101110011101',\n",
       " '00011000010111010001101001011011110110111000100000011000010110111001100100000010100100000101110010011010010111010001101000011011010110010101110100011010010110001100100000010000110110100101110010011000110111010101101001011101000111001100001010001100100011010000111001000010100011010100101110001100010000101001001110011101010110110101100010011001010111001000100000010100100110010101110000011100100110010101110011011001010110111001110100011000010111010001101001011011110110111001110011001000000110100101101110001000',\n",
       " '00010001000110100101100111011010010111010001100001011011000000101001010011011110010111001101110100011001010110110101110011000010100011001000110101001100000000101000110101001011100011000100101110001100010000101001010101011011100111001101101001011001110110111001100101011001000010000001001001011011100111010001100101011001110110010101110010011100110000101000110010001101010011000000001010001101010010111000110001001011100011001000001010010011110110001101110100011000010110110000100000011000010110111001100100001000',\n",
       " '00010010000110010101111000011000010110010001100101011000110110100101101101011000010110110000001010010100100110010101110000011100100110010101110011011001010110111001110100011000010111010001101001011011110110111001110011000010100011001000110101001100000000101000110101001011100011001000001010010000010110010001100100011010010111010001101001011011110110111000100000011011110110011000100000010101010110111001110011011010010110011101101110011001010110010000100000010011100111010101101101011000100110010101110010011100',\n",
       " '11000010100011001000110101001100100000101000110101001011100011001000101110001100010000101001000100011001010110001101101111011011010111000001101111011100110110010101100100001000000100011001110101011011000110110000101101010000010110010001100100011001010111001000001010001100100011010100110110000010100011010100101110001100100010111000110010000010100101001001101001011100000111000001101100011001010010110101000011011000010111001001110010011110010010000001000001011001000110010001100101011100100000101000110010001101',\n",
       " '01001101100000101000110101001011100011001000101110001100110000101001000100011001010111001101101001011001110110111000100000010001010111100001100001011011010111000001101100011001010000101000110010001101010011100000001010001101010010111000110011000010100101001101101001011001110110111001100101011001000010000001001110011101010110110101100010011001010111001001110011000010100011001000110101001110000000101000110101001011100011001100101110001100010000101001001110011001010110011101100001011101000110100101110110011001',\n",
       " '01001000000100111001110101011011010110001001100101011100100111001100001010001100100011010100111000000010100011010100101110001100110010111000110010000010100100000101100100011001000110100101110100011010010110111101101110001000000110000101101110011001000010000001010011011101010110001001110100011100100110000101100011011101000110100101101111011011100000101000110010001101100011001000001010001101010010111000110011001011100011001100001010010000010110010001100100011001010111001000100000011000010110111001100100001000',\n",
       " '00010100110111010101100010011101000111001001100001011000110111010001101111011100100010000001010101011011100110100101110100000010100011001000110110001101100000101000110101001011100011001100101110001101000000101001010010011000010110010001101001011110000010110101000011011011110110110101110000011011000110010101101101011001010110111001110100001000000101001101100011011010000110010101101101011001010111001100001010001100100011011000110111000010100011010100101110001100110010111000110101000010100100000101110010011010',\n",
       " '01011101000110100001101101011001010111010001101001011000110010000001001111011101100110010101110010111110110000001001101111011101110000101000110010001101110011000100001010001101010010111000110011001011100011011000001010010100000110010101110010011001100110111101110010011011010110000101101110011000110110010100100000010010010111001101110011011101010110010101110011000010100011001000110111001100100000101000110101001011100011010000001010010001100110000101110011011101000010000001000001011001000110010001100101011100',\n",
       " '10011100110000101000110010001101110011001100001010001101010010111000110100001011100011000100001010010000110110000101110010011100100111100100101101010011000110111101101111011010110110000101101000011001010110000101100100001000000100000101100100011001000110010101110010000010100011001000110111001100110000101000110101001011100011010100001010010001000110010101110011011010010110011101101110001000000110111101100110001000000100000101110010011010010111010001101000011011010110010101110100011010010110001100100000010000',\n",
       " '11011010010111001001100011011101010110100101110100011100110010000001010101011100110110100101101110011001110010000001000011010000010100010000001010010101000110111101101111011011000111001100001010001100100011100000110000000010100011010100101110001101010010111000110001000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001000001011100100110100101110100011010000110110101100101011101000110100101100011001000000100001101101001011100100110001101110101011010010111010001110011001000',\n",
       " '00010101010111001101101001011011100110011100001010010100110110001101101000011001010110110101100001011101000110100101100011001000000100001101100001011100000111010001110101011100100110010100001010001100100011100000110000000010100011010100101110001101010010111000110010000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001000001011100100110100101110100011010000110110101100101011101000110100101100011001000000100001101101001011100100110001101110101011010010111010001110011001000',\n",
       " '00010101010111001101101001011011100110011100001010010101100100100001000100010011000000101000110010001110000011001100001010001101010010111000110101001011100011001100001010010100100110010101110000011100100110010101110011011001010110111001110100011000010111010001101001011011110110111000100000011011110110011000100000010011100111010101101101011000100110010101110010011100110010000001101001011011100010000001010110010010000100010001001100000010100100001101101111011001000110010100001010001100100011100000110110000010',\n",
       " '10001101010010111000110101001011100011010000001010010000010111001001101001011101000110100001101101011001010111010001101001011000110010000001000001011100110111001101101001011001110110111001101101011001010110111001110100001000000101001101110100011000010111010001100101011011010110010101101110011101000111001100001010001100100011100000110111000010100011010100101110001101100000101001001101011101010110110001110100011010010111000001101100011010010110001101100001011101000110100101101111011011100000101000110010001110',\n",
       " '01001100010000101000110101001011100011011000101110001100010000101001000001011100100111001001100001011110010010000001001101011101010110110001110100011010010111000001101100011010010110010101110010001000000110011001101111011100100010000001010101011011100111001101101001011001110110111001100101011001000000101001001110011101010110110101100010011001010111001001110011000010100011001000111001001100110000101000110101001011100011011000101110001100100000101001001101011101010110110001110100011010010111000001101100011010',\n",
       " '01011000110110000101110100011010010110111101101110001000000110111101100110001000000101001101101001011001110110111001100101011001000010000001001110011101010110110101100010011001010111001001110011000010100011001000111001001100110000101000110101001011100011011100001010010011110111010001101000011001010111001000100000010011100111010101101101011000100110010101110010001000000101001001100101011100000111001001100101011100110110010101101110011101000110000101110100011010010110111101101110011100110000101000110010001110',\n",
       " '01001101010000101000110101001011100011011100101110001100010000101001000110011010010111100001100101011001000010110101010000011011110110100101101110011101000010000001001110011101010110110101100010011001010111001001110011000010100011001000111001001101010000101000110101001011100011011100101110001100100000101001000110011011000110111101100001011101000110100101101110011001110010110101010000011011110110100101101110011101000010000001001110011101010110110101100010011001010111001001110011000010100011001000111001001101',\n",
       " '11000010100111100001110110011010010000101001000011011011110110111001110100011001010110111001110100011100110000101000110101001011100011011100101110001100110000101001000010011010010110111001100001011100100111100100101101010000110110111101100100011001010110010000101101010001000110010101100011011010010110110101100001011011000000101001010010011001010111000001110010011001010111001101100101011011100111010001100001011101000110100101101111011011100000101000110010001110010011100100001010001101010010111000111000000010',\n",
       " '10010000010101001101000011010010010100100100100000010000110110100001100001011100100110000101100011011101000110010101110010001000000100001101101111011001000110010100001010001100110011000000110010000010100011010100101110001110010000101001000101011110000110000101101101011100000110110001100101011100110010000001101111011001100010000001010011011011110110110001110110011001010110010000100000010100000111001001101111011000100110110001100101011011010111001100001010001100110011000000110101000010100101000001110010011011',\n",
       " '11011000100110110001100101011011010111001100001010001100110011000100110010000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001100110011000100110110000010100100001100100000011010000010000001100001001000000111000000100000011101000010000001100101001000000111001000001010001101100000101001000011011011110110110101100010011010010110111001100001011101000110100101101111011011100110000101101100001011010100001101101001011100100110001101110101011010010111010000001010010000',\n",
       " '10011101010110100101101100011001000110100101101110011001110010000001000010011011000110111101100011011010110111001100001010001100110011000100110111000010100011011000101110001100010000101001001101011101010110110001110100011010010111000001101100011001010111100001100101011100100111001100001010001100110011000100111000000010100011011000101110001100010010111000110001000010100101001101111001011011100111010001101000011001010111001101101001011100110010000001101111011001100010000001001100011011110110011101101001011000',\n",
       " '11001000000100011001110101011011100110001101110100011010010110111101101110011100110010000001010101011100110110100101101110011001110000101001001101011101010110110001110100011010010111000001101100011001010111100001100101011100100111001100001010001100110011001000110011000010100011011000101110001100010010111000110010000010100100110101110101011011000111010001101001011100000110110001100101011110000110010101110010001000000101001101111001011011100111010001101000011001010111001101101001011100110010000001010101011100',\n",
       " '11011010010110111001100111001000000101001101101000011000010110111001101110011011110110111010000000011001011100110000101001000101011110000111000001100001011011100111001101101001011011110110111000001010001100110011001000110110000010100011011000101110001100100000101001000100011001010110001101101111011001000110010101110010011100110000101000110011001100110011000100001010001101100010111000110010001011100011000100001010010001000110010101101101011101010110110001110100011010010111000001101100011001010111100001100101',\n",
       " '01110010011100110000101000110011001100110011010100001010001101100010111000110011000010100100010101101110011000110110111101100100011001010111001001110011000010100011001100110011001101110000101000110110001011100011001100101110001100010000101001000010011010010110111001100001011100100111100100100000010001010110111001100011011011110110010001100101011100100111001100001010001100110011001100110111000010100011011000101110001100110010111000110010000010100101000001110010011010010110111101110010011010010111010001111001',\n",
       " '00100000010001010110111001100011011011110110010001100101011100100111001100001010001100110011001100111000000010100011011000101110001101000000101001000011011011110110010001100101001000000100001101101111011011100111011001100101011100100111010001100101011100100111001100001010001100110011001100111001000010100011011000101110001101010000101001000001011100100110100101110100011010000110110101100101011101000110100101100011001000000100001101101111011011010111000001100001011100100110100101110011011011110110111000100000',\n",
       " '01000011011010010111001001100011011101010110100101110100011100110000101000110011001101000011000000001010001101100010111000110110000010100101011001001000010001000100110000100000011001100110111101110010001000000100001101101111011011010110001001101001011011100110000101110100011010010110111101101110011000010110110000100000010000110110100101110010011000110111010101101001011101000111001100001010001100110011010000110001000010100011011000101110001101100010111000110001000010100100000101110011011100110110100101100111',\n",
       " '01101110011011010110010101101110011101000010000001010011011101000110000101110100011001010110110101100101011011100111010001110011000010100011001100110100001100010000101000110110001011100011011000101110001100100000101001010011011001010110110001100101011000110111010001100101011001000010000001010011011010010110011101101110011000010110110000100000010000010111001101110011011010010110011101101110011011010110010101101110011101000000101000110011001101000011001000001010001101100010111000110110001011100011001100001010',\n",
       " '01000011011011110110111001100100011010010111010001101001011011110110111001100001011011000010000001010011011010010110011101101110011000010110110000100000010000010111001101110011011010010110011101101110011011010110010101101110011101000000101000110011001101000011011000001010001101100010111000110110001011100011010000001010010001110110010101101110011001010111001001100001011101000110010100100000010100110111010001100001011101000110010101101101011001010110111001110100011100110000101000110011001101010011000000001010',\n",
       " '00110110001011100011011000101110001101010000101001000011011011110110111001100011011101010111001001110010011001010110111001110100001000000110000101101110011001000010000001010011011001010111000101110101011001010110111001110100011010010110000101101100001000000100000101110011011100110110100101100111011011100110110101100101011011100111010000001010010100110111010001100001011101000110010101101101011001010110111001110100011100110000101000110011001101010011001000001010001101100010111000110110001011100011011000001010',\n",
       " '01010000011100100110111101100011011001010111001101110011001000000101001101110100011000010111010001100101011011010110010101101110011101000000101000110011001101010011001000001010001101100010111000110110001011100011011100001010010000110110000101110011011001010010000001010011011101000110000101110100011001010110110101100101011011100111010000001010001100110011010100111000000010100011011000101110001101100010111000111000000010100101011001001000010001000100110000100000010011110111000001100101011100100110000101110100',\n",
       " '01101111011100100111001100001010001100110011011000110001000010100011011000101110001101110000101001000011011011110110111001100011011011000111010101100100011010010110111001100111001000000101001001100101011011010110000101110010011010110111001100001010001100110011011000110101000010100011011000101110001110000000101001000101011110000110000101101101011100000110110001100101011100110010000001101111011001100010000001010011011011110110110001110110011001010110010000100000010100000111001001101111011000100110110001100101',\n",
       " '01101101011100110000101000110011001101100011010100001010010100000111001001101111011000100110110001100101011011010111001100001010001100110011011100110100000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001100110011011100111001000010100100001100100000011010000010000001100001001000000111000000100000011101000010000001100101001000000111001000001010001101110000101001000110011011000110100101110000001011010100011001101100011011110111000001110011001011000010000001010010',\n",
       " '01100101011001110110100101110011011101000110010101110010011100110010110000001010010000110110111101110101011011100111010001100101011100100111001100101100001000000110000101101110011001000010000001100001001000000101001101101001011011010111000001101100011001010000101001010000011100100110111101100011011001010111001101110011011011110111001000001010001100110011100000110001000010100011011100101110001100010000101001000010011000010111001101101001011000110010000001001100011000010111010001100011011010000000101000110011',\n",
       " '00111000001100110000101000110111001011100011001000001010010001110110000101110100011001010110010000100000010100110101001000100000010011000110000101110100011000110110100000001010001100110011100000110101000010100011011100101110001100100010111000110001000010100100011101100001011101000110010101100100001000000101001101010010001000000100110001100001011101000110001101101000001000000111011101101001011101000110100000100000010011100100000101001110010001000010000001000111011000010111010001100101011100110000101000110011',\n",
       " '00111000001101110000101000110111001011100011001100001010010001110110000101110100011001010110010000100000010001000010000001001100011000010111010001100011011010000000101000110011001110000011100000001010001101110010111000110011001011100011000100001010010001010110011001100110011001010110001101110100011100110010000001101111011001100010000001010000011100100110111101110000011000010110011101100001011101000110100101101111011011100010000001000100011001010110110001100001011110010111001100001010001100110011100100110000',\n",
       " '00001010001101110010111000110100000010100100110101100001011100110111010001100101011100100010110101010011011011000110000101110110011001010010000001100001011011100110010000100000010001010110010001100111011001010010110101010100011100100110100101100111011001110110010101110010011001010110010000100000010001000000101001000110011011000110100101110000001011010100011001101100011011110111000001110011000010100011001100111001001100010000101000110111001011100011010000101110001100010000101001001101011000010111001101110100',\n",
       " '01100101011100100010110101010011011011000110000101110110011001010010000001000100001000000100011001101100011010010111000000101101010001100110110001101111011100000000101000110011001110010011000100001010001101110010111000110100001011100011001000001010010001010110010001100111011001010010110101010100011100100110100101100111011001110110010101110010011001010110010000100000010001000010000001000110011011000110100101110000001011010100011001101100011011110111000000001010001100110011100100110001000010100011011100101110',\n",
       " '00110100001011100011001100001010010001000010000001000110011011000110100101110000001011010100011001101100011011110111000001110011001000000111011101101001011101000110100000100000010000110110110001100101011000010111001000100000011000010110111001100100001000000101000001110010011001010111001101100101011101000000101000110011001110010011010100001010001101110010111000110100001011100011010000001010010001100110110001101001011100000010110101000110011011000110111101110000001000000101010001101001011011010110100101101110',\n",
       " '01100111001000000101000001100001011100100110000101101101011001010111010001100101011100100111001100001010001100110011100100110110000010100011011100101110001101010000101001010100001000000100011001101100011010010111000000101101010001100110110001101111011100000000101000110011001110010011100000001010001101110010111000110101001011100011000100001010010000110110111101101110111110110000000101100111011101010111001001100001011000100110110001100101001000000100011001101100011010010111000000101101010001100110110001101111',\n",
       " '01110000011100110000101000110011001110010011100100001010001101110010111000110110000010100100101001001011001000000100011001101100011010010111000000101101010001100110110001101111011100000000101000110100001100000011000000001010001101110010111000110111000010100101001101110101011011010110110101100001011100100111100100100000011011110110011000100000010101000110010101110010011011010110100101101110011011110110110001101111011001110111100100001010001101000011000000110001000010100011011100101110001110000000101001010010',\n",
       " '01100101011001110110100101110011011101000110010101110010011100110000101000110100001100000011000100001010001101110010111000111000001011100011000100001010010100110110100001101001011001100111010000100000010100100110010101100111011010010111001101110100011001010111001000001010001101000011000000110001000010100011011100101110001110000010111000110010000010100101000001100001011100100110000101101100011011000110010101101100001011010100000101100011011000110110010101110011011100110010000001010011011010000110100101100110',\n",
       " '01110100001000000101001001100101011001110110100101110011011101000110010101110010000010100011010000110000001100100000101000110111001011100011100100001010010000110110111101110101011011100111010001100101011100100111001100001010001101000011000000110100000010100011011100101110001110010010111000110001000010100100000101110011011110010110111001100011011010000111001001101111011011100110111101110101011100110010000001000011011011110111010101101110011101000110010101110010011100110000101000110100001100000011010000001010',\n",
       " '00110111001011100011100100101110001100100000101001010011011110010110111001100011011010000111001001101111011011100110111101110101011100110010000001000011011011110111010101101110011101000110010101110010011100110000101000110100001100000011011000001010001101110010111000111001001011100011001100001010010000110110111101110101011011100111010001100101011100100111001100100000011101110110100101110100011010000010000001010000011000010111001001100001011011000110110001100101011011000010000001001100011011110110000101100100',\n",
       " '00001010001101000011000100110001000010100011011100101110001100010011000000100000010100100110010101110011011001010111010000100000010100110111100101101110011000110110100001110010011011110110111001101001011110100110000101110100011010010110111101101110000010100011010000110001001100010000101000110111001011100011000100110001001000000100111101110100011010000110010101110010001000000101010001111001011100000110010101110011001000000110111101100110001000000100001101101111011101010110111001110100011001010111001001110011',\n",
       " '00001010001101000011000100110101000010100011011100101110001100010011000100101110001100010000101001000010010000110100010000100000010000110110111101110101011011100111010001100101011100100000101000110100001100010011010100001010001101110010111000110001001100010010111000110010000010100101001001101001011011100110011100100000010000110110111101110101011011100111010001100101011100100000101000110100001100010011011000001010001101110010111000110001001100010010111000110011000010100100101001101111011010000110111001110011',\n",
       " '01101111011011100010000001000011011011110111010101101110011101000110010101110010000010100011010000110001001101110000101000110111001011100011000100110001001011100011010000001010010100100110010101101101011000010111001001101011011100110010000001101111011011100010000001000011011011110111010101101110011101000110010101110010001000000100010001100101011100110110100101100111011011100000101000110100001100010011100000001010001101110010111000110001001100100010000001010101011100110110100101101110011001110010000001010011',\n",
       " '01110100011011110111001001100001011001110110010100100000010001010110110001100101011011010110010101101110011101000111001100100000011101110110100101110100011010000010000001000011010000010100010000100000010101000110111101101111011011000111001100001010001101000011000100111000000010100011011100101110001100010011001000101110001100010000101001001001011011100110001101101100011101010110010001101001011011100110011100100000010100110111010001101111011100100110000101100111011001010010000001000101011011000110010101101101',\n",
       " '01100101011011100111010001110011001000000110100101101110000010100101001101100011011010000110010101101101011000010111010001101001011000110111001100001010001101000011000100111000000010100011011100101110001100010011001000101110001100100000101001010101011100110110100101101110011001110010000001010110010010000100010001001100001000000100001101101111011011100111001101110100011100100111010101100011011101000111001100100000011001100110111101110010001000000101001101110100011011110111001001100001011001110110010100001010',\n",
       " '01000101011011000110010101101101011001010110111001110100011100110000101000110100001100100011000100001010001101110010111000110001001100110010000001010101011100110110100101101110011001110010000001010010011001010110011101101001011100110111010001100101011100100111001100100000011000010110111001100100001000000100001101101111011101010110111001110100011001010111001001110011001000000111011101101001011101000110100000100000010000110100000101000100000010100101010001101111011011110110110001110011000010100011010000110010',\n",
       " '00110110000010100011011100101110001100010011001100101110001100010000101001001001011011100110001101101100011101010110010001101001011011100110011100100000010100100110010101100111011010010111001101110100011001010111001001110011001000000110000101101110011001000010000001000011011011110111010101101110011101000110010101110010011100110010000001101001011011100000101001010011011000110110100001100101011011010110000101110100011010010110001101110011000010100011010000110010001101100000101000110111001011100011000100110011',\n",
       " '00101110001100100000101001010010011001010110011101101001011100110111010001100101011100100111001100100000011000010110111001100100001000000100001101101111011101010110111001110100011001010111001001110011001000000110100101101110001000000101011001001000010001000100110000001010010000110110111101100100011001010000101000110100001100100011100000001010001101110010111000110001001100110010111000110011000010100101010101110011011010010110111001100111001000000101011001001000010001000100110000100000010100110110010101110001',\n",
       " '01110101011001010110111001110100011010010110000101101100001000000101001101110100011000010111010001100101011011010110010101101110011101000111001100100000011001100110111101110010000010100101001001100101011001110110100101110011011101000110010101110010011100110010000001100001011011100110010000100000010000110110111101110101011011100111010001100101011100100111001100001010001101000011001100110000000010100011011100101110001100010011010000100000010001000110010101110011011010010110011101101110001000000100010101111000',\n",
       " '01100001011011010111000001101100011001010111001100001010001101000011001100111000000010100011011100101110001100010011010000101110001100010000101001000010011101010111001100100000010100110111010001110010011101010110001101110100011101010111001001100101000010100011010000110011001110000000101000110111001011100011000100110100001011100011001000001010010100110110100101101101011100000110110001100101001000000101000001110010011011110110001101100101011100110111001101101111011100100000101000110100001101010011000000001010',\n",
       " '00110111001011100011000100110100001011100011001100001010010100100110010101100001011000110111010001101001011011110110111000100000010101000110100101101101011001010111001000001010001101000011011000110011000010100011011100101110001100010011010000101110001101000000101001010010011001010110011101101001011100110111010001100101011100100010000001010100011100100110000101101110011100110110011001100101011100100010000001001100011001010111011001100101011011000010000000101000010100100101010001001100001010010010000001000011',\n",
       " '01101111011001000110010100001010001101000011011000111000000010100011011100101110001100010011010100100000010101000110100101101101011010010110111001100111001000000100000101101110011000010110110001111001011100110110100101110011001000000110111101100110001000000100011001101100011010010111000000101101010001100110110001101111011100000010000001000011011010010111001001100011011101010110100101110100011100110000101000110100001101100011100100001010001101110010111000110001001101100010000001000011011011110110111001100011',\n",
       " '01101100011101010110010001101001011011100110011100100000010100100110010101101101011000010111001001101011011100110000101000110100001101110011000100001010001101110010111000110001001101110010000001000101011110000110000101101101011100000110110001100101011100110010000001101111011001100010000001010011011011110110110001110110011001010110010000100000010100000111001001101111011000100110110001100101011011010111001100001010001101000011011100110010000010100101000001110010011011110110001001101100011001010110110101110011',\n",
       " '00001010001101000011011100110110000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001101000011100000110011000010100100001101101111011011100111010001100101011011100111010001110011000010100111100001110110011010010110100100001010010000110010000001101000001000000110000100100000011100000010000001110100001000000110010100100000011100100000101000111000000010100101001101111001011011100110001101101000011100100110111101101110011011110111010101110011001000000101001101100101',\n",
       " '01110001011101010110010101101110011101000110100101100001011011000000101001000011011010010111001001100011011101010110100101110100011100110000101000110100001110000011010100001010001110000010111000110001000010100100001001100001011100110110100101100011001000000100010001100101011100110110100101100111011011100010000001010011011101000110010101110000011100110000101000110100001110000011011100001010001110000010111000110001001011100011000100001010010100110111010001100001011101000110010100100000010001000110100101100001',\n",
       " '01100111011100100110000101101101000010100011010000111000001101110000101000111000001011100011000100101110001100100000101001010011011101000110000101110100011001010010000001010100011000010110001001101100011001010000101000110100001110000011100100001010001110000010111000110001001011100011001100001010010100110111010001100001011101000110010100100000010000010111001101110011011010010110011101101110011011010110010101101110011101000000101000110100001110000011100100001010001110000010111000110001001011100011010000001010',\n",
       " '01000011011010000110111101101001011000110110010100100000011011110110011000100000010001100110110001101001011100000010110101000110011011000110111101110000011100110010000001100001011011100110010000100000010001000110010101110010011010010111011001100001011101000110100101101111011011100010000001101111011001100000101001001110011001010111100001110100001011010101001101110100011000010111010001100101001000000110000101101110011001000010000001001111011101010111010001110000011101010111010000100000010001010111100001110000',\n",
       " '01110010011001010111001101110011011010010110111101101110011100110000101000110100001110010011000100001010001110000010111000110001001011100011010100001010010101000110100101101101011010010110111001100111001000000100010001101001011000010110011101110010011000010110110100001010001101000011100100110010000010100011100000101110001100010010111000110110000010100101001101110101011011010110110101100001011100100111100100100000011011110110011000100000010001000110010101110011011010010110011101101110001000000101001101110100',\n",
       " '01100101011100000111001100001010001101000011100100110100000010100011100000101110001100100000101001010011011101000110000101110100011001010010110101000001011100110111001101101001011001110110111001101101011001010110111001110100001000000101000001110010011011110110001001101100011001010110110100001010001101000011100100110111000010100011100000101110001100100010111000110001000010100100111101101110011001010010110101001000011011110111010000100000010001010110111001100011011011110110010001101001011011100110011100001010',\n",
       " '00110101001100000011000000001010001110000010111000110011000010100100110101100101011000010110110001111001001000000101001101110100011000010111010001100101001000000100110101101111011001000110010101101100000010100011010100110000001100100000101000111000001011100011010000001010010001000110010101110011011010010110011101101110001000000110111101100110001000000100011001101001011011100110100101110100011001010010000001010011011101000110000101110100011001010010000001001101011000010110001101101000011010010110111001100101',\n",
       " '01110011001000000101010101110011011010010110111001100111001000000100001101000001010001000000101001010100011011110110111101101100011100110000101000110101001100000011011100001010001110000010111000110100001011100011000100001010010101100100100001000100010011000010000001000011011011110110010001100101001000000110011001101111011100100010000001001101011011110110111101110010011001010010110101010100011110010111000001100101001000000100011001010011010011010111001100001010001101010011000000111000000010100011100000101110',\n",
       " '00110100001011100011001000001010010100110111100101101110011101000110100001100101011100110110100101110011001000000110111101100110001000000101011001001000010001000100110000100000010000110110111101100100011001010000101000110101001100010011000000001010001110000010111000110100001011100011001100001010010100110110100101101101011101010110110001100001011101000110100101101110011001110010000001100001011011100110010000100000010101000110010101110011011101000110100101101110011001110010000001110100011010000110010100100000',\n",
       " '01000011011010010111001001100011011101010110100101110100000010100011010100110001001100100000101000111000001011100011010000101110001101000000101001000001011011100010000001000001011011000111010001100101011100100110111001100001011101000110100101110110011001010010000001010011011101000111100101101100011001010010000001101111011001100010000001010110010010000100010001001100001000000100001101101111011001000110010100001010001101010011000100110011000010100011100000101110001101000010111000110101000010100101001101110101',\n",
       " '01101101011011010110000101110010011110010010000001101111011001100010000001000100011001010111001101101001011001110110111000100000010100110111010001100101011100000111001100100000010101110110100001100101011011100010000001010101011100110110100101101110011001110000101001000011010000010100010000100000010101000110111101101111011011000111001100001010001101010011000100110011000010100011100000101110001101000010111000110110000010100101001101110000011001010110001101101001011001100111100101101001011011100110011100100000',\n",
       " '01110100011010000110010100100000010100110111010001100001011101000110010100100000010000010111001101110011011010010110011101101110011011010110010101101110011101000010000001101001011011100000101001010110010010000100010001001100001000000100001101101111011001000110010100001010001101010011000100110101000010100011100000101110001101000010111000110111000010100101001101110000011001010110001101101001111110110000000101100011011000010111010001101001011011110110111000100000011011110110011000100000010011010110010101100001',\n",
       " '01101100011110010010000001000110010100110100110101110011001000000101010101110011011010010110111001100111000010100101011001001000010001000100110000001010001101010011000100110111000010100011100000101110001101010000101001010011011001010111001001101001011000010110110000100000010000010110010001100100011001010111001000100000010001010111100001100001011011010111000001101100011001010000101000110101001100010011100100001010001110000010111000110101001011100011000100001010010011010110010101100001011011000111100100101101',\n",
       " '01010100011110010111000001100101001000000100011001010011010011010010000001100110011011110111001000100000010100110110010101110010011010010110000101101100001000000100000101100100011001000110010101110010000010100011010100110010001100000000101000111000001011100011010100101110001100100000101001001101011011110110111101110010011001010010110101010100011110010111000001100101001000000100011001010011010011010010000001100110011011110111001000100000010100110110010101110010011010010110000101101100001000000100000101100100',\n",
       " '01100100011001010111001000001010001101010011001000110010000010100011100000101110001101010010111000110011000010100101011001001000010001000100110000100000010000110110111101100100011001010010000001100110011011110111001000100000011101000110100001100101001000000101001101100101011100100110100101100001011011000010000001000001011001000110010001100101011100100000101000110101001100100011010000001010001110000010111000110110000010100101001101110100011000010111010001100101001000000100110101101001011011100110100101101101',\n",
       " '01101001011110100110000101110100011010010110111101101110000010100011010100110010001110000000101000111000001011100011011000101110001100010000101001010000011000010111001001110100011010010111010001101001011011110110111001101001011011100110011100100000010011010110100101101110011010010110110101101001011110100110000101110100011010010110111101101110000010100101000001110010011011110110001101100101011001000111010101110010011001010000101000110101001100110011000000001010001110000010111000110110001011100011001000001010',\n",
       " '01001001011011100110001101101111011011010111000001101100011001010111010001100101011011000111100100100000010100110111000001100101011000110110100111111011000000010110010101100100001000000100011001010011010011010111001100001010001101010011001100110111000010100011100000101110001101110000101001000100011001010111001101101001011001110110111000100000011011110110011000100000011000010010000001000011011011110111010101101110011101000110010101110010001000000101010101110011011010010110111001100111001000000111010001101000',\n",
       " '01100101001000000101001101100101011100010111010101100101011011100111010001101001011000010110110000001010010000110110100101110010011000110111010101101001011101000010000001000001011100000111000001110010011011110110000101100011011010000000101000110101001100110011100100001010001110000010111000110111001011100011000100001010010100110111010001100001011101000110010100100000010001000110100101100001011001110111001001100001011011010010000001100001011011100110010000100000010100110111010001100001011101000110010100100000',\n",
       " '01010100011000010110001001101100011001010010000001100110011011110111001000100000011000010000101001001101011011110110010001110101011011000110111100101101001110000010000001000011011011110111010101101110011101000110010101110010000010100011010100110011001110010000101000111000001011100011011100101110001100100000101001010011011101000110000101110100011001010010000001000001011100110111001101101001011001110110111001101101011001010110111001110100000010100011010100110011001110010000101000111000001011100011011100101110',\n",
       " '00110011000010100100100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110001000000101010101110011011010010110111001100111001000000100010000101101010101000111100101110000011001010000101001000110011011000110100101110000001011010100011001101100011011110111000001110011000010100011010100110100001100010000101000111000001011100011011100101110001101000000101001001001011011010111000001101100011001010110110101100101011011100111010001100001011101000110100101101111',\n",
       " '01101110001000000101010101110011011010010110111001100111001000000100101001001011001011010101010001111001011100000110010100001010010001100110110001101001011100000010110101000110011011000110111101110000011100110000101000110101001101000011001000001010001110000010111000110111001011100011010100001010010001010111100001100001011011010111000001101100011001011000000001010001000001001000000100010001101001011001100110011001100101011100100110010101101110011101000010000001000011011011110111010101101110011101000110010101',\n",
       " '11001000001010001101010011010000110111000010100011100000101110001110000000101001000110010100110100110100100000011000010111001100100000011000010110111000100000010000010111001001100010011010010111010001100101011100100010000001000011011010010111001001100011011101010110100101110100000010100011010100110100001110010000101000111000001011100011100000101110001100010000101001001001011011010111000001101100011001010110110101100101011011100111010001100001011101000110100101101111011011100010000001101111011001100010000001',\n",
       " '11010001101000011001010010000001000001011100100110001001101001011101000110010101110010000010100100001101101001011100100110001101110101011010010111010000001010001101010011010100110011000010100011100000101110001110000010111000110010000010100100110101101001011011100110100101101101011010010111101001101001011011100110011100100000011101000110100001100101001000000100111101110101011101000111000001110101011101000010000001000100011001010110110001100001011110010111001100100000011001100110111101110010001000000110000101',\n",
       " '10111000001010010001100101001101001101000010100011010100110101001101100000101000111000001011100011100000101110001100110000101001010011011101010110110101101101011000010111001001111001000010100011010100110101001101110000101000111000001011100011100100001010010000010110111001100001011011000111100101110011011010010111001100100000011011110110011000100000010100110111100101101110011000110110100001110010011011110110111001101111011101010111001100100000010100110110010101110001011101010110010101101110011101000110100101',\n",
       " '10000101101100000010100100001101101001011100100110001101110101011010010111010001110011000010100011010100110101001101110000101000111000001011100011000100110000001000000100000101101100011001110110111101110010011010010111010001101000011011010110100101100011001000000101001101110100011000010111010001100101001000000100110101100001011000110110100001101001011011100110010100100000001010000100000101010011010011010010100100001010010000110110100001100001011100100111010001110011000010100011010100110110001100010000101000',\n",
       " '11100000101110001100010011000100100000010001100110111101110010011011010110000101101100001000000100110101101111011001000110010101101100001000000110011001101111011100100010000001010011011001010111000101110101011001010110111001110100011010010110000101101100001000000100001101101001011100100110001101110101011010010111010001110011000010100011010100110110001101010000101000111000001011100011000100110010001000000100001101101111011011100110001101101100011101010110010001101001011011100110011100100000010100100110010101',\n",
       " '10110101100001011100100110101101110011000010100011010100110110001101100000101000111000001011100011000100110011001000000100010101111000011000010110110101110000011011000110010101110011001000000110111101100110001000000101001101101111011011000111011001100101011001000010000001010000011100100110111101100010011011000110010101101101011100110000101000110101001101100011011100001010010100000111001001101111011000100110110001100101011011010111001100001010001101010011011100110110000010100101001001100101011001100110010101',\n",
       " '11001001100101011011100110001101100101011100110000101000110101001110000011000100001010010000110010000001101000001000000110000100100000011100000010000001110100001000000110010100100000011100100000101000111001000010100100000101110011011110010110111001100011011010000111001001101111011011100110111101110101011100110010000001010011011001010111000101110101011001010110111001110100011010010110000101101100000010100100001101101001011100100110001101110101011010010111010001110011000010100011010100111000001100110000101000',\n",
       " '11100100101110001100010000101001000001011100110111100101101110011000110110100001110010011011110110111001101111011101010111001100100000010000100110010101101000011000010111011001101001011011110111001000001010001101010011100000110100000010100011100100101110001100100000101001000001011011100110000101101100011110010111001101101001011100110010000001101111011001100010000001000001011100110111100101101110011000110110100001110010011011110110111001101111011101010111001100100000010000110110100101110010011000110111010101',\n",
       " '10100101110100011100110000101000110101001110000011100000001010001110010010111000110011000010100101001101111001011011100111010001101000011001010111001101101001011100110010000001101111011001100010000001000001011100110111100101101110011000110110100001110010011011110110111001101111011101010111001100100000010000110110100101110010011000110111010101101001011101000111001100001010001101010011100100110110000010100011100100101110001101000000101001010011011101000110000101110100011001010010000001010010011001010110010001',\n",
       " '11010101100011011101000110100101101111011011100000101000110110001100000011100100001010001110010010111000110101000010100101001101110100011000010111010001100101001000000100000101110011011100110110100101100111011011100110110101100101011011100111010000001010001101100011001000110100000010100011100100101110001101010010111000110001000010100101010001110010011000010110111001110011011010010111010001101001011011110110111000100000010001000110100101100001011001110111001001100001011011010000101000110110001100100011011100',\n",
       " '00101000111001001011100011010100101110001100100000101001000101011110000111000001101100011011110110100101110100011010010110111001100111001000000101010101101110011100110111000001100101011000110110100111111011000000010110010101100100001000000100111001100101011110000111010000101101010100110111010001100001011101000110010100001010010001010110111001110100011100100110100101100101011100110000101000110110001100110011000000001010001110010010111000110101001011100011001100001010010100110111010001100001011101000110010100',\n",
       " '10000001000001011100110111001101101001011001110110111001101101011001010110111001110100001000000101010101110011011010010110111001100111001000000100000101100100011001000110100101110100011010010110111101101110011000010110110000001010010100110111010001100001011101000110010100100000010101100110000101110010011010010110000101100010011011000110010101110011000010100011011000110011001101000000101000111001001011100011010100101110001101000000101001001111011011100110010100101101010010000110111101110100001000000101001101',\n",
       " '11010001100001011101000110010100100000010000010111001101110011011010010110011101101110011011010110010101101110011101000000101000110110001100110011100100001010001110010010111000110110000010100100100001100001011110100110000101110010011001000111001100001010001101100011010000110000000010100011100100101110001101100010111000110001000010100101001101110100011000010111010001101001011000110010000001001000011000010111101001100001011100100110010001110011000010100011011000110100001100010000101000111001001011100011011000',\n",
       " '10111000110010000010100100010001111001011011100110000101101101011010010110001100100000010010000110000101111010011000010111001001100100011100110000101000110110001101000011010100001010001110010010111000110110001011100011001100001010010100110110100101100111011011100110100111111011000000010110001101100001011011100110001101100101001000000110111101100110001000000100100001100001011110100110000101110010011001000111001100001010001101100011010000110110000010100011100100101110001101110000101001000001001000000100001101',\n",
       " '10111101101101011100000110110001100101011101000110010100100000010001000110010101110011011010010110011101101110001000000100010101111000011000010110110101110000011011000110010100001010001101100011010000111000000010100011100100101110001101110010111000110001000010100101010001101000011001010010000001010110011001010110111001100100011010010110111001100111001011010100110101100001011000110110100001101001011011100110010100100000010000110110111101101110011101000111001001101111011011000110110001100101011100100000101000',\n",
       " '11011000110100001110000000101000111001001011100011100000001010010000110110111101101110011000110110110001110101011001000110100101101110011001110010000001010010011001010110110101100001011100100110101101110011000010100011011000110101001100110000101000111001001011100011100100001010010001010111100001100001011011010111000001101100011001010111001100100000011011110110011000100000010100110110111101101100011101100110010101100100001000000101000001110010011011110110001001101100011001010110110101110011000010100011011000',\n",
       " '11010100110101000010100101000001110010011011110110001001101100011001010110110101110011000010100011011000110110001100110000101001010010011001010110011001100101011100100110010101101110011000110110010101110011000010100011011000110110001101110000101001000011001000000110100000100000011000010010000001110000001000000111010000100000011001010010000001110010000010100011000100110000000010100100010001101001011001110110100101110100011000010110110000100000010100110111100101110011011101000110010101101101001000000100010001',\n",
       " '10010101110011011010010110011101101110000010100011011000110110001110010000101000110001001100000010111000110001001000000100001001110101011010010110110001100100011010010110111001100111001000000100001001101100011011110110001101101011001000000100001101101001011100100110001101110101011010010111010001110011000010100011011000110111001100000000101000110001001100000010111000110001001011100011000100001010010001100110110001101001011100000010110101000110011011000110111101110000011100110010000001100001011011100110010000',\n",
       " '10000001010010011001010110011101101001011100110111010001100101011100100111001100100000011101110110100101110100011010000010000001000101011011100110000101100010011011000110010100001010010010010110111001110000011101010111010001110011000010100011011000110111001100000000101001111000011101100110100101101001011010010000101001000011011011110110111001110100011001010110111001110100011100110000101000110001001100000010111000110001001011100011001000001010010100110110100001101001011001100111010000100000010100100110010101',\n",
       " '10011101101001011100110111010001100101011100100111001100100000011101110110100101110100011010000010000001000101011011100110000101100010011011000110010100100000010010010110111001110000011101010111010001110011000010100011011000110111001100100000101000110001001100000010111000110001001011100011001100001010010100110111010001100001011101000110100101100011001000000101001001100001011011100110010001101111011011010010000001000001011000110110001101100101011100110111001100100000010011010110010101101101011011110111001001',\n",
       " '11100100001010001010000101001101010010010000010100110100101001000010100011011000110111001101000000101000110001001100000010111000110001001011100011010000001010010100110101001001000001010011010010000001000010011011000110111101100011011010110111001100100000011010010110111000100000010100000100110001000100011100110000101000110110001101110011100100001010001100010011000000101110001100100010000001000100011001010111001101101001011001110110111000100000010001010111100001100001011011010111000001101100011001010111001100',\n",
       " '00101000110110001101110011100100001010001100010011000000101110001100100010111000110001000010100100000100100000010000100110100101110100001011010100001101101111011101010110111001110100011010010110111001100111001000000100001101101001011100100110001101110101011010010111010000001010001101100011011100111001000010100011000100110000001011100011001000101110001100100000101001000001010100110100110100100000010000110110100001100001011100100111010000100000010010010110110101110000011011000110100101100101011001000010000001',\n",
       " '01010001101001011011010110100101101110011001110000101001001001011011100110011001101111011100100110110101100001011101000110100101101111011011100000101000110110001110000011000100001010001100010011000000101110001100100010111000110011000010100101001101101000011010010110011001110100001011010110000101101110011001000010110101000001011001000110010000100000010011010111010101101100011101000110100101110000011011000110100101100101011100100000101000110110001110000011001100001010001100010011000000101110001100100010111000',\n",
       " '11010000001010010001000110100101110110011010010110010001100101011100100000101000110110001110010011001000001010001100010011000000101110001100100010111000110101000010100100000101110010011010010111010001101000011011010110010101110100011010010110001100100000010011010110010101100001011011100000101000110111001100000011001000001010001100010011000000101110001100100010111000110110000010100101001101101111011100100111010000100000010011110111000001100101011100100110000101110100011010010110111101101110000010100011011100',\n",
       " '11000000111000000010100011000100110000001011100011001100100000010000110110110001101111011000110110101100100000010100110111100101101110011000110110100001110010011011110110111001101001011110100110000101110100011010010110111101101110000010100011011100110001001110010000101000110001001100000010111000110011001011100011000100001010010000110110110001101111011000110110101100100000010100110110101101100101011101110000101000110111001100010011100100001010001100010011000000101110001100110010111000110010000010100100011001',\n",
       " '10110001101001011100000010110101000110011011000110111101110000001000000101010001101001011011010110100101101110011001110010000001010000011000010111001001100001011011010110010101110100011001010111001001110011000010100011011100110010001100000000101000110001001100000010111000110011001011100011001100001010010000010111001101111001011011100110001101101000011100100110111101101110011011110111010101110011001000000100100101101110011100000111010101110100011100110010000001110100011011110010000001000110011011000110100101',\n",
       " '11000000101101010001100110110001101111011100000111001100001010001101110011001000110011000010100011000100110000001011100011001100101110001101000000101001010011011101110110100101110100011000110110100000100000010001000110010101100010011011110111010101101110011000110110100101101110011001110000101000110111001100100011010000001010001100010011000000101110001101000010000001000011011011110110111001100011011011000111010101100100011010010110111001100111001000000101001001100101011011010110000101110010011010110111001100',\n",
       " '00101000110111001100100011010000001010010100000111001001101111011000100110110001100101011011010111001100001010001101110011001000110110000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001101110011001100110000000010100100001100100000011010000010000001100001001000000111000000100000011101000010000001100101001000000111001000001010001100010011000100001010010101000110010101110011011101000110100101101110011001110010000001101111011001100010000001001100011011110110011101',\n",
       " '10100101100011001000000100001101101001011100100110001101110101011010010111010001110011000010100011011100110011001100010000101000110001001100010010111000110001001000000100011001100001011101010110110001110100001000000100110101101111011001000110010101101100000010100011011100110011001100100000101000110001001100010010111000110001001011100011000100001010010100110111010001110101011000110110101100101101011000010111010000100000010011010110111101100100011001010110110000001010001101110011001100110010000010100011000100',\n",
       " '11000100101110001100010010111000110010000010100101001101101001011011100110011101101100011001010010000001100001011011100110010000100000010011010111010101101100011101000110100101110000011011000110010100100000010001100110000101110101011011000111010001110011000010100011011100110011001100110000101000110001001100010010111000110001001011100011001100001010010000110100110101001111010100110010000001000011011010010111001001100011011101010110100101110100011100110000101000110111001100110011001100001010001100010011000100',\n",
       " '10111000110010001000000100001101101111011011010111000001101100011001010111100001101001011101000111100100100000011011110110011000100000011000010010000001010100011001010111001101110100001000000101001101100101011101000000101000110111001100110011001100001010001100010011000100101110001100110010000001010000011000010111010001101000001000000101001101100101011011100111001101101001011101000110100101111010011010010110111001100111000010100011011100110011001101010000101000110001001100010010111000110011001011100011000100',\n",
       " '00101001000100011001010111010001100101011000110111010001101001011011110110111000100000011011110110011000100000011000010010000001010011011100000110010101100011011010011111101100000001011000110010000001000110011000010111010101101100011101000000101000110111001100110011011100001010001100010011000100101110001101000010000001000011011010010111001001100011011101010110100101110100011100110010000001110111011010010111010001101000001000000101010001110010011001010110010100100000010100110111010001110010011101010110001101',\n",
       " '11010001110101011100100110010100001010001101110011001100111001000010100011000100110001001011100011010100100000010100100110000101101110011001000110111101101101001000000101010001100101011100110111010001110011000010100011011100110100001100000000101000110001001100010010111000110110001000000101010001100101011100110111010001101001011011100110011100100000011011110110011000100000010100110110010101110001011101010110010101101110011101000110100101100001011011000010000001000011011010010111001001100011011101010110100101',\n",
       " '11010001110011000010100011011100110100001100110000101000110001001100010010111000110110001011100011000100001010010001000110010101110011011010010110011101101110001000000110011001101111011100100010000001010100011001010111001101110100011000010110001001101001011011000110100101110100011110010000101000110111001101000011001100001010001100010011000100101110001101110010000001000010011101010110100101101100011101000010110101101001011011100010000001010011011001010110110001100110001011010101010001100101011100110111010000',\n",
       " '00101000110111001101000011011100001010001100010011000100101110001101110010111000110001000010100100001001110101011010010110110001110100001011010110100101101110001000000100110001101111011001110110100101100011001000000100001001101100011011110110001101101011001000000100111101100010011100110110010101110010011101100110010101110010000010100011011100110101001100010000101000110001001100010010111000110111001011100011001000001010010100110110100101100111011011100110000101110100011101010111001001100101001000000100000101',\n",
       " '10111001100001011011000111100101110011011010010111001100001010001101110011010100110011000010100011000100110001001011100011011100101110001100110000101001000010011011110111010101101110011001000110000101110010011110010010000001010011011000110110000101101110000010100011011100110101001101000000101000110001001100010010111000111000001000000101000001110010011010010110111001110100011001010110010000100000010000110110100101110010011000110111010101101001011101000010000001000010011011110110000101110010011001000111001100',\n",
       " '00101000110111001101010011010000001010001100010011000100101110001110000010111000110001000010100101010001100101011100110111010001101001011011100110011100100000011011110110011000100000010100000100001101000010011100110000101000110111001101010011011000001010001100010011000100101110001110000010111000110010000010100100100101101110011100110111010001110010011101010110110101100101011011100111010001100001011101000110100101101111011011100000101000110111001101010011011100001010001100010011000100101110001110010010000001',\n",
       " '00001101101111011011100110001101101100011101010110010001101001011011100110011100100000010100100110010101101101011000010111001001101011011100110000101000110111001101010011100000001010010100000111001001101111011000100110110001100101011011010111001100001010001101110011010100111000000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001101110011011000110001000010100100001100100000011010000010000001100001001000000111000000100000011101000010000001100101001000000111001000',\n",
       " '00101000110001001100100000101001000011011011110110110101110000011101010111010001100101011100100010000001000001011010010110010001100101011001000010000001000100011001010111001101101001011001110110111000001010010101000110111101101111011011000111001100001010001101110011011000110011000010100011000100110010001011100011000100100000010100110111100101101110011101000110100001100101011100110110100101110011000010100011011100110110001101000000101000110001001100100010111000110001001011100011000100001010010011100110010101',\n",
       " '11010001101100011010010111001101110100001000000100011101100101011011100110010101110010011000010111010001101001011011110110111000001010001101110011011000110100000010100011000100110010001011100011000100101110001100100000101001000111011000010111010001100101001000000100111101110000011101000110100101101101011010010111101001100001011101000110100101101111011011100000101000110111001101100011010000001010001100010011001000101110001100010010111000110011000010100101010001100101011000110110100001101110011011110110110001',\n",
       " '10111101100111011110010010000001001101011000010111000001110000011010010110111001100111000010100011011100110110001101100000101000110001001100100010111000110010001000000101000001101000011110010111001101101001011000110110000101101100001000000100010001100101011100110110100101100111011011100000101000110111001101110011000000001010001100010011001000101110001100100010111000110001000010100101000001101100011000010110001101100101011011010110010101101110011101000000101000110111001101110011001100001010001100010011001000',\n",
       " '10111000110010001011100011001000001010010100100110111101110101011101000110100101101110011001110000101000110111001101110011010000001010001100010011001000101110001100100010111000110011000010100101001101110100011000010111010001101001011000110010000001010100011010010110110101101001011011100110011100100000010000010110111001100001011011000111100101110011011010010111001100001010001101110011011100110101000010100011000100110010001011100011001100100000010000110110111101101110011000110110110001110101011001000110100101',\n",
       " '10111001100111001000000101001001100101011011010110000101110010011010110111001100001010001101110011011100110111000010100101001001100101011001100110010101110010011001010110111001100011011001010111001100001010001101110011011100110111000010100100000100100000011100000010000001110000001000000110010100100000011011100010000001100100001000000110100100100000011110000000101001000001000010100101011001001000010001000100110000100000010100100110010101100110011001010111001001100101011011100110001101100101000010100011011100',\n",
       " '11011100111001000010100100000100101110001100010000101001000100011011110110001101110101011011010110010101101110011101000110000101110100011010010110111101101110001000000110100101101110001000000101011001001000010001000100110000100000010000110110111101100100011001010000101000110111001110000011000000001010010000010010111000110010000010100100010001100001011101000110000100100000010011110110001001101010011001010110001101110100011100110000101000110111001110000011000000001010010000010010111000110010001011100011000100',\n",
       " '00101001000100011000010111010001100001001000000100111101100010011010100110010101100011011101000010000001001110011000010110110101100101011100110000101000110111001110000011000000001010010000010010111000110010001011100011001000001010010001000110000101110100011000010010000001001111011000100110101001100101011000110111010000100000010101100110000101101100011101010110010101110011001000000110000101101110011001000010000001001110011101010110110101100010011001010111001001110011000010100011011100111000001100000000101001',\n",
       " '00000100101110001100100010111000110011000010100101001101001001010001110100111001000001010011000010000001000100011000010111010001100001001000000100111101100010011010100110010101100011011101000111001100001010001101110011100000110001000010100100000100101110001100100010111000110100000010100100001001001001010101000010000001100001011011100110010000100000010000100100100101010100010111110101011001000101010000110101010001001111010100100010000001010100011110010111000001100101011100110000101000110111001110000011000100',\n",
       " '00101001000001001011100011001000101110001101010000101001010011010101000100010001011111010011000100111101000111010010010100001100100000011000010110111001100100000010100101001101010100010001000101111101001100010011110100011101001001010000110101111101010110010001010100001101010100010011110101001000100000010101000111100101110000011001010111001100001010001101110011100000110010000010100100000100101110001100100010111000110110000010100101001101010100010001000101111101010101010011000100111101000111010010010100001100',\n",
       " '10000001010100011110010111000001100101000010100011011100111000001100100000101001000001001011100011001000101110001101110000101001010011010010010100011101001110010001010100010000100000011000010110111001100100001000000101010101001110010100110100100101000111010011100100010101000100001000000101010001111001011100000110010101110011000010100011011100111000001100110000101001000001001011100011001000101110001110000000101001001001010011100101010001000101010001110100010101010010001000000101010001111001011100000110010100',\n",
       " '00101000110111001110000011010000001010010000010010111000110010001011100011100100001010010000100100111101001111010011000100010101000001010011100010000001010100011110010111000001100101000010100011011100111000001101000000101001000001001011100011001000101110001100010011000000001010010001010100111001010101010011010100010101010010010000010101010001001001010011110100111000100000010101000111100101110000011001010000101000110111001110000011010000001010010000010010111000110010001011100011000100110001000010100100001101',\n",
       " '00111101001110010100110101010001000001010011100101010000100000010001000110000101110100011000010010000001001111011000100110101001100101011000110111010001110011000010100011011100111000001101010000101001000001001011100011001000101110001100010011001000001010010101100100000101010010010010010100000101000010010011000100010100100000010001000110000101110100011000010010000001001111011000100110101001100101011000110111010001110011000010100011011100111000001101010000101001000001001011100011001000101110001100010011001100',\n",
       " '00101001010100011110010111000001100101001000000100001101101111011011100111011001100101011100100111001101101001011011110110111000001010001101110011100000110101000010100100000100101110001100100010111000110001001101000000101001000001011100100111001001100001011110010111001100001010001101110011100000110110000010100100000100101110001100110000101001001111011100000110010101110010011000010111010001101111011100100111001100001010001101110011100000110111000010100100000100101110001101000000101001010110010010000100010001',\n",
       " '00110000100000010001000110010101110011011010010110011101101110001000000100010101101110011101000110100101110100011110010000101000110111001110000011011100001010010000010010111000110100001011100011000100001010010001010100111001010100010010010101010001011001001000000100010001100101011000110110110001100001011100100110000101110100011010010110111101101110000010100011011100111000001110000000101001000001001011100011010000101110001100100000101001000001011100100110001101101000011010010111010001100101011000110111010001',\n",
       " '11010101110010011001010000101000110111001110000011100000001010010000010010111000110101000010100101000001100001011000110110101101100001011001110110010100001010001101110011100100110000000010100100000100101110001101100000101001010101011100110110100101101110011001110010000001010011011101010110001001100011011010010111001001100011011101010110100101110100011100110000101000110111001110010011000100001010010000010010111000110110001011100011000100001010010001000110010101100011011011000110000101110010011010010110111001',\n",
       " '10011100100000011000010010000001000011010011110100110101010000010011110100111001000101010011100101010000100000011010010110111000100000011000010000101001010000011000010110001101101011011000010110011101100101000010100011011100111001001100110000101001000001001011100011011100001010010000110110111101101110011000110111010101110010011100100110010101101110011101000010000001000001011100110111001101101001011001110110111001101101011001010110111001110100001000000101001101110100011000010111010001100101011011010110010101',\n",
       " '10111001110100011100110000101000110111001110010011010000001010010000010010111000110111001011100011000100001010010100110110100101101101011100000110110001100101001000000101001101101001011001110110111001100001011011000010000001000001011100110111001101101001011001110110111001101101011001010110111001110100000010100011011100111001001101010000101001000001001011100011011100101110001100100000101001000001011100110111001101101001011001110110111001101001011011100110011100100000010100110110100101100111011011100110000101',\n",
       " '10110000100000010101100110000101101100011101010110010101110011001000000101010101110011011010010110111001100111000010100100111101010100010010000100010101010010010100110000101000110111001110010011011000001010010000110110111101101110011101000110010101101110011101000111001100001010011110000110100101111000000010100100000100101110001101110010111000110011000010100101001101100101011011000110010101100011011101000110010101100100001000000101001101101001011001110110111001100001011011000010000001000001011100110111001101',\n",
       " '10100101100111011011100110110101100101011011100111010000001010001101110011100100110111000010100100000100101110001101110010111000110100000010100100001101101111011011100110010001101001011101000110100101101111011011100110000101101100001000000101001101101001011001110110111001100001011011000010000001000001011100110111001101101001011001110110111001101101011001010110111001110100000010100011011100111001001110000000101001000001001011100011011100101110001101010000101001000111010001010100111001000101010100100100000101',\n",
       " '01010001000101001000000101001101110100011000010111010001100101011011010110010101101110011101000000101000110111001110010011100100001010010000010010111000111000000010100100010001100101111110110000000101101110011010010110111001100111001000000110000101101110001000000100010101101110011101000110100101110100011110010010000001110111011010010111010001101000001000000100011101000101010011100100010101010010010010010100001101110011000010100011011100111001001110010000101001000001001011100011100100001010010100110110010101',\n",
       " '11000101110101011001010110111001110100011010010110000101101100001000000100000101110011011100110110100101100111011011100110110101100101011011100111010000100000010100110111010001100001011101000110010101101101011001010110111001110100011100110000101000111000001100000011000000001010010000010010111000111001001011100011000100001010010100000101001001001111010000110100010101010011010100110010000001010011011101000110000101110100011001010110110101100101011011100111010000001010001110000011000000110000000010100100000100',\n",
       " '10111000111001001011100011001000001010010010010100011000100000010100110111010001100001011101000110010101101101011001010110111001110100000010100011100000110000001100100000101001000001001011100011100100101110001100110000101001000011010000010101001101000101001000000101001101110100011000010111010001100101011011010110010101101110011101000000101000111000001100000011001000001010010000010010111000111001001011100011010000001010010011000110111101101111011100000010000001010011011101000110000101110100011001010110110101',\n",
       " '10010101101110011101000111001100001010001110000011000000110011000010100100000100101110001110010010111000110101000010100101010101110011011010010110111001100111001000000110000100100000010100000111001001101111011000110110010101110011011100110010000001100110011011110111001000100000011000010010000001000011011011110110110101100010011010010110111001100001011101000110100101101111011011100110000101101100000010100100001101101001011100100110001101110101011010010111010000001010001110000011000000110011000010100100000100',\n",
       " '10111000111001001011100011011000001010010100110111010001100001011101000110010101101101011001010110111001110100001000000100111101110010011001000110010101110010011010010110111001100111000010100011100000110000001101010000101001000001001011100011100100101110001101110000101001010101011100110110100101101110011001110010000001100001001000000101011001000001010100100100100101000001010000100100110001000101001000000110100101101110001000000110000100100000010100000101001001001111010000110100010101010011010100110000101000',\n",
       " '11100000110000001101100000101001000001001011100011000100110000001000000101001101100101011100010111010101100101011011100111010001101001011000010110110000100000010000110110100101110010011000110111010101101001011101000111001100001010001110000011000100110001000010100100000100101110001100010011000000101110001100010000101001000001001000000100011101100001011101000110010101100100001000000100010000100000010011000110000101110100011000110110100000001010001110000011000100110001000010100100000100101110001100010011000000',\n",
       " '10111000110010000010100100010000100000010001100110110001101001011100000010110101000110011011000110111101110000000010100011100000110001001100100000101001000001001011100011000100110000001011100011001100001010010101010111001101101001011011100110011100100000011000010010000001010111010000010100100101010100001000000101010101001110010101000100100101001100001000000101001101110100011000010111010001100101011011010110010101101110011101000000101000111000001100010011001100001010010000010010111000110001001100000010111000',\n",
       " '11010000001010010000010010000001000110011011000110100101110000001011010100011001101100011011110111000000100000011101110110100101110100011010000010000001000001011100110111100101101110011000110110100001110010011011110110111001101111011101010111001100001010010100100110010101110011011001010111010000001010001110000011000100110100000010100100000100101110001100010011000000101110001101010000101001010011011110010110111001100011011010000111001001101111011011100110111101110101011100110010000001010010011001010111001101',\n",
       " '10010101110100000010100011100000110001001101000000101001000001001011100011000100110000001011100011011000001010010100100110010101100111011010010111001101110100011001010111001001110011000010100011100000110001001101000000101001000001001011100011000100110000001011100011011100001010010100110110100001101001011001100111010000100000010100100110010101100111011010010111001101110100011001010111001001110011000010100011100000110001001101110000101001000001001011100011000100110000001011100011100000001010010000110110111101',\n",
       " '11010101101110011101000110010101110010011100110000101000111000001100010011100100001010010000010010111000110001001100000010111000111001000010100101010101110011011010010110111001100111001000000101001101110101011000100110001101101001011100100110001101110101011010010111010001110011001000000111011101101001011101000110100000100000010001110100010101001110010001010101001001001001010000110000101001010000011000010111001001100001011011010110010101110100011001010111001001110011000010100011100000110001001110010000101001',\n",
       " '00000100101110001100010011000000101110001100010011000000100000010000010010000001001101011011110110111101110010011001010010110101010100011110010111000001100101001000000100011001101001011011100110100101110100011001010010000001010011011101000110000101110100011001010010000001001101011000010110001101101000011010010110111001100101000010100011100000110010001100100000101001000001001011100011000100110000001011100011000100110001000010100100000100100000010011010110010101100001011011000111100100101101010101000111100101',\n",
       " '11000001100101001000000100011001101001011011100110100101110100011001010010000001010011011101000110000101110100011001010010000001001101011000010110001101101000011010010110111001100101000010100011100000110010001101000000101001000001001011100011000100110001001000000100001101101111011011010110110101101111011011100010000001000101011100100111001001101111011100100111001100100000011010010110111000100000010101100100100001000100010011000010000001000011011011110110010001100101000010100011100000110010001101110000101001',\n",
       " '00000100101110001100010011001000100000010000110110111101101110011000110110110001110101011001000110100101101110011001110010000001010010011001010110110101100001011100100110101101110011000010100011100000110011001100000000101001010010011001010110011001100101011100100110010101101110011000110110010101110011000010100011100000110011001100010000101001000001001000000111000000100000011100000010000001100101001000000110111000100000011001000010000001101001001000000111100000001010010000100000101001010100011101010111010001',\n",
       " '10111101110010011010010110000101101100001000000011000110000000010100010010010110111001110100011100100110111101100100011101010110001101110100011010010110111101101110001000000111010001101111000010100101000101110101011000010111001001110100011101010111001100100000010010010100100100100000010000110100000101000100001000000101001101101111011001100111010001110111011000010111001001100101000010100011100000110011001100110000101001000010001011100011000100001010010010010110111001110100011100100110111101100100011101010110',\n",
       " '00110111010001101001011011110110111000001010001110000011001100110011000010100100001000101110001100010010111000110001000010100100011101100101011101000111010001101001011011100110011100100000010100110111010001100001011100100111010001100101011001000000101000111000001100110011010000001010010000100010111000110010000010100101001101110100011000010111001001110100011010010110111001100111001000000110000100100000010011100110010101110111001000000101000001110010011011110110101001100101011000110111010000001010001110000011',\n",
       " '00110011011000001010010000100010111000110011000010100100010001100101011100110110100101100111011011100010000001000101011011100111010001110010011110010010000001010101011100110110100101101110011001110010000001010011011000110110100001100101011011010110000101110100011010010110001100100000010000110110000101110000011101000111010101110010011001010000101000111000001100110011100000001010010000100010111000110011001011100011000100001010010101010111001101101001011011100110011100100000011101000110100001100101001000000100',\n",
       " '00100110110001101111011000110110101100100000010001010110010001101001011101000110111101110010000010100011100000110011001110000000101001000010001011100011001100101110001100100000101001010011011110010110111001110100011010000110010101110011011010010111101001101001011011100110011100100000011000010010000001000011011010010111001001100011011101010110100101110100001000000110011001110010011011110110110100100000011101000110100001100101000010100101001101100011011010000110010101101101011000010111010001101001011000110000',\n",
       " '10100011100000110100001101100000101001000010001011100011001100101110001100110000101001010011011010010110110101110101011011000110000101110100011010010110111001100111001000000111010001101000011001010010000001000100011001010111001101101001011001110110111001100101011001000010000001000011011010010111001001100011011101010110100101110100000010100011100000110100001110000000101001000010001011100011010000001010010001000110010101110011011010010110011101101110001000000100010101101110011101000111001001111001001000000101',\n",
       " '01010111001101101001011011100110011100100000010101100100100001000100010011000000101000111000001101010011010000001010010000100010111000110100001011100011000100001010010000110111001001100101011000010111010001100101001000000100000101101110011011110111010001101000011001010111001000100000010100000111001001101111011010100110010101100011011101000000101000111000001101010011010000001010010000100010111000110100001011100011001000001010010101010111001101101001011011100110011100100000011101000110100001100101001000000101',\n",
       " '01000110010101111000011101000010000001000101011001000110100101110100011011110111001000001010001110000011010100110100000010100100001000101110001101000010111000110011000010100101001101111001011011100111010001101000011001010111001101101001011110100110100101101110011001110010000001100001001000000100001101101001011100100110001101110101011010010111010000100000011001100111001001101111011011010010000001110100011010000110010100100000010101100100100001000100010011000000101001000011011011110110010001100101000010100011',\n",
       " '10000011010100110110000010100100001000101110001101000010111000110100000010100101000001100101011100100110011001101111011100100110110101101001011011100110011100100000010001100111010101101110011000110111010001101001011011110110111001100001011011000010000001010011011010010110110101110101011011000110000101110100011010010110111101101110000010100011100000110101001101100000101001000010001011100011010000101110001101010000101001010101011100110110100101101110011001110010000001010001011101010110000101110010011101000111',\n",
       " '01010111001100100000010010010100100100100000011101000110111100100000010001000110010101100010011101010110011100100000010101100100100001000100010011000000101001000011011011110110010001100101000010100011100000110101001101100000101001000010001011100011010100001010010011010110100101111000011010010110111001100111001000000100010001100101011100110110100101100111011011100010110101000101011011100111010001110010011110010010000001001101011001010111010001101000011011110110010001110011000010100011100000110101001101110000',\n",
       " '10100100001000101110001101010010111000110001000010100101010101110011011010010110111001100111001000000101001101100011011010000110010101101101011000010111010001101001011000110010000001000101011011100111010001110010011110010010000001100001011101000010000001110100011010000110010100100000010101000110111101110000000010100100110001100101011101100110010101101100000010100011100000110101001101110000101001000010001011100011010100101110001100100000101001010101011100110110100101101110011001110010000001010110010010000100',\n",
       " '01000100110000100000011000010111010000100000011101000110100001100101001000000101010001101111011100000010000001001100011001010111011001100101011011000000101000111000001101100011000000001010010000100010111000110110000010100101000101110101011000010111001001110100011101010111001100100000010010010100100100100000010101110110100101101110011001000110111101110111011100110000101000111000001101100011000100001010010000100010111000110111000010100100001101101111011011100110001101101100011101010110010001101001011011100110',\n",
       " '01110010000001010010011001010110110101100001011100100110101101110011000010100011100000110110001100100000101001000001001000000111000000100000011100000010000001100101001000000110111000100000011001000010000001101001001000000111100000001010010000110000101001010100011101010111010001101111011100100110100101100001011011000010000000110010100000000101000100100101101101011100000110110001100101011011010110010101101110011101000110100101101110011001110000101001000011011010010111001001100011011101010110100101110100011100',\n",
       " '11001000000110100101101110001000000100000101101100011101000110010101110010011000010010000001000100011001010111011001101001011000110110010101110011000010100011100000110110001100110000101001000011001011100011000100001010010010010110110101110000011011000110010101101101011001010110111001110100011010010110111001100111001000000110000100100000010000110110100101110010011000110111010101101001011101000010000001101001011011100010000001100001001000000100001101111001011000110110110001101111011011100110010100100000010010',\n",
       " '01010010010000101001000110010100000100011101000001000010100011100000110110001100110000101001000011001011100011000100101110001100010000101001010011011001010110110001100101011000110111010001101001011011100110011100100000011000010010000001000011011010000110100101110000000010100011100000110110001100110000101001000011001011100011000100101110001100100000101001000011011011110110110101110000011010010110110001101001011011100110011100100000011101000110100001100101001000000101000001110010011011110110101001100101011000',\n",
       " '11011101000000101000111000001101100011010000001010010000110010111000110001001011100011001100001010010100000110010101110010011001100110111101110010011011010110100101101110011001110010000001010100011010010110110101101001011011100110011100100000010100110110100101101101011101010110110001100001011101000110100101101111011011100000101000111000001101100011010100001010010000110010111000110001001011100011010000001010010101010111001101101001011011100110011100100000011101000110100001100101001000000100001101101000011010',\n",
       " '01011100000010000001010000011011000110000101101110011011100110010101110010000010100011100000110110001101110000101001000011001011100011001000001010010011010110000101101011011010010110111001100111001000000101000001101001011011100010000001000001011100110111001101101001011001110110111001101101011001010110111001110100011100110000101000111000001101110011000100001010010000110010111000110010001011100011000100001010010100100110010101100011011011110110110101110000011010010110110001101001011011100110011100100000011101',\n",
       " '00011010000110010100100000010100000111001001101111011010100110010101100011011101000010000001110111011010010111010001101000001000000101000001101001011011100000101001000001011100110111001101101001011001110110111001101101011001010110111001110100011100110000101000111000001101110011010000001010010000110010111000110011000010100101000001110010011011110110011101110010011000010110110101101101011010010110111001100111001000000110000101101110011001000010000001000011011011110110111011111011000000010110011101110101011100',\n",
       " '10011010010110111001100111001000000111010001101000011001010010000001000110010100000100011101000001000010100100010001100101011101100110100101100011011001010000101000111000001101110011010000001010010000110010111000110011001011100011000100001010010010100101010001000001010001110010000001010000011100100110111101100111011100100110000101101101011011010110100101101110011001110000101000111000001101110011010000001010010000110010111000110100000010100100001101101111011011100110001101101100011101010110010001101001011011',\n",
       " '10011001110010000001010010011001010110110101100001011100100110101101110011000010100011100000110111001101110000101001000001001000000111000000100000011100000010000001100101001000000110111000100000011001000010000001101001001000000111100000001010010001000000101001010100011101010111010001101111011100100110100101100001011011000010000000110011100000000101000101010101110011011010010110111001100111001000000101000101110101011000010111001001110100011101010111001100100000010010010100100100001010010101000110111101101111',\n",
       " '01101100011100110000101000111000001101110011100100001010010001000010111000110001000010100100100101101101011100000110110001100101011011010110010101101110011101000110100101101110011001110010000001100001011011100010000001000001011001000110010001100101011100100010000001110101011100110110100101101110011001110010000001010001011101010110000101110010011101000111010101110011001000000100100101001001000010100011100000110111001110010000101001000100001011100011000100101110001100010000101001010011011010010110110101110101',\n",
       " '01101100011000010111010001101001011011100110011100100000011101000110100001100101001000000100001101101001011100100110001101110101011010010111010000001010001110000011100000110000000010100100010000101110001100010010111000110010000010100101010001101001011011010110100101101110011001110010000001010011011010010110110101110101011011000110000101110100011010010110111101101110000010100011100000111000001100100000101001000100001011100011000100101110001100110000101001001001011011010111000001101100011001010110110101100101',\n",
       " '01101110011101000110100101101110011001110010000001110100011010000110010100100000010000010110010001100100011001010111001000100000010000110110100101110010011000110111010101101001011101000010000001101111011011100010000001110100011010000110010100001010010001000100010100110010001000000100001001101111011000010111001001100100000010100011100000111000001101010000101001000100001011100011001000001010010101010111001101101001011011100110011100100000011000010110111000100000010011000101000001001101001000000100110101101111',\n",
       " '01100100011101010110110001100101000010100011100000111000001101010000101001000100001011100011001100001010010001000110010101110011011010010110011101101110001000000110111101100110001000000110000100100000010001100110100101101110011010010111010001100101001000000101001101110100011000010111010001100101001000000100110101100001011000110110100001101001011011100110010100001010001110000011100100110010000010100100010000101110001101000000101001000011011011110110111001100011011011000111010101100100011010010110111001100111',\n",
       " '00100000010100100110010101101101011000010111001001101011011100110000101000111000001110010011011100001010011110000111100000001010010000110110111101101110011101000110010101101110011101000111001100001010010000010010000001110000001000000111000000100000011001010010000001101110001000000110010000100000011010010010000001111000000010100100010100001010010000110110111101101101011011010110010101110010011000110110100101100001011011000010000001000100011001010111011001101001011000110110010101110011000010100011100000111001',\n",
       " '00111001000010100100010100101110001100010000101001010011011010010110110101110000011011000110010100100000010100000100110001000100011100110000101000111000001110010011100100001010010001010010111000110001001011100011000100001010010101000110100001100101001000000011001000110010010101100011000100110000001000000101000001000001010011000010000001000100011001010111011001101001011000110110010100001010001110000011100100111001000010100100010100101110001100100000101001000011011011110110110101110000011011000110010101111000',\n",
       " '00100000010100000100110001000100011100110000101000111001001100000011000100001010010001010010111000110010001011100011000100001010010000010110110001110100011001010111001001100001001000000100110101000001010110000010000000110111001100000011000000110000000010100011100100110000001100100000101001000101001011100011001100001010010001100110100101100101011011000110010000101101010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100011101100001011101000110010100100000',\n",
       " '01000001011100100111001001100001011110010111001100001010001110010011000000110100000010100100010100101110001100110010111000110001000010100100000101101100011101000110010101110010011000010010000001000110010011000100010101011000001000000011000100110000010010110000101000111001001100000011010000001010010001010010111000110011001011100011001000001010010110000110100101101100011010010110111001111000001000000101100001000011001101000011000000110000001100000000101000111001001100000011100000001010010001010010111000110011',\n",
       " '00101110001100110000101001000001011011000111010001100101011100100110000100100000010000010101000001000101010110000010000000110010001100000100101100001010001110010011000000111001000010100100010100101110001100110010111000110100000010100100000101101100011101000110010101110010011000010010000001010011011101000111001001100001011101000110100101111000000010100011100100110001001100000000101001000101001011100011001100101110001101010000101001000001011011000111010001100101011100100110000100100000010000110111100101100011',\n",
       " '01101100011011110110111001100101001011000010000001000011011110010110001101101100011011110110111001100101001000000100100101001001001011000010000001100001011011100110010000001010010000110111100101100011011011000110111101101110011001010010000001001001010010010100100100001010001110010011000100110001000010100100010100101110001100110010111000110110000010100100000101101100011101000110010101110010011000010010000001010011011101000111001001100001011101000110100101111000001000000100100101001001001000000110000101101110',\n",
       " '01100100001000000101001101110100011100100110000101110100011010010111100000100000010010010100100101001001000010100011100100110001001100010000101001000101001011100011001100101110001101110000101001011000011010010110110001101001011011100111100000100000010101100110100101110010011101000110010101111000000010100011100100110001001100100000101001000101001011100011001100101110001110000000101001011000011010010110110001101001011011100111100000100000010101100110100101110010011101000110010101111000001011010100100101001001',\n",
       " '00100000011000010110111001100100001000000101011001101001011100100111010001100101011110000010110101001001010010010010000001010000011100100110111100101100000010100101011001101001011100100111010001100101011110000010110100110100001011000010000001100001011011100110010000100000010101100110100101110010011101000110010101111000001011010011010100001010001110010011000100110100000010100100010100101110001100110010111000111001000010100101100001101001011011000110100101101110011110000010000001010011011100000110000101110010',\n",
       " '01110100011000010110111000101101001100110000101000111001001100010011010000001010010001010010111000110100000010100101010001110010011000010110111001110011011010010111001101110100011011110111001000101101010101000111001001100001011011100111001101101001011100110111010001101111011100100010000001001100011011110110011101101001011000110000101000111001001100010011010000001010010001010010111000110100001011100011000100001010010101000101010001001100001000000100001101101001011100100110001101110101011010010111010000100000',\n",
       " '01000110011000010110110101101001011011000110100101100101011100110000101000111001001100010011010100001010010100100110010101100110011001010111001001100101011011100110001101100101011100110000101000111001001100010011011000001010010000010110111001110011011101110110010101110010011100110000101000111001001100010011100100001010010010010110111001100100011001010111100000001010001110010011001100110100000010100011000100001010011000110010000001101000001000000110000100100000011100000010000001110100001000000110010100100000',\n",
       " '01110010000010100011000100001010010001000110010101110011011010010110011101101110001000000100001101101111011011100110001101100101011100000111010001110011000010100100001101101000011000010111000001110100011001010111001000100000010011110110001001101010011001010110001101110100011010010111011001100101011100110000101001001001011011100010000001110100011010000110100101110011001000000110001101101000011000010111000001110100011001010111001000100000011110010110111101110101001000000111011101101001011011000110110000100000',\n",
       " '01100010011001010010000001101001011011100111010001110010011011110110010001110101011000110110010101100100001000000111010001101111001110100000101010000000100010000010100100010001101001011001110110100101110100011000010110110000100000011010000110000101110010011001000111011101100001011100100110010100100000011000110110111101101101011100000110111101101110011001010110111001110100011100110000101010000000100010000010100100000101101110001000000110111101110110011001010111001001110110011010010110010101110111001000000110',\n",
       " '11110110011000100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000111010001100101011000110110100001101110011011110110110001101111011001110111100100001010100000001000100000101001010100011010000110010100100000011001000110010101110011011010010110011101101110001000000111000001110010011011110110001101100101011100110111001100100000011001100110111101110010001000000110010001101001011001110110100101110100011000',\n",
       " '01011011000010000001101000011000010111001001100100011101110110000101110010011001010000101000110010000010100100001100100000010010000010000001000001001000000101000000100000010101000010000001000101001000000101001000001010001100010000101010000000100010000010100100010001100101011100110110100101100111011011100010000001000011011011110110111001100011011001010111000001110100011100110000101001010100011010000110100101110011001000000110001001101111011011110110101100100000011010010111001100100000011000010110001001101111',\n",
       " '01110101011101000010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100111000000001010001110100011010000110010100100000011000110110100101110010011000110111010101101001011101000111001100100000011001100111001001101111011011010010000001110111011010000110100101100011011010000010000001100011011011110110110101110000011101010111010001100101011100100111001100100000011000010111001001100101001000000110001001110101011010010110110001110100001011100010000001',\n",
       " '01000001110010011011110111000001100101011100100010000001110101011011100110010001100101011100100111001101110100011000010110111001100100011010010110111001100111001000000110111101100110000010100110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000110100101110011001000000111011001101001011101000110000101101100001000000110011001101111011100100010000001110100011011110110010001100001011110011000000001100101110011001000000110010101101100011001010110',\n",
       " '00110111010001110010011010010110001101100001011011000010000001100001011011100110010000100000011000110110111101101101011100000111010101110100011001010111001000100000011001010110111001100111011010010110111001100101011001010111001001110011001011100010000001010100011010000110010101110011011001010010000001100011011010010111001001100011011101010110100101110100011100110010000001100001011100100110010100100000011101000110100001100101001000000110101101100101011110010010000001101001011011100110011101110010011001010110',\n",
       " '01000110100101100101011011100111010000100000011011110110011000001010011000110110111101101101011100000111010101110100011001010111001001110011001000000110000101101110011001000010000001100001011100100110010100100000011000010110110001110011011011110010000001110101011100110110010101100100001000000110100101101110001000000110110101100001011011100111100100100000011011110111010001101000011001010111001000100000011000010111000001110000011011000110100101100011011000010111010001101001011011110110111001110011001011100010',\n",
       " '00000101010001101000011001010111100100100000011000010111001001100101001000000110011001101111011101010110111001100100001000000110100101101110001000000110001101101111011011010110110101101111011011100110110001111001001000000111010101110011011001010110010000100000011100000111001001101111011001000111010101100011011101000111001100101100001000000111001101110101011000110110100000100000011000010111001100001010011001000110100101100111011010010111010001100001011011000010000001110111011000010111010001100011011010000110',\n",
       " '01010111001100101100001000000111011001100001011100100110100101101111011101010111001100100000011010000110111101110101011100110110010101101000011011110110110001100100001000000110000101110000011100000110110001101001011000010110111001100011011001010111001100101100001000000100001101000100001000000111000001101100011000010111100101100101011100100111001100101100001000000110000101101110011001000010000001100101011011000110010101100011011101000111001001101111011011100110100101100011001000000110011101100001011011010110',\n",
       " '01010111001100101100001000000110000101110011001000000111011101100101011011000110110000100000011000010111001100100000011010010110111000100000011011000110000101110010011001110110010100100000011100110111100101110011011101000110010101101101011100110010110000001010011100110111010101100011011010000010000001100001011100110010000001110100011010000110010100100000011001010111000101110101011010010111000001101101011001010110111001110100001000000110011001101111011100100010000001110100011001010110110001100101011100000110',\n",
       " '10000110111101101110011001010010000001100001011011100110010000100000011101000110010101101100011001010111011001101001011100110110100101101111011011100010000001101110011001010111010001110111011011110111001001101011011100110010111000001010010101000110100001100101001000000110110101100001011101000110010101110010011010010110000101101100001000000110100101101110001000000111010001101000011010010111001100100000011000100110111101101111011010110010000001110111011010010110110001101100001000000110100101101110011101000111',\n",
       " '00100110111101100100011101010110001101100101001000000111010001101000011001010010000001110010011001010110000101100100011001010111001000100000011101000110111100100000011101000110100001100101001000000110110101100001011011100111100100100000011010010111001101110011011101010110010101110011001000000110100101101110011101100110111101101100011101100110010101100100001000000110100101101110001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011011110110011000100000011011000110',\n",
       " '11110110011101101001011000110000101001100011011010010111001001100011011101010110100101110100011100110010111000100000010010010111010000100000011001010111100001110000011011000110000101101001011011100111001100100000011101000110100001100101001000000110101101100101011110010010000001101001011001000110010101100001011100110010000001110111011010010111010001101000001000000111001101101001011011010111000001101100011001010010000001100101011110000110000101101101011100000110110001100101011100110010000001100001011011100110',\n",
       " '01000010000001110011011010000110111101110111011100110010000001101000011011110111011100100000011000110110111101101101011100000110110001100101011110000010000001100011011010010111001001100011011101010110100101110100011100110010000001100011011000010110111000100000011000100110010100100000011001000110010101110010011010010111011001100101011001000010000001100110011100100110111101101101000010100110010101101100011001010110110101100101011011100111010001100001011100100111100100100000011011110110111001100101011100110010',\n",
       " '11100010000001010111011001010010000001100011011011110111011001100101011100100010000001110100011010000110010100100000011000110110110001100001011100110111001101101001011000110110000101101100001000000111010001101000011001010110111101110010011110010010000001110101011100110110010101100100001000000110100101101110001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011011110110011000100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111',\n",
       " '01010110100101110100011100110010000001101001011011100010000001100111011100100110010101100001011101000010000001100100011001010111000001110100011010000010000001100010011001010110001101100001011101010111001101100101001000000110100101110100000010100111000001110010011011110111011001101001011001000110010101110011001000000111010001101000011001010010000001110010011001010110000101100100011001010111001000100000011101110110100101110100011010000010000001100001011011100010000001101001011011100111010001110101011010010111',\n",
       " '01000110100101110110011001010010000001110101011011100110010001100101011100100111001101110100011000010110111001100100011010010110111001100111001000000110111101100110001000000111010001101000011001010010000001101110011000010111010001110101011100100110010100100000011011110110011000100000011100110111010101100011011010000010000001100011011010010111001001100011011101010110100101110100011100110010111000100000010000100111010101110100001000000111010001101000011100100110111101110101011001110110100001101111011101010111',\n",
       " '01000010000001110100011010000110010100100000011000100110111101101111011010110010000001110111011001010000101001100001011011000111001101101111001000000110100101101100011011000111010101110011011101000111001001100001011101000110010100100000011101000110100001100101001000000110110101101111011001000110010101110010011011100010000001110111011000010111100100100000011011110110011000100000011001000110010101110011011010010110011101101110011010010110111001100111001000000110110001101111011001110110100101100011001000000110',\n",
       " '00110110100101110010011000110111010101101001011101000111001100101100001000000111010101110011011010010110111001100111001000000111001101101111011100000110100001101001011100110111010001101001011000110110000101110100011001010110010000100000011000110110111101101101011100000111010101110100011001010111001000100000011000010110100101100100011001010110010000100000011001000110010101110011011010010110011101101110001000000010100001000011010000010100010000101001000010100111001101101111011001100111010001110111011000010111',\n",
       " '00100110010100100000011101000110111101101111011011000111001100101110001000000101010001101000011001010010000001000011010000010100010000100000011011010110010101110100011010000110111101100100011011110110110001101111011001110111100100100000011000010110010001101111011100000111010001100101011001000010000001101001011011100010000001110100011010000110010100100000011000100110111101101111011010110010000001101001011100110010000001100010011000010111001101100101011001000010000001101111011011100010000001110100011010000110',\n",
       " '01010010000001101001011011100110010001110101011100110111010001110010011110010010110101110011011101000110000101101110011001000110000101110010011001000010000001100100011001010111001101101001011001110110111000100000011011000110000101101110011001110111010101100001011001110110010100001010011000110110000101101100011011000110010101100100001000000101011001001000010001000100110000101110001000000100010001100101011100110110100101100111011011100010000001110111011010010111010001101000001000000101011001001000010001000100',\n",
       " '11000010000001101001011100110010000011111011000000010111001001110011011101000010000001101001011011100111010001110010011011110110010001110101011000110110010101100100001000000110100101101110001000000100001101101000011000010111000001110100011001010111001000100000001100100010110000100000011000010110111001100100001000000111010101110011011000010110011101100101001000000110111101100110001000000101011001001000010001000100110000100000011000010110111001100100001000000100001101000001010001000010000001110100011011110110',\n",
       " '11110110110001110011001000000110100101110011001000000110000101101110000010100110100101101110011101000110010101100111011100100110000101101100001000000111000001100001011100100111010000100000011011110110011000100000011001010110000101100011011010000010000001100011011010000110000101110000011101000110010101110010001000000110100101101110001000000111010001101000011001010010000001100010011011110110111101101011001011100000101001001100011011110110011101101001011000110010000001100011011010010111001001100011011101010110',\n",
       " '10010111010001110011001000000110000101110010011001010010000001101001011011010111000001101100011001010110110101100101011011100111010001100101011001000010000001100101011011000110010101100011011101000111001001101111011011100110100101100011011000010110110001101100011110010010110000100000011101010111001101101001011011100110011100100000011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100100000011011110110111000100000011000010110111000100000011010010110111001110100011001010110',\n",
       " '01110111001001100001011101000110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011000110110100001101001011100000010111000100000010000110110111101101101011011010110111101101110011011000111100100001010011000010111011001100001011010010110110001100001011000100110110001100101001000000110001101101000011010010111000001110011001000000111010001101000011000010111010000100000011101010111001101100101001000000110110101101111011001000110010101110010011011100010000001110100011001010110',\n",
       " '00110110100001101110011011110110110001101111011001110111100100100000011011010110000101111001001000000110001101101111011011100111010001100001011010010110111000100000011010000111010101101110011001000111001001100101011001000111001100100000011011110110011000100000011011010110100101101100011011000110100101101111011011100111001100100000011011110110011000100000011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100101100001000000110000101110011001000000110100101101110001000000111',\n",
       " '01000110100001100101001000000110001101100001011100110110010100100000011011110110011000001010011000110110111101101101011100000111010101110100011001010111001000100000011100000111001001101111011000110110010101110011011100110110111101110010011100110010111000100000010101000110100001100101001000000110001001100001011100110110100101100011001000000110001001110101011010010110110001100100011010010110111001100111001000000110001001101100011011110110001101101011011100110010000001100110011011110111001000100000011100110111',\n",
       " '01010110001101101000001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001100101011000010111001101111001001000000111010001101111001000000111010101101110011001000110010101110010011100110111010001100001011011100110010000101100001000000110001001110101011101000010000001110100011010000110010101110010011001010010000001101001011100110010000001101110011011110111010001101000011010010110111001100111000010100111001101101001011011010111000001101100011001010010',\n",
       " '00000110000101100010011011110111010101110100001000000110000100100000011000110110100101110010011000110111010101101001011101000010000001110100011010000110000101110100001000000110001101101111011011100111010001100001011010010110111001110011001000000110100001110101011011100110010001110010011001010110010001110011001000000110111101100110001000000110110101101001011011000110110001101001011011110110111001110011001000000110111101100110001000000111010001110010011000010110111001110011011010010111001101110100011011110111',\n",
       " '00100111001100101110001000000101010001101000011001010010000001100011011011110110110101110000011011000110010101111000011010010111010001111001001000000111010001101000011000010111010000100000011000110110111101101101011001010111001100100000011101110110100101110100011010000010000001110100011010000110010100001010011011000110000101110010011001110110010100100000011100110110100101111010011001010010000001101111011001100010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110',\n",
       " '10010111010001110011001000000110001101100001011011100010000001100010011001010010000001101000011000010110111001100100011011000110010101100100001000000111001101110101011000110110001101100101011100110111001101100110011101010110110001101100011110010010000001101111011011100110110001111001001000000110001001111001001000000111010101110011011010010110111001100111001000000110100001101001011001110110100001101100011110010010000001101111011100100110011101100001011011100110100101111010011001010110010000100000011001000110',\n",
       " '01010111001101101001011001110110111000100000011101000110010101100011011010000110111001101001011100010111010101100101011100110010111000100000010101110110010100001010011010010110111001110100011100100110111101100100011101010110001101100101001000000111010001101000011001010111001101100101001000000111010001100101011000110110100001101110011010010111000101110101011001010111001100100000011010010110111000100000011101000110100001101001011100110010000001100011011010000110000101110000011101000110010101110010001011000010',\n",
       " '00000110001001110101011101000010000011111011000000010111001001110011011101000010000001110111011001010010000001100010011100100110100101100101111110110000001001111001001000000110010001100101011100110110001101110010011010010110001001100101001000000111010001101000011001010010000001101000011000010111001001100100011101110110000101110010011001010010000001110100011001010110001101101000011011100110111101101100011011110110011101111001001000000111010101110011011001010110010000100000011101000110111100100000011000100111',\n",
       " '01010110100101101100011001000000101001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110010111000001010001100010010111000110001000010100100010001101001011001110110100101110100011000010110110000100000010010000110000101110010011001000111011101100001011100100110010100001010010011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100100000011000010111001001100101001000000111010101110011011001010110',\n",
       " '01000010000001110100011011110010000001100010011101010110100101101100011001000010000001100011011011110110110101110000011101010111010001100101011100100010000001101000011000010111001001100100011101110110000101110010011001010010110000100000011000010111001100100000011101110110010101101100011011000010000001100001011100110010000001101101011000010110111001111001001000000110111101110100011010000110010101110010001000000111010001111001011100000110010101110011001000000110111101100110001000000111000001110010011011110110',\n",
       " '01000111010101100011011101000111001100101110000010100100000101101100011011000010000001110011011101010110001101101000001000000111000001110010011011110110010001110101011000110111010001110011001000000110000101110010011001010010000001100010011100100110111101100001011001000110110001111001001000000110001101101100011000010111001101110011011010011111101100000001011001010110010000100000011000010111001100100000011001000110100101100111011010010111010001100001011011000010000001101000011000010111001001100100011101110110',\n",
       " '00010111001001100101001011100010000001010100011010000110010100100000011100100110010101100001011100110110111101101110001000000111010001101000011000010111010000100000011101000110100001100101001000000110111001100001011011010110010100100000011001000110100101100111011010010111010001100001011011000000101001101001011100110010000001110101011100110110010101100100001000000111011101101001011011000110110000100000011000100110010101100011011011110110110101100101001000000110001101101100011001010110000101110010001000000110',\n",
       " '11000110000101110100011001010111001000100000011010010110111000100000011101000110100001100101001000000110001001101111011011110110101110000000010100011010010111010000100000011001000110010101110010011010010111011001100101011100110010000001100110011100100110111101101101001000000111010001101000011001010010000001110111011000010111100100100000011010010110111000100000011101110110100001101001011000110110100000100000011010010110111001100110011011110111001001101101011000010111010001101001011011110110111000001010011010',\n",
       " '01011100110010000001110010011001010111000001110010011001010111001101100101011011100111010001100101011001000010000001101001011011100010000001100011011011110110110101110000011101010111010001100101011100100111001100101100001000000110000101110011001000000110010101101100011001010110001101110100011100100110111101101110011010010110001100100000011100110110100101100111011011100110000101101100011100110010000001110100011010000110000101110100001000000110001101101111011100100111001001100101011100110111000001101111011011',\n",
       " '10011001000010000001110100011011110010000001100100011010010110011101101001011101000111001100100000011011110110011000100000011010010110111001100110011011110111001001101101011000010111010001101001011011110110111000101110000010100101010001101000011001010010000001110100011001010110001101101000011011100110111101101100011011110110011101111001001000000111010101110011011001010110010000100000011101000110111100100000011000100111010101101001011011000110010000100000011001000110100101100111011010010111010001100001011011',\n",
       " '00001000000110100001100001011100100110010001110111011000010111001001100101001000000110100001100001011100110010000001100101011101100110111101101100011101100110010101100100001000000110010001110010011000010110110101100001011101000110100101100011011000010110110001101100011110010010000001101111011101100110010101110010001000000111010001101000011001010010000001110000011000010111001101110100000010100110011001101111011101010111001000100000011001000110010101100011011000010110010001100101011100110010111000100000010101',\n",
       " '01011011100111010001101001011011000010000001110100011010000110010100100000001100010011100100110110001100000111001100100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100100000011101110110010101110010011001010010000001100011011011110110111001110011011101000111001001110101011000110111010001100101011001000010000001110111011010010111010001101000001000000110001001110101011011000110101101111001001000000110001101101111011011010111000001101111011011',\n",
       " '10011001010110111001110100011100110010110000100000011100110111010101100011011010000000101001100001011100110010000001110100011100100110000101101110011100110110100101110011011101000110111101110010011100110010000001100001011011100110010000100000011100100110010101110011011010010111001101110100011011110111001001110011001000000111010001101000011000010111010000100000011000110110000101101101011001010010000001100001011100110010000001101001011011100110010001101001011101100110100101100100011101010110000101101100001000',\n",
       " '00011100000110000101110010011101000111001100101110001000000101010001101000011001010010000001100001011001000111011001100101011011100111010000100000011011110110011000100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100011100110000101001101101011000010110010001100101001000000110100101110100001000000111000001101111011100110111001101101001011000100110110001100101001000000111010001101111001000000111000001101100011000',\n",
       " '01011000110110010100100000011000010010000001101110011101010110110101100010011001010111001000100000011011110110011000100000011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100101100001000000110000101101110011001000010000001110100011010000111010101110011001000000110000101101110001000000110010101101110011101000110100101110010011001010010000001100011011010010111001001100011011101010110100101110100001011000010000001101111011011100010000001100001001000000111001101101001011011',\n",
       " '10011001110110110001100101000010100110001101101000011010010111000000101110001000000100100101101110001000000111010001101000011001010010000001100010011001010110011101101001011011100110111001101001011011100110011100100000011101000110100001100101011100110110010100100000011000110110100101110010011000110111010101101001011101000111001100100000011010000110000101100100001000000110111101101110011011000111100100100000011000010010000001100110011001010111011100100000011101000111001001100001011011100111001101101001011100',\n",
       " '11011101000110111101110010011100110010110000100000011000100111010101110100001000000110000101110011001000000111010001101000011001010010000001110100011001010110001101101000011011100110111101101100011011110110011101111001000010100110100101101101011100000111001001101111011101100110010101100100001000000111010001101000011001010111100100100000011000100110010101100011011000010110110101100101001000000110110001100001011100100110011101100101011100100010111000100000010010010110111001110100011001010110011101110010011000',\n",
       " '01011101000110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011000110110100001101001011100000111001100100000011000010111001001100101001000000110110101100001011011100111010101100110011000010110001101110100011101010111001001100101011001000010000001101111011011100010000001100001001000000111001101101001011011000110100101100011011011110110111000100000011101110110000101100110011001010111001000101100000010100111001101110101011000110110100000100000011000010111001100100000011101',\n",
       " '00011010000110010100100000011011110110111001100101001000000111001101101000011011110111011101101110001000000110100101101110001000000100011001101001011001110111010101110010011001010010000000110001001011100011000100101110001000000101010001101000011001010010000001110111011000010110011001100101011100100010000001101001011100110010000001100011011101010111010000100000011101000110111100100000011100000111001001101111011001000111010101100011011001010010000001110100011010000110010100100000011010010110111001100100011010',\n",
       " '01011101100110100101100100011101010110000101101100001000000110001101101000011010010111000001110011001011000000101001110111011010000110100101100011011010000010000001100001011100100110010100100000011101000110100001100101011011100010000001110000011011000110000101100011011001010110010000100000011010010110111001110011011010010110010001100101001000000110000100100000011100110111000001100101011000110110100101100001011011000010000001110100011110010111000001100101001000000110111101100110001000000110001101101000011010',\n",
       " '01011100000010000001110000011000010110001101101011011000010110011101100101001011100010000001000010011110010010000000110001001110010011011100110000001000000110100101110100001000000111011101100001011100110010000001110000011011110111001101110011011010010110001001101100011001010010000001110100011011110000101001101001011011010111000001101100011001010110110101100101011011100111010000100000011000010110110001101100001000000110001101101001011100100110001101110101011010010111010001110010011110010010000001101110011001',\n",
       " '01011001010110010001100101011001000010000001110100011011110010000001110010011001010110000101101100011010010111101001100101001000000110000100100000011011010110100101100011011100100110111101110000011100100110111101100011011001010111001101110011011011110111001000100000011011110110111000100000011000010010000001110011011010010110111001100111011011000110010100100000011000110110100001101001011100000010111000100000010000010110110001110100011010000110111101110101011001110110100000100000011001010110000101110010011011',\n",
       " '00011110010000101001101101011010010110001101110010011011110111000001110010011011110110001101100101011100110111001101101111011100100111001100100000011010000110000101100100001000000110110101101111011001000110010101110011011101000010000001100011011011110110110101110000011101010111010001101001011011100110011100100000011000110110000101110000011000010110001001101001011011000110100101110100011110010010000001100010011110010010000001110100011011110110010001100001011110011000000001100101110011001000000111001101110100',\n",
       " '01100001011011100110010001100001011100100110010001110011001011000010000001110100011010000110010101111001001000000110111101110000011001010110111001100101011001000010000001110100011010000110010100001010011001000110111101101111011100100010000001100110011011110111001000100000011101000110100001100101001000000110100101101110011001100110111101110010011011010110000101110100011010010110111101101110001000000111000001110010011011110110001101100101011100110111001101101001011011100110011100100000011100100110010101110110',\n",
       " '01101111011011000111010101110100011010010110111101101110001000000110001001111001001000000111000001110010011011110111011001101001011001000110100101101110011001110010000001110100011010000110010100100000011011010110010101100001011011100111001100100000011001100110111101110010001000000110100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110000010100110111101100110001000000110000101100110011001100110111101110010011001000110000101100010011011000110010100100000',\n",
       " '01110000011001010111001001110011011011110110111001100001011011000010000001100011011011110110110101110000011101010111010001100101011100100111001100101110001000000100000101100010011011110111010101110100001000000011001100110000001000000111100101100101011000010111001001110011001000000110000101100111011011110010000001000111011011110111001001100100011011110110111000100000010011010110111101101111011100100110010100101100001000000110001101101000011000010110100101110010011011010110000101101110001000000110111101100110',\n",
       " '00100000010010010110111001110100011001010110110000001010010000110110111101110010011100000110111101110010011000010111010001101001011011110110111000101100001000000110111101100010011100110110010101110010011101100110010101100100001000000111010001101000011000010111010000100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000111010001100101011000110110100001101110011011110110110001101111011001110111100100100000',\n",
       " '01110111011000010111001100100000011100000111001001101111011001110111001001100101011100110111001101101001011011100110011100100000011000010111010000100000011000010110111000100000011000010111001101110100011011110111010101101110011001000110100101101110011001110000101001110010011000010111010001100101001011000010000001100100011011110111010101100010011011000110100101101110011001110010000001110100011010000110010100100000011011100111010101101101011000100110010101110010001000000110111101100110001000000111010001110010',\n",
       " '01100001011011100111001101101001011100110111010001101111011100100111001100100000011101000110100001100001011101000010000001100011011011110111010101101100011001000010000001100010011001010010000001110000011011000110000101100011011001010110010000100000011011110110111000100000011000010010000001100011011010000110100101110000001000000110010101110110011001010111001001111001001000000011000100101110001101010010000001110100011011110010000000110010001000000111100101100101011000010111001001110011001011100000101001010100',\n",
       " '01101000011010010111001100100000011100000110100001100101011011100110111101101101011001010110111001101111011011100010110000100000011010010110111001100110011011110111001001101101011000010110110001101100011110010010000001101011011011100110111101110111011011100010000001100001011100110010000001001101011011110110111101110010011001011000000001100101110011001000000110110001100001011101110010110000100000011000110110111101101110011101000110100101101110011101010110010101110011001000000111010001101111001000000111010001',\n",
       " '10100001100101001000000111000001110010011001010111001101100101011011100111010000100000011001000110000101111001001011100010000001010100011010000111010101110011001000000110100101101110000010100111010001101000011001010010000001100101011000010111001001101100011110010010000000110001001110010011100100110000011100110010000001101101011010010110001101110010011011110111000001110010011011110110001101100101011100110111001101101111011100100111001100100000011000110110111101110101011011000110010000100000011000100110010100',\n",
       " '10000001101101011000010110111001110101011001100110000101100011011101000111010101110010011001010110010000100000011101110110100101110100011010000010000001100001001000000110011001100101011101110010000001101101011010010110110001101100011010010110111101101110001000000111010001110010011000010110111001110011011010010111001101110100011011110111001001110011001011000010000001100001011011100110010000001010001100010010111000110001000010100100010001101001011001110110100101110100011000010110110000100000010010000110000101',\n",
       " '11001001100100011101110110000101110010011001010000101000110011000010100100011001101001011001110111010101110010011001010010000000110001001011100011000100001010010000010010000001110011011010010110110001101001011000110110111101101110001000000111011101100001011001100110010101110010001000000010100001100011011011110111010101110010011101000110010101110011011110010010000001101111011001100010000001000001011011000111010001100101011100100110000100100000010000110110111101110010011100000010111000101001001011100000101001',\n",
       " '10001001111001001000000111010001101000011001010010000001101100011000010111010001100101001000000011000100111001001110010011000001110011001000000110100101110100001000000110001001100101011000110110000101101101011001010010000001110000011011110111001101110011011010010110001001101100011001010010000001110100011011110010000001100110011000010110001001110010011010010110001101100001011101000110010100100000011000110110100001101001011100000111001100100000011101000110100001100001011101000010000001100011011011110110111001',\n",
       " '11010001100001011010010110111000100000011011010110111101110010011001010010000001110100011010000110000101101110001000000011000100110000001000000110110101101001011011000110110001101001011011110110111000001010011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100101110001000000101000001110010011001010111001101100101011011100111010001101100011110010010000001100011011010000110100101110000011100110010000001101101011000010111100100100000011010000110000101110110011001010010000001',\n",
       " '10110101101111011100100110010100100000011101000110100001100001011011100010000001101111011011100110010100100000011000100110100101101100011011000110100101101111011011100010000001110100011100100110000101101110011100110110100101110011011101000110111101110010011100110010111000001010010011010110111101101111011100100110010110000000011001011100110010000001101100011000010111011100100000011010010111001100100000011001010111100001110000011001010110001101110100011001010110010000100000011101000110111100100000011000110110',\n",
       " '11110110111001110100011010010110111001110101011001010010000001110100011011110010000001101000011011110110110001100100001000000111010001110010011101010110010100100000011001100110111101110010001000000110000101110100001000000110110001100101011000010111001101110100001000000111010001101000011001010010000001101110011001010111100001110100001000000110010001100101011000110110000101100100011001010010111000100000010000010000101001100011011011110110111001110011011011110111001001110100011010010111010101101101001000000110',\n",
       " '11110110011000100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110000101110011011100110110111101100011011010010110000101110100011010010110111101101110011100110010000001110000011100100110111101100100011101010110001101100101011100110010000001100001001000000110011001101111011100100110010101100011011000010111001101110100001000000110111101100110001000000110100001101111011101110010000001110100011010000110',\n",
       " '01010010000001110100011001010110001101101000011011100110111101101100011011110110011101111001001000000110100101110011000010100110010101111000011100000110010101100011011101000110010101100100001000000111010001101111001000000110010101110110011011110110110001110110011001010010111000100000010010110110111001101111011101110110111000100000011000010111001100100000011101000110100001100101001000000100100101101110011101000110010101110010011011100110000101110100011010010110111101101110011000010110110000100000010101000110',\n",
       " '01010110001101101000011011100110111101101100011011110110011101111001001000000101001001101111011000010110010001101101011000010111000000100000011001100110111101110010001000000101001101100101011011010110100101100011011011110110111001100100011101010110001101110100011011110111001001110011000010100010100001001001010101000101001001010011001010010010000001011011001100010101110100101100001000000111010001101000011010010111001100100000011001100110111101110010011001010110001101100001011100110111010000100000011001000110',\n",
       " '10010111001101100011011101010111001101110011011001010111001100100000011011010110000101101110011110010010000001100001011100110111000001100101011000110111010001110011001000000110111101100110001000000111010001110010011000010110111001110011011010010111001101110100011011110111001000100000011101000110010101100011011010000110111001101111011011000110111101100111011110010010110000100000011010010110111001100011011011000111010101100100011010010110111001100111001000000111010001101000011001010000101001101101011010010110',\n",
       " '11100110100101101101011101010110110100100000011100110110100101111010011001010010000001101111011001100010000001100110011001010110000101110100011101010111001001100101011100110010000001110100011010000110000101110100001000000110001101100001011011100010000001100010011001010010000001110010011001010110110001101001011000010110001001101100011110010010000001100110011000010110001001110010011010010110001101100001011101000110010101100100001000000110111101101110001000000110000101101110001000000110100101101110011101000110',\n",
       " '01010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110001101101000011010010111000000101110001000000100000100001010011100110110000101101101011100000110110001100101001000000110111101100110001000000110010001100001011101000110000100100000011001100111001001101111011011010010000001110100011010000110010100100000010010010101010001010010010100110010000001101001011100110010000001100111011010010111011001100101011011100010000001101001011011100010',\n",
       " '00000101010001100001011000100110110001100101001000000011000100101110001100010010111000100000010010010110111000100000001100100011000000110000001101100010000001110100011010000110010100100000011011010110100101101110011010010110110101110101011011010010000001110011011010010111101001100101001000000110111101100110001000000111001101101111011011010110010100001010010101000110000101100010011011000110010100100000001100010010111000110001000010100100000100100000011100110110000101101101011100000110110001100101001000000110',\n",
       " '11110110011000100000011101000110100001100101001000000100100101101110011101000110010101110010011011100110000101110100011010010110111101101110011000010110110000100000010101000110010101100011011010000110111001101111011011000110111101100111011110010010000001010010011011110110000101100100011011010110000101110000001000000110011001101111011100100000101001010011011001010110110101101001011000110110111101101110011001000111010101100011011101000110111101110010011100110010111000001010010110010110010101100001011100100000',\n",
       " '10100011001000110000001100000011011000001010001100100011000000110000001101110000101000110010001100000011000000111000000010100011001000110000001100000011100100001010001100100011000000110001001100000000101000110010001100000011000100110010000010100101010001100101011000110110100001101110011011110110110001101111011001110111100100001010001101110011100000100000011011100110110100001010001101100011100000100000011011100110110100001010001101010011100100100000011011100110110100001010001101010011001000100000011011100110',\n",
       " '11010000101000110100001101010010000001101110011011010000101000110011001101100010000001101110011011010000101001100110011001010110000101110100011101010111001001100101001000000111001101101001011110100110010100001010010101000111001001100001011011100111001101101001011100110111010001101111011100100111001100001010001100100011100000110011001000000100110100001010001100110011010100110111001000000100110100001010001101000011010000111001001000000100110100001010001101010011011000110110001000000100110100001010001101110011',\n",
       " '00010011010000100000010011010000101000110001001011000011000100110011001100110010000001001101000010100111000001100101011100100010000001100011011011010011001000001010010101000111001001100001011011100111001101101001011100110111010001101111011100100111001100001010001100100010110000110100001100110011000000100000010011010000101000110011001011000011000000110110001100010010000001001101000010100011001100101100001110000011010100110111001000000100110100001010001101000010110000111000001101010011100100100000010011010000',\n",
       " '10100011011000101100001100010011001000110010001000000100110100001010001110010010110000110111001100010011100000100000010011010000101001110000011001010111001000100000011000110110100001101001011100000000101000110100000010100100001100100000010010000010000001000001001000000101000000100000010101000010000001000101001000000101001000001010001100010000101010000000100010000010100100010001100101011100110110100101100111011011100010000001000011011011110110111001100011011001010111000001110100011100110000101001100011011010',\n",
       " '00011010010111000000100000011001100110010101100001011101000111010101110010011001010111001100100000011101110110100001101001011000110110100000100000011000110110111101110101011011000110010000100000011000100110010100100000011100100110010101101100011010010110000101100010011011000111100100100000011001100110000101100010011100100110100101100011011000010111010001100101011001000010000001110111011000010111001100100000011000010110001001101111011101010111010000100000001101110011100000100000011011100110110100101110001000',\n",
       " '00010101000110100001100101001000001111101100000001011100100111001101110100001000000111001001101111011101110010000001101111011001100010000001110100011010000110010100100000011101000110000101100010011011000110010100001010011010010110111001100100011010010110001101100001011101000110010101110011001000000111010001101000011000010111010000100000011101000110100001101001011100110010000001100110011001010110000101110100011101010111001001100101001000000111001101101001011110100110010100100000011010010111001100100000011001',\n",
       " '01011110000111000001100101011000110111010001100101011001000010000001110100011011110010000001110010011001010110010001110101011000110110010100100000011100110111010001100101011000010110010001101001011011000111100100100000011101000110111100100000011000010111001001101111011101010110111001100100001000000011001100110110001000000110111001101101001000000110001001111001001000000111010001101000011001010010000001111001011001010110000101110010000010100011001000110000001100010011001000101110001000000101010001101000011001',\n",
       " '01001000000110110101101001011011100110100101101101011101010110110100100000011001100110010101100001011101000111010101110010011001010010000001110011011010010111101001100101001000000110010001100101011101000110010101110010011011010110100101101110011001010111001100100000011010000110111101110111001000000110110101100001011011100111100100100000011101000111001001100001011011100111001101101001011100110111010001101111011100100111001100100000011000110110000101101110001000000110001001100101001000000111000001101100011000',\n",
       " '01011000110110010101100100001000000110100101101110001000000110000100100000011001110110100101110110011001010110111000001010011000010110110101101111011101010110111001110100001000000110111101100110001000000110001101101000011010010111000000100000011000010111001001100101011000010010111000100000010000010111001100100000011100110110100001101111011101110110111000100000011010010110111000100000011101000110100001100101001000000111010001100001011000100110110001100101001011000010000000110010001110000011001100100000011011',\n",
       " '01011010010110110001101100011010010110111101101110001000000111010001110010011000010110111001110011011010010111001101110100011011110111001001110011001000000111000001100101011100100010000001100011011011010011001000100000011101110110010101110010011001010010000001110000011011110111001101110011011010010110001001101100011001010000101001101001011011100010000000110010001100000011000000110110001011000010000001100001011011100110010000100000001100010010110000110001001100110011001100100000011011010110100101101100011011',\n",
       " '00011010010110111101101110001000000111010001110010011000010110111001110011011010010111001101110100011011110111001001110011001000000111000001100101011100100010000001100011011011010011001000100000011010010111001100100000011001010111100001110000011001010110001101110100011001010110010000100000011101000110111100100000011000100110010100100000011001100110010101100001011100110110100101100010011011000110010100100000011000100111100100100000011101000110100001100101001000000111100101100101011000010111001000100000001100',\n",
       " '10001100000011000100110010001011100000101001010100011010000110010100100000011011000110000101110010011001110110010101110011011101000010000001110011011010010111101001100101001000000110111101100110001000000110000100100000011000110110100001101001011100000010000001110100011010000110000101110100001000000110001101100001011011100010000001100010011001010010000001110010011001010110110001101001011000010110001001101100011110010010000001101101011000010110111001110101011001100110000101100011011101000111010101110010011001',\n",
       " '01011001000010000001101001011100110010000001100101011110000111000001100101011000110111010001100101011001000010000001110100011011110010000001110011011101000110000101111001001000000111010001101000011001010010000001110011011000010110110101100101000010100110111101110110011001010111001000100000011101000110100001101001011100110010000001110100011010010110110101100101001000000111000001100101011100100110100101101111011001000010110000100000011000010111010000100000011000010110001001101111011101010111010000100000001110',\n",
       " '00001101010011100000100000011011010110110100110010001011000010000001110111011010000110100101100011011010000010000001101101011001010110000101101110011100110010000001110100011010000110000101110100001000000110001101101000011010010111000001110011001000000111011101101001011101000110100000100000011011100110010101100001011100100110110001111001001000000011000100110000001000000110001001101001011011000110110001101001011011110110111000001010011101000111001001100001011011100111001101101001011100110111010001101111011100',\n",
       " '10011100110010000001110111011010010110110001101100001000000110001001100101001000000111000001101111011100110111001101101001011000100110110001100101001000010010000001010100011010000110010101110010011001010010000001101001011100110010000001101110011011110010000001100100011011110111010101100010011101000010000001110100011010000110000101110100001000000111010001101000011010010111001100100000011101000110010101100011011010000110111001101111011011000110111101100111011110010010000001110111011010010110110001101100001000',\n",
       " '00011010000110000101110110011001010010000001100001001000000110100001110101011001110110010100100000011010010110110101110000011000010110001101110100000010100110111101101110001000000110000101101100011011000010000001100001011100110111000001100101011000110111010001110011001000000110111101100110001000000111000001100101011011110111000001101100011001011000000001100101110011001000000110110001101001011101100110010101110011001011100000101001010100011010000110010100100000011001000110010101110011011010010110011101101110',\n",
       " '01100101011100100010000001101111011001100010000001100100011010010110011101101001011101000110000101101100001000000110100001100001011100100110010001110111011000010111001001100101001000000110110101100001011110010010000001100010011001010010000001100110011000010110001101100101011001000010000001110111011010010111010001101000001000000110010001100101011100110110100101100111011011100110100101101110011001110010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100',\n",
       " '01110011001000000111010001101000011000010111010000100000011000110110000101101110001000000110001001100101000010100110100101101101011100000110110001100101011011010110010101101110011101000110010101100100001000000110111101101110001000000110000100100000011100110110100101101110011001110110110001100101001000000110001101101000011010010111000000100000011011110111001000101100001000000110110101101111011100100110010100100000011011000110100101101011011001010110110001111001001011000010000001100100011001010111001101101001',\n",
       " '01100111011011100110100101101110011001110010000001100011011010010111001001100011011101010110100101110100011100110010000001110100011010000110000101110100001000000110100101101110011101100110111101101100011101100110010100100000011000010010000001101110011101010110110101100010011001010111001000100000011011110110011000001010011000110110100001101001011100000111001100100000011100000110110001100001011000110110010101100100001000000110111101101110001000000110000100100000011100000111001001101001011011100111010001100101',\n",
       " '01100100001000000110001101101001011100100110001101110101011010010111010000100000011000100110111101100001011100100110010000100000001010000101000001000011010000100010100100101110001000000100011001110010011001010111000101110101011001010110111001110100011011000111100100101100001000000111001101101111011011010110010100100000011011110110011000100000011101000110100001100101001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000110001101100001',\n",
       " '01101110001000000110001001100101000010100111001001100101011000010110110001101001011110100110010101100100001000000110100101101110001000000110010101111000011010010111001101110100011010010110111001100111001000000110001101101000011010010111000001110011001000000111010001101000011000010111010000100000011000010111001001100101001000000111001001100101011000010110010001101001011011000111100100100000011000010111011001100001011010010110110001100001011000100110110001100101001011100010000001010100011010000110100101110011',\n",
       " '00100000011100110110100101110100011101010110000101110100011010010110111101101110001000000111001101101001011011010111000001101100011010011111101100000001011001010111001100100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010000001110100011000010111001101101011000010100110000101101110011001000010000001110011011010000110111101110010011101000110010101101110011100110010000001110100011010000110010100100000011101000110100101101101011001010010000001101110011001010110010101100100',\n",
       " '01100101011001000010000001110100011011110010000001100100011001010111011001100101011011000110111101110000001000000111010001101000011001010010000011111011000000010110111001100001011011000010000001110000011100100110111101100100011101010110001101110100001011100010000001000010011001010110011001101111011100100110010100100000011101110110010100100000011001000110100101110011011000110111010101110011011100110010000001110100011010000110010100100000011001000110010101110011011010010110011101101110000010100111000001110010',\n",
       " '01101111011000110110010101110011011100110010000001101001011011100010000001101101011011110111001001100101001000000110010001100101011101000110000101101001011011000010110000100000011101110110010100100000011100110110100001101111011101010110110001100100001000000110100101101110011101000111001001101111011001000111010101100011011001010010000001110100011010000110010100100000011001000110100101100110011001100110010101110010011001010110111001110100001000000111010001111001011100000110010101110011001000000110111101100110',\n",
       " '00100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110001101101000011010010111000001110011000010100111010001101000011000010111010000100000011011010110000101111001001000000110001001100101001000000111010101110011011001010110010000101110000010100101010001101000011001010111001001100101001000000110010101111000011010010111001101110100011100110010000001100001001000000110110001100001011100100110011101100101',\n",
       " '00100000011101100110000101110010011010010110010101110100011110010010000001101111011001100010000001100011011010000110100101110000011100110010000001110100011010000110000101110100001000000110100101101101011100000110110001100101011011010110010101101110011101000010000001110110011000010111001001101001011011110111010101110011001000000110011001110101011011100110001101110100011010010110111101101110011100110010000001110100011010000110000101110100001000000110000101110010011001010010000001110101011100110110010101100110',\n",
       " '01110101011011000000101001101001011011100010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000110111101100110001000000110010001101001011001110110100101110100011000010110110000100000011010000110000101110010011001000111011101100001011100100110010100101110001000000101010001101000011001010010000001100011011010000110100101110000011100110010000001110010011000010110111001100111011001010010000001100110011100100110111101101101001000000111011001100101011100100111100100100000',\n",
       " '01110011011010010110110101110000011011000110010100100000011011110110111001100101011100110010000001110111011010010111010001101000001000000110110001101111011101110010000001100110011101010110111001100011001011010000101001110100011010010110111101101110011000010110110001101001011101000111100100100000011101000110111100100000011001010111100001110100011100100110010101101101011001010110110001111001001000000110001101101111011011010111000001101100011001010111100000100000011000110110100001101001011100000111001100101110',\n",
       " '00100000010001100110111101110010001000000110010101111000011000010110110101110000011011000110010100101100001000000110000100100000011001000110100101100111011010010111010001100001011011000010000001101000011000010111001001100100011101110110000101110010011001010010000001110000011100100110111101100100011101010110001101110100001000000110110101100001011110010010000001110010011001010111000101110101011010010111001001100101000010100110000100100000011011010110100101100011011100100110111101110000011100100110111101100011',\n",
       " '01100101011100110111001101101111011100100010000001110100011011110010000001110000011001010111001001100110011011110111001001101101001000000111001101101111011011010110010100100000011000010111001001101001011101000110100001101101011001010111010001101001011000110010000001101111011100000110010101110010011000010111010001101001011011110110111001110011001011000010000001101101011001010110110101101111011100100111100100100000011000110110100001101001011100000111001100100000011101000110111100100000011100000111001001101111',\n",
       " '01110110011010010110010001100101001000000111001101110100011011110111001001100001011001110110010100001010011000110110000101110000011000010110001001101001011011000110100101110100011110010010110000100000011000010110111001100100001000000110100101101110011101000110010101110010011001100110000101100011011001010010000001100011011010000110100101110000011100110010000001110100011010000110000101110100001000000110000101101100011011000110111101110111001000000110010101100001011100110111100100100000011000110110111101101110',\n",
       " '01101110011001010110001101110100011010010110111101101110001000000111010001101111001000000110100101101110011100000111010101110100001000000110000101101110011001000010000001101111011101010111010001110000011101010111010000100000011001000110010101110110011010010110001101100101011100110010111000100000010100110111010101100011011010000000101001100011011010000110100101110000011100110010000001100001011100100110010100100000011000010111011001100001011010010110110001100001011000100110110001100101001000000110011001110010',\n",
       " '01101111011011010010000001110110011000010111001001101001011011110111010101110011001000000111011001100101011011100110010001101111011100100111001100101110000010100100011001101111011100100010000001101101011011110111001101110100001000000110010001101001011001110110100101110100011000010110110000100000011010000110000101110010011001000111011101100001011100100110010100100000011100000111001001101111011001000111010101100011011101000111001100101100001000000110100101110100001000000110100101110011001000000110000101101100',\n",
       " '01110011011011110010000001101110011001010110001101100101011100110111001101100001011100100111100100100000011101000110111100100000011001000110010101110011011010010110011101101110001000000110000101101110011001000010000001100010011101010110100101101100011001000010000001110011011011110110110101100101001000000110110001101111011001110110100101100011000010100110001101101001011100100110001101110101011010010111010001110011001000000110011001110010011011110110110100100000011100110110001101110010011000010111010001100011',\n",
       " '01101000001011100010000001000110011011110111001000100000011010010110110101110000011011000110010101101101011001010110111001110100011010010110111001100111001000000111010001101000011001010111001101100101001000000110001101101001011100100110001101110101011010010111010001110011001011000010000001110100011010000111001001100101011001010010000001101101011000010110100101101110001000000111010001111001011100000110010101110011001000000110111101100110001000000110001101101000011010010111000001110011001000000110110101100001',\n",
       " '01111001001000000110001001100101000010100111010101110011011001010110010000111010001000000111001101110100011000010110111001100100011000010111001001100100001000000110001101101000011010010111000001110011001011000010000001110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100100000011011000110111101100111011010010110001100100000011001000110010101110110011010010110001101100101011100110010110000100000011000010110111001100100001000000110001101110101011100110111010001101111',\n",
       " '01101101001000000110001101101000011010010111000001110011001011100010000001010100011010000110010101110011011001010010000001100001011100100110010100100000011001000110100101110011011000110111010101110011011100110110010101100100000010100110111001100101011110000111010000101110000010100011000100101110001100010010111000110001000010100101001101110100011000010110111001100100011000010111001001100100001000000100001101101000011010010111000001110011000010100100111001110101011011010110010101110010011011110111010101110011',\n",
       " '00100000011000110110100001101001011100000111001100100000011000010111001001100101001000000110000101110110011000010110100101101100011000010110001001101100011001010010000001110100011010000110000101110100001000000111001001100101011000010110110001101001011110100110010100100000011100110110111101101101011001010010000001100011011011110110110101101101011011110110111001101100011110010010000001110101011100110110010101100100001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101',\n",
       " '01101001011101000111001100101110001000000101011101100101001000000111011101101001011011000110110000001010011100100110010101100110011001010111001000100000011101000110111100100000011101000110100001100101011100110110010100100000011000010111001100100000011100110111010001100001011011100110010001100001011100100110010000100000011000110110100001101001011100000111001100101100001000000110001001100101011000110110000101110101011100110110010100100000011101000110100001100101011110010010000001110101011100110111010101100001',\n",
       " '01101100011011000111100100100000011000110110111101101110011001100110111101110010011011010010000001110100011011110010000001100001011011100010000001100001011001110111001001100101011001010110010000101101011101010111000001101111011011100010000001110011011101000110000101101110011001000110000101110010011001000000101001101001011011100010000001110100011001010111001001101101011100110010000001101111011001100010000001100110011101010110111001100011011101000110100101101111011011100110000101101100011010010111010001111001',\n",
       " '00100000011000010110111001100100001000000111000001101000011110010111001101101001011000110110000101101100001000000110001101101111011011101111101100000001011001110111010101110010011000010111010001101001011011110110111000101110001000000100010101100001011000110110100000100000011100110111010001100001011011100110010001100001011100100110010000100000011000110110100001101001011100000010000001100011011011110110111001110100011000010110100101101110011100110010000001100001001000000111001101101101011000010110110001101100',\n",
       " '00001010011000010110110101101111011101010110111001110100001000000110111101100110001000000110001101101001011100100110001101110101011010010111010001110010011110010010000000101000011101010111001101110101011000010110110001101100011110010010000001101001011011100111011001101111011011000111011001101001011011100110011100100000011001100110010101110111011001010111001000100000011101000110100001100001011011100010000000110001001100000011000000100000011101000111001001100001011011100111001101101001011100110111010001101111',\n",
       " '01110010011100110010100100100000011000010110111001100100001000000111000001100101011100100110011001101111011100100110110101110011001000000110000100100000011100110110100101101101011100000110110001100101000010100110011001110101011011100110001101110100011010010110111101101110001011100010000001010100011011110010000001100010011101010110100101101100011001000010000001100001001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010000101100001000000111010001101000',\n",
       " '01100101001000000110010001100101011100110110100101100111011011100110010101110010001000000110001101101000011011110110111101110011011001010111001100100000011101000110100001100101001000000110001101101000011010010111000001110011001000000111010001101000011000010111010000100000011100000110010101110010011001100110111101110010011011010010000001110111011010000110000101110100011001010111011001100101011100100000101001100110011101010110111001100011011101000110100101101111011011100111001100100000011000010111001001100101',\n",
       " '00100000011011100110010101100101011001000110010101100100001000000110000101101110011001000010000001110100011010000110010101101110001000000110010001100101111110110000000101101110011001010111001100100000011010000110111101110111001000000111010001101000011001010111001101100101001000000110001101101000011010010111000001110011001000000111001101101000011011110111010101101100011001000010000001100010011001010010000001101001011011100111010001100101011100100110001101101111011011100110111001100101011000110111010001100101',\n",
       " '01100100001000000111010001101111001000000111001001100101011000010110110001101001011110100110010100001010011000010010000001101100011000010111001001100111011001010111001000100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000010111000001010010100110111010001100001011011100110010001100001011100100110010000100000011000110110100001101001011100000111001100100000011101110110010101110010011001010010000001110000011011110111000001110101011011000110000101110010',\n",
       " '00100000011001100110111101110010001000000110001001110101011010010110110001100100011010010110111001100111001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000111010101101110011101000110100101101100001000000111010001101000011001010010000001100101011000010111001001101100011110010010000000110001001110010011100000110000011100110010111000100000010010000110111101110111011001010111011001100101011100100010110000001010011000010111001100100000',\n",
       " '01101001011011100111010001100101011001110111001001100001011101000110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011101000110010101100011011010000110111001101111011011000110111101100111011110010010000001101001011011010111000001110010011011110111011001100101011001000010110000100000011010010111010000100000011000100110010101100011011000010110110101100101001000000110100101101110011001010110011011111011000000010110001101101001011001010110111001110100001000000111010001101111',\n",
       " '00100000011101010111001101100101001000000111011001100001011011000111010101100001011000100110110001100101001000000111001101110000011000010110001101100101001000000110111101101110000010100101000001000011010000100111001100100000011001100110111101110010001000000110001101101000011010010111000001110011001000000111011101101001011101000110100000100000011011000110111101110111001000000110011001110101011011100110001101110100011010010110111101101110011000010110110001101001011101000111100100101110001000000100000101101110',\n",
       " '01101111011101000110100001100101011100100010000001100100011100100110000101110111011000100110000101100011011010110010000001101111011001100010000001110011011101000110000101101110011001000110000101110010011001000010000001100011011010000110100101110000011100110010000001101001011100110010000001110100011010000110000101110100001000000111010001101000011001010000101001100110011101010110111001100011011101000110100101101111011011100110000101101100011010010111010001111001001000000110111101100110001000000110010101100001',\n",
       " '01100011011010000010000001100011011010000110100101110000001000000110100101110011001000001111101100000001011110000110010101100100001000000110000101101110011001000010000001100011011000010110111001101110011011110111010000100000011000100110010100100000011000110110100001100001011011100110011101100101011001000010111000001010001100010010111000110001001011100011001000001010010100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001000000100110001101111011001110110100101100011',\n",
       " '00100000010001000110010101110110011010010110001101100101011100110000101001001001011011100010000001100011011011110110111001110100011100100110000101110011011101000010000001110100011011110010000001110011011101000110000101101110011001000110000101110010011001000010000001100011011010000110100101110000011100110010000001110100011010000110000101110100001000000110100001100001011101100110010100100000111110110000000101111000011001010110010000100000011001100111010101101110011000110111010001101001011011110110111001100001',\n",
       " '01101100011010010111010001111001001011000010000001101001011101000010000001101001011100110010000001110000011011110111001101110011011010010110001001101100011001010010000001110100011011110010000001100011011011110110111001110011011101000111001001110101011000110111010000100000011000110110100001101001011100000111001100001010011101000110100001100001011101000010000001100011011011110110111001110100011000010110100101101110001000000110001101101001011100100110001101110101011010010111010001110010011110010010000001110100',\n",
       " '01101000011000010111010000100000011000110110000101101110001000000110001001100101001000000110001101101111011011101111101100000001011001110111010101110010011001010110010000100000011000100111100100100000011101000110100001100101001000000111010101110011011001010111001000100000011101000110111100100000011010010110110101110000011011000110010101101101011001010110111001110100001000000110000100100000011101110110100101100100011001010010000001110010011000010110111001100111011001010010000001101111011001100000101000110001',\n",
       " '00101110001100010000101001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101000010100011010100001010010001100110100101100111011101010111001001100101001000000011000100101110001100100000101001000001001000001111101100000001011001010110110001100100001011010111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001100111011000010111010001100101001000000110000101110010011100100110000101111001',\n",
       " '00100000011000110110100001101001011100000010000000101000011000110110111101110101011100100111010001100101011100110111100100100000011011110110011000001010010000010110110001110100011001010111001001100001001000000100001101101111011100100111000000101110001010010010111000001010011001000110100101100110011001100110010101110010011001010110111001110100001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001011100010000001010100011010000110010101110011',\n",
       " '01100101001000000110001101101000011010010111000001110011001000000110100001100001011101100110010100100000011000010010000001110110011001010111001001111001001000000110011101100101011011100110010101110010011000010110110000100000011100110111010001110010011101010110001101110100011101010111001001100101001000000110000101101110011001000010000001101001011011100110001101101100011101010110010001100101001000000110000100100000011000110110111101101100011011000110010101100011011101000110100101101111011011100000101001101111',\n",
       " '01100110001000000111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001110011011101110110100101110100011000110110100001100101011100110010000001110100011010000110000101110100001000000110000101101100011011000110111101110111001000000111010001101000011001010010000001101001011011100111010001100101011100100110111001100001011011000010000001100011011010010111001001100011011101010110100101110100011100100111100100100000011010010110111000100000011101000110100001100101',\n",
       " '00100000011000110110100001101001011100000010000001110100011011110010000001100010011001010010000001100011011011110110111011111011000000010110011101110101011100100110010101100100000010100110100101101110001000000110110101100001011011100111100100100000011001000110100101100110011001100110010101110010011001010110111001110100001000000111011101100001011110010111001100101110001000000101010001101000011001010010000001100100011001010111001101101001011001110110111001100101011100100010000001100011011000010110111000100000',\n",
       " '01101001011011010111000001101100011001010110110101100101011011100111010000100000011101110110100001100001011101000110010101110110011001010111001000100000011001100111010101101110011000110111010001101001011011110110111001110011001000000110000101110010011001010010000001101110011001010110010101100100011001010110010000100000011001100110111101110010000010100110000100100000011100000110000101110010011101000110100101100011011101010110110001100001011100100010000001100001011100000111000001101100011010010110001101100001',\n",
       " '01110100011010010110111101101110001000000110001001111001001000000110001101101000011011110110111101110011011010010110111001100111001000000110000101101110001000000110000101110000011100000111001001101111011100000111001001101001011000010111010001100101001000000110001101101111011011101111101100000001011001110111010101110010011000010111010001101001011011110110111000100000011011110110011000100000011101000110100001100101001000000111001101110111011010010111010001100011011010000110010101110011001011100010000001010100',\n",
       " '01101000011001010000101001110011011101110110100101110100011000110110100001100101011100110010000001100001011100100110010100100000011100000111001001101111011001110111001001100001011011010110110101100101011001000010000001100010011110010010000001110100011010000110010100100000011001010110111001100100001000000111010101110011011001010111001000101100001000000111001001100001011101000110100001100101011100100010000001110100011010000110000101101110001000000111011101101000011001010110111000100000011101000110100001100101',\n",
       " '00100000011000110110100001101001011100000010000001101001011100110010000001101101011000010110111001110101011001100110000101100011011101000111010101110010011001010110010000101110000010100101001101110101011000110110100000100000011000110110100001101001011100000111001100100000011000010111001001100101001000000110101101101110011011110111011101101110001000000110000101110011001000000111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001101100011011110110011101101001',\n",
       " '01100011001000000110010001100101011101100110100101100011011001010111001100100000001010000101000001001100010001000111001100101001001011100010000001010111011001010010000001110111011010010110110001101100001000000110100101101110011101000111001001101111011001000111010101100011011001010010000001110100011010000110010101101101001000000110100101101110000010100100001101101000011000010111000001110100011001010111001000100000001100110010111000001010010011010110111101110011011101000111010001111001011100000110010101110011',\n",
       " '01101111011001100101000001001100010001000111001101100011011000010110111001100010011001010111000001110010011011110110011101110010011000010110110101101101011001010110010001101101011101010110110001110100011010010111000001101100011001010111010001101001011011010110010101110011001011100010000001010100011010000110100101110011011000110110000101110000011000010110001001101001011011000110100101110100011110010110100101110011011000010110010001110110011000010110111001110100011000010110011101100101011011110111010101110011',\n",
       " '00001010011000100110010101100011011000010111010101110011011001010010000001100001001000000110010001100101011100110110100101100111011011100110010101110010001000000111011101101000011011110010000001101001011100110010000001100100011001010111011001100101011011000110111101110000011010010110111001100111001000000110000100100000011100000111001001101111011101000110111101110100011110010111000001100101001000000110111101100110001000000110000100100000011100000111001001101111011001000111010101100011011101000010000001100011',\n",
       " '01100001011011100010000001110000011100100110111101100111011100100110000101101101001000000110000100100000010100000100110001000100001000000111010001101111001000000111000001100101011100100110011001101111011100100110110100001010011100110110111101101101011001010010000001100110011101010110111001100011011101000110100101101111011011100010110000100000011000100111010101110100001000000110110001100001011101000110010101110010001011000010000001110111011010000110010101101110001000000111010001101000011001010010000001110000',\n",
       " '01110010011011110111010001101111011101000111100101110000011001010010000001101000011000010111001001100100011101110110000101110010011001010010000001101001011100110010000001100010011001010110100101101110011001110010000001110100011001010111001101110100011001010110010000101100001000000110001101100001011011100010000001101101011000010110101101100101001000000110001101101111011100100111001001100101011000110111010001101001011011110110111001110011000010100110001001111001001000000111001001100101011100000111001001101111',\n",
       " '01100111011100100110000101101101011011010110100101101110011001110010000001110100011010000110010100100000010100000100110001000100001011100010000001010010011001010111000001110010011011110110011101110010011000010110110101101101011010010110111001100111001000000110110101101001011001110110100001110100001000000110001001100101001000000110111001100101011000110110010101110011011100110110000101110010011110010010110000100000011001100110111101110010001000000110100101101110011100110111010001100001011011100110001101100101',\n",
       " '00101100001000000110100101100110001000000110000100100000011001000110010101110011011010010110011101101110011001010110010000001010011001100111010101101110011000110111010001101001011011110110111000100000011010010111001100100000011011100110111101110100001000000111000101110101011010010111010001100101001000000110000101110011001000000110100101101110011101000110010101101110011001000110010101100100001000000110111101110010001000000110100101100110001000000110111001100101011101110010000001100110011101010110111001100011',\n",
       " '01110100011010010110111101101110011100110010000001100001011100100110010100100000011011100110010101100101011001000110010101100100001000000111010001101000011000010111010000100000011101110110010101110010011001010010000001101110011011110111010000100000011000110110111101101110011101000110010101101101011100000110110001100001011101000110010101100100000010100110100101101110001000000111010001101000011001010010000001101111011100100110100101100111011010010110111001100001011011000010000001100100011001010111001101101001',\n",
       " '01100111011011100010111000001010010100000100110001000100011100110010000001100001011100100110010100100000011000010111011001100001011010010110110001100001011000100110110001100101001000000110100101101110001000000110000100100000011101110110100101100100011001010010000001110010011000010110111001100111011001010010000001101111011001100010000001110011011010010111101001100101011100110010111000100000010101000110100001100101011110010010000001100011011000010110111000100000011000100110010100100000011101010111001101100101',\n",
       " '01100100001000000111010001101111001000000111001001100101011000010110110001101001011110100110010100100000011011010111010101100011011010000010000001101100011000010111001001100111011001010111001000001010011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100100000011101000110100001100001011011100010000001100001001000000111010001111001011100000110100101100011011000010110110000100000011100110111010001100001011011100110010001100001011100100110010000100000',\n",
       " '01100011011010000110100101110000001000000110001101100001011011100010000001110010011001010110000101101100011010010111101001100101001011100010000001000010011001010110001101100001011101010111001101100101001000000110111101100110001000000111010001101000011001010110100101110010001000000111001101101001011110100110010100100000011000010110111001100100001000000111010001101000011001010010000001100110011000010110001101110100001000000111010001101000011000010111010000001010011101000110100001100101011110010010000001100011',\n",
       " '01100001011011100010000001100010011001010010000001110100011000010110100101101100011011110111001001100101011001000010000001110100011011110010000001101101011001010110010101110100001000000111010001101000011001010010000001110010011001010111000101110101011010010111001001100101011011010110010101101110011101000111001100100000011011110110011000100000011000010010000001110011011100000110010101100011011010011111101100000001011000110010000001100001011100000111000001101100011010010110001101100001011101000110100101101111',\n",
       " '01101110001011000010000001010000010011000100010001110011001000000110000101110010011001010010000001110111011010010110010001100101011011000111100100100000011101010111001101100101011001000000101001110100011011110110010001100001011110010010111000100000010011110110111001100101001000000110111101100110001000000111010001101000011001010010000001101101011011110111001101110100001000000111001101101111011100000110100001101001011100110111010001101001011000110110000101110100011001010110010000100000011101000111100101110000',\n",
       " '01100101011100110010000001101111011001100010000001010000010011000100010000100000011010010111001100100000011010110110111001101111011101110110111000100000011000010111001100100000011000010010000011111011000000010110010101101100011001000010110101110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100100000011001110110000101110100011001010000101001100001011100100111001001100001011110010010000000101000010001100101000001000111010000010010100100101110001000000100011001010000',\n",
       " '01000111010000010111001100100000011101000110100001100001011101000010000001100011011011110110111001110100011000010110100101101110001000000111001101100101011101100110010101110010011000010110110000100000011010000111010101101110011001000111001001100101011001000010000001101101011010010110110001101100011010010110111101101110001000000111010001110010011000010110111001110011011010010111001101110100011011110111001001110011001000000110000101110010011001010010000001100001011101100110000101101001011011000110000101100010',\n",
       " '01101100011001010010000001011011001100100010110000100000001100110101110100101110000010100100000100100000011100000110100001101111011101000110111101100111011100100110000101110000011010000010000001101111011001100010000001100001011011100010000001000110010100000100011101000001001000000110001101101000011010010111000000100000011010010111001100100000011100110110100001101111011101110110111000100000011010010110111000100000010001100110100101100111011101010111001001100101001000000011000100101110001100100010111000100000',\n",
       " '01010100011010000110010100100000011000110110100001101001011100000010000001100011011011110110111001110011011010010111001101110100011100110010000001101111011001100010000001100001001000000110110001100001011100100110011101100101001000000110111001110101011011010110001001100101011100100000101001101111011001100010000001110011011011010110000101101100011011000010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100001000000110010101101100011001010110110101100101',\n",
       " '01101110011101000111001100101100001000000111011101101000011010010110001101101000001000000110001101100001011011100010000001100010011001010010000001100011011011110110111001101110011001010110001101110100011001010110010000100000011101000110111101100111011001010111010001101000011001010111001000100000011101010111001101101001011011100110011100100000011101000110100001100101001000000111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010000101001110011011101110110100101110100',\n",
       " '01100011011010000110010101110011001011100010000001010100011010000110010100100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000010000001100101011011000110010101101101011001010110111001110100011100110010000001100001011100100110010100100000011000010111001001110010011000010110111001100111011001010110010000100000011010010110111000100000011000010010000001110010011001010110011101110101011011000110000101110010001000000111010001110111011011110010110101100100',\n",
       " '01101001011011010110010101101110011100110110100101101111011011100110000101101100001000000111001101110100011100100111010101100011011101000111010101110010011001010010111000001010001100010010111000110001001011100011001100001010010000110111010101110011011101000110111101101101001011010100010001100101011100110110100101100111011011100110010101100100001000000100001101101000011010010111000001110011000010100101000001001100010001000111001100100000011000010111001001100101001000000110000101110110011000010110100101101100',\n",
       " '01100001011000100110110001100101001000000110000101110011001000000110111101100110011001100010110101110100011010000110010100101101011100110110100001100101011011000110011000100000011000110110111101101101011100000110111101101110011001010110111001110100011100110010000001110100011010000110000101110100001000000110001101100001011011100010000001100010011001010010000001110000011101010111001001100011011010000110000101110011011001010110010000100000011001100111001001101111011011010010000001100100011010010110011001100110',\n",
       " '01100101011100100110010101101110011101000010000001110011011101010111000000101101000010100111000001101100011010010110010101110010011100110010111000100000010000100110010101100011011000010111010101110011011001010010000001110100011010000110010101111001001000000110000101110010011001010010000001110000011100100110111101100111011100100110000101101101011011010110000101100010011011000110010100101100001000000111010001101000011001010111100100100000011000110110000101101110001000000110001001100101001000000111010101110011',\n",
       " '01100101011001000010000001110100011011110010000001101001011011010111000001101100011001010110110101100101011011100111010000100000011011010110111101110011011101000010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110000101001100110011011110111010101101110011001000010000001101001011011100010000001100100011010010110011101101001011101000110000101101100001000000110100001100001011100100110010001110111011000010111001001100101001011100010000001001000',\n",
       " '01101111011101110110010101110110011001010111001000101100001000000101000001001100010001000111001100100000011000010110110001110011011011110010000001101000011000010111011001100101001000000110000100100000011001000111001001100001011101110110001001100001011000110110101100100000011010010110111000100000011101000110100001100001011101000010000001110100011010000110010100100000011100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101000010100111001101110111011010010111010001100011',\n",
       " '01101000011001010111001100100000011000110110111101101110011100110111010101101101011001010010000001110110011000010110110001110101011000010110001001101100011001010010000001100011011010000110100101110000001000000110000101110010011001010110000100100000011000010110111001100100001000000110110001101001011011010110100101110100001000000111010001101000011001010010000001110011011100000110010101100101011001000010000001101111011001100010000001101111011100000110010101110010011000010111010001101001011011110110111000100000',\n",
       " '01101111011001100010000001101001011011010111000001101100011001010110110101100101011011100111010001100101011001000010000001100011011010010111001000101101000010100011011000001010010000110010000001001000001000000100000100100000010100000010000001010100001000000100010100100000010100100000101000110001000010101000000010001000001010010001000110010101110011011010010110011101101110001000000100001101101111011011100110001101100101011100000111010001110011000010100110001101110101011010010111010001110011001011100010000001',\n",
       " '01010001101000011101010111001100100000011010010110111000100000011100110110111101101101011001010010000001100011011000010111001101100101011100110010000001010000010011000100010001110011001000000110110101100001011110010010000001101110011011110111010000100000011011010110010101100101011101000010000001110100011010000110010100100000011001000110010101110011011010010111001001100101011001000010000001110000011001010111001001100110011011110111001001101101011000010110111001100011011001010010000001101111011100100010000001',\n",
       " '10001101101111011100110111010000100000011011110110001001101010011001010110001101110100011010010111011001100101011100110010111000001010010010010110111000100000011100110111010101100011011010000010000001110011011010010111010001110101011000010111010001101001011011110110111001110011001000000110100101110100001000000110100101110011001000000111000001101111011100110111001101101001011000100110110001100101001000000111010001101111001000000110010001100101011100110110100101100111011011100010000001100001001000000110001101',\n",
       " '10100001101001011100000010000001100110011100100110111101101101001000000111001101100011011100100110000101110100011000110110100000111011001000000110111001100001011011010110010101101100011110010010110000100000011101000110100001100101001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110010011110010000101001110100011010000110000101110100001000000110110101110101011100110111010000100000011000100110010100100000011010010110111001100011011011000111010101',\n",
       " '10010001100101011001000010000001101111011011100010000001110100011010000110010100100000011000110110100001101001011100000010000001101001011100110010000001100100011001010111001101101001011001110110111001100101011001000010000011111011000000010111001001110011011101000010000001100001011011100110010000100000011101000110100001100101011011100010000001100001011011100010000001100001011100000111000001110010011011110111000001110010011010010110000101110100011001010010000001110100011001010110001101101000011011100110111101',\n",
       " '10110001101111011001110111100100100000011010010111001100001010011000110110100001101111011100110110010101101110001000000111010001101111001000000110100101101101011100000110110001100101011011010110010101101110011101000010000001110100011010000110010100100000011000110110100001101001011100000010111000100000010001100110100101101110011000010110110001101100011110010010110000100000011101000110100001100101001000000110001101101000011010010111000000100000011010010111001100100000011011010110000101101110011101010110011001',\n",
       " '10000101100011011101000111010101110010011001010110010000100000011000100111100100100000011000010010000001100011011011110110110101110000011000010110111001111001001000000111010001101000011000010111010000100000011010000110000101110011001000000111010001101000011001010000101001100110011000010110001001110010011010010110001101100001011101000110100101101111011011100010000001100110011000010110001101101001011011000110100101110100011010010110010101110011001011100010000001010100011010000110100101110011001000000110000101',\n",
       " '11000001110000011100100110111101100001011000110110100000100000011010010111001100100000011010110110111001101111011101110110111000100000011000010111001100100000011000110111010101110011011101000110111101101101001000000110111101110010001000000111001101100101011011010110100100101101011000110111010101110011011101000110111101101101001000000110010001100101011100110110100101100111011011100010110000100000011000010110111001100100001000000111001101110101011000110110100000001010011000110110100001101001011100000111001100',\n",
       " '10000001100001011100100110010100100000011000110110000101101100011011000110010101100100001000000110001101110101011100110111010001101111011011010010000001101111011100100010000001110011011001010110110101101001001011010110001101110101011100110111010001101111011011010010000001100011011010000110100101110000011100110010111000100000010100110111010101100011011010000010000001100011011010000110100101110000011100110010000001100001011100100110010100100000011010010110111001110100011001010110111001100100011001010110010000',\n",
       " '10000001100110011011110111001000100000011101010111001101100101001000000110100101101110001000000111001101110000011001010110001101101001111110110000000101100011000010100110000101110000011100000110110001101001011000110110000101110100011010010110111101101110011100110010000001100001011011100110010000100000011000010111001001100101001000000111001101101111011011010110010101110100011010010110110101100101011100110010000001100011011000010110110001101100011001010110010000100000011000010111000001110000011011000110100101',\n",
       " '10001101100001011101000110100101101111011011100010110101110011011100000110010101100011011010011111101100000001011000110010000001101001011011100111010001100101011001110111001001100001011101000110010101100100001000000110001101101001011100100110001101110101011010010111010001110011001000000010100001000001010100110100100101000011011100110010100100101110000010100101010001101000011001010010000001101101011000010110100101101110001000000110000101100100011101100110000101101110011101000110000101100111011001010010000001',\n",
       " '10111101100110001000000110000100100000011000110111010101110011011101000110111101101101001000000110001101101000011010010111000000100000011010010111001100100000011101000110100001100001011101000010000001101001011101000111001100100000011001000110010101110011011010010110011101101110001000000110001101100001011011100010000001100010011001010010000001101111011100000111010001101001011011010110100101111010011001010110010000100000011001100110111101110010001000000110000100100000011100110111000001100101011000110110100111',\n",
       " '11101100000001011000110000101001110100011000010111001101101011001110110010000001101000011001010110111001100011011001010010000001101001011101000010000001110101011100110111010101100001011011000110110001111001001000000110110001100101011000010110010001110011001000000111010001101111001000000110001001100101011101000111010001100101011100100010000001110000011001010111001001100110011011110111001001101101011000010110111001100011011001010010111000100000010010010111010000100000011010010111001100100000011100000110111101',\n",
       " '11001101110011011010010110001001101100011001010010000001110100011011110010000001101001011011100110001101101100011101010110010001100101001000000110000100100000011011000110000101110010011001110110010101110010001000000110000101101101011011110111010101101110011101000000101001101111011001100010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100100111100100100000011010010110111000100000011000010010000001100011011101010111001101110100011011110110110100',\n",
       " '10000001100011011010000110100101110000001000000111010001101000011000010110111000100000011101110110111101110101011011000110010000100000011000100110010100100000011100000110111101110011011100110110100101100010011011000110010100100000011010010110111000100000011011110111010001101000011001010111001000100000011101000111100101110000011001010111001100100000011011110110011000100000011000110110100001101001011100000111001100101110001000000101010001101000011001010000101001100011011011110111001101110100001000000110111101',\n",
       " '10011000100000011100000111001001101111011001000111010101100011011010010110111001100111001000000111001101110101011000110110100000100000011000110110100001101001011100000111001100100000011010010111001100100000011010000110100101100111011010000010110000100000011000100111010101110100001000000110100101100110001000000111010001101000011001010111100100100000011000010111001001100101001000000111010101110011011001010110010000100000011010010110111000100000011000010010000001110000011100100110111101100100011101010110001101',\n",
       " '11010000100000011101000110100001100001011101000010000001101001011100110010000001110011011011110110110001100100001000000110100101101110001000000110110001100001011100100110011101100101000010100111000101110101011000010110111001110100011010010111010001101001011001010111001100101100001000000111010001101000011001010110111000100000011101000110100001100101001000000110001101101111011100110111010000100000011100000110010101110010001000000110001101101000011010010111000000101100001000000110000101101101011011110111001001',\n",
       " '11010001101001011110100110010101100100001000000110111101110110011001010111001000100000011101000110100001100101001000000111010001101111011101000110000101101100001000000110111001110101011011010110001001100101011100100010000001101111011001100010000001100011011010000110100101110000011100110010000001100110011000010110001001110010011010010110001101100001011101000110010101100100001011000010000001101101011000010111100100001010011000100110010100100000011011000110111101110111011001010111001000100000011101000110100001',\n",
       " '10000101101110001000000111010001101000011001010010000001110100011011110111010001100001011011000010000001100011011011110111001101110100001000000110111101100110001000000110111101100110011001100010110101110100011010000110010100101101011100110110100001100101011011000110011000100000011000110110100001101001011100000111001100100000011101000110100001100001011101000010000001110111011011110111010101101100011001000010000001100010011001010010000001101110011001010110010101100100011001010110010000100000011101000110111100',\n",
       " '10000001101001011011010111000001101100011001010110110101100101011011100111010000100000011101000110100001100101000010100111001101100001011011010110010100100000011001100111010101101110011000110111010001101001011011110110111000101000011100110010100100101110001000000100110101101111011100100110010101101111011101100110010101110010001011000010000001101001011001100010000001100001001000000111001101101001011011100110011101101100011001010010000001100011011010000110100101110000001000000110001101100001011011100010000001',\n",
       " '10001001100101001000000111010101110011011001010110010000100000011010010110111001110011011101000110010101100001011001000010000001101111011001100010000001101101011101010110110001110100011010010111000001101100011001010010000001100011011010000110100101110000011100110010000001110100011011110010000001100001011000110110100001101001011001010111011001100101000010100111010001101000011001010010000001110011011000010110110101100101001000000110011101101111011000010110110000101100001000000111010001101000011001010110111000',\n",
       " '10000001100001001000000111001101101101011000010110110001101100011001010111001000100000011000010111001001100101011000010010000001101001011100110010000001101110011001010110010101100100011001010110010000100000011011110110111000100000011000010010000001010000010000110100001000100000011101000110100001100001011101000010000001101000011011110111010101110011011001010111001100100000011101000110100001100101001000000110001101101000011010010111000001110011001000000110100101101110001000000111010001101000011001010010000011',\n",
       " '11101100000001011011100110000101101100000010100111000001110010011011110110010001110101011000110111010000101110001000000101010001101000011010010111001100100000011100100110010101110011011101010110110001110100011100110010000001101001011011100010000001100001001000000110011001110101011100100111010001101000011001010111001000100000011100100110010101100100011101010110001101110100011010010110111101101110001000000110100101101110001000000110001101101111011100110111010000101110000010100100000100100000011001000110100101',\n",
       " '11001101100001011001000111011001100001011011100111010001100001011001110110010100100000011011110110011000100000011101000110100001100101001000000110001101110101011100110111010001101111011011010010110101100100011001010111001101101001011001110110111000100000011000010111000001110000011100100110111101100001011000110110100000100000011010010111001100100000011101000110100001100001011101000010000001101101011000010110111001110101011001100110000101100011011101000111010101110010011010010110111001100111001000000110000100',\n",
       " '10000001100011011101010111001101110100011011110110110100100000011000110110100001101001011100000000101001101111011001100111010001100101011011100010000001110100011000010110101101100101011100110010000001100001001000000110001101101111011011100111001101101001011001000110010101110010011000010110001001101100011001010010000001100001011011010110111101110101011011100111010000100000011011110110011000100000011101000110100101101101011001010010110000100000011011110110111000100000011101000110100001100101001000000110111101',\n",
       " '11001001100100011001010111001000100000011011110110011000100000011011010110111101101110011101000110100001110011001011100010000001001001011011100010000001100011011011110110111001110100011100100110000101110011011101000010110000100000011010010110011000100000011000010010000001010000010011000100010000001010011000110110000101101110001000000110001001100101001000000111010101110011011001010110010000100000011010010110111001110011011101000110010101100001011001000010110000100000011101000110100001100101011011100010000001',\n",
       " '11010001101000011001010010000001100011011010000110100101110000011100110010000001100001011100100110010100100000011100000111001001101111011001110111001001100001011011010110110101100101011001000010000001100010011110010010000001110100011010000110010100100000011001010110111001100100001000000111010101110011011001010111001000100000011000010110111001100100001000000110111001101111001000000110110101100001011011100111010101100110011000010110001101110100011101010111001001101001011011100110011100001010011001000110010101',\n",
       " '10110001100001011110010111001100100000011000010111001001100101001000000110100101101110011101100110111101101100011101100110010101100100001011100000101000110001001011100011001000001010010101000110100001100101001000000100010001100101011100110110100101100111011011100010000001010000011100100110111101100011011001010111001101110011000010100101010001101000011001010010000001100001011101100110000101101001011011000110000101100010011010010110110001101001011101000111100100100000011011110110011000100000011000110110111101',\n",
       " '10110101110000011101010111010001100101011100100010110101100010011000010111001101100101011001000010000001110100011011110110111101101100011100110010000001101000011000010111001100100000011001110111001001100101011000010111010001101100011110010010000001101001011011101111101100000010011101010110010101101110011000110110010101100100001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011100000111001001101111011000110110010101110011011100110010000001101001011011100010000001',\n",
       " '10000100100000011101110110100101100100011001010000101001110110011000010111001001101001011001010111010001111001001000000110111101100110001000000110010001100101011100110110100101100111011011100010000001100101011011100111011001101001011100100110111101101110011011010110010101101110011101000111001100101110001000000100011001101111011100100010000001100101011110000110000101101101011100000110110001100101001011000010000001100100011001010111001101101001011001110110111001101001011011100110011100100000011000010110111000',\n",
       " '10000001100001011101010111010001101111011011010110111101100010011010010110110001100101001000000110100101110011001000000111001101101001011011010110100101101100011000010111001000100000011010010110111000100000011101000110100001100101000010100110011101100101011011100110010101110010011000010110110000100000011000010111000001110000011100100110111101100001011000110110100000100000011101000110111100100000011001000110010101110011011010010110011101101110011010010110111001100111001000000110000100100000011001100111010101',\n",
       " '11001001101110011000010110001101100101001000000110111101110010001000000110000100100000011000110110111101101101011100000111010101110100011001010111001000101110001000000100001101100101011100100111010001100001011010010110111000100000011100110111010001100101011100000111001100100000011010010110111000100000011101000110100001100101001000000110010001100101011101100110010101101100011011110111000001101101011001010110111001110100000010100110001101111001011000110110110001100101001000000110110101110101011100110111010000',\n",
       " '10000001100010011001010010000001110000011001010111001001100110011011110111001001101101011001010110010000100000011010010110011000100000011101000110100001100101001000001111101100000001011011100110000101101100001000000111000001110010011011110110010001110101011000110111010000100000011010010111001100100000011101000110111100100000011011010110010101100101011101000010000001110100011010000110010100100000011100110111000001100101011000110110100111111011000000010110010101100100001000000110111101100010011010100110010101',\n",
       " '10001101110100011010010111011001100101011100110010111000100000010101110110010100100000011101110110100101101100011011000000101001110011011101000110000101110010011101000010000001100010011110010010000001101001011011100111010001110010011011110110010001110101011000110110100101101110011001110010000001100001001000000111010001111001011100000110100101100011011000010110110000100000011001000110010101110110011001010110110001101111011100000110110101100101011011100111010000100000011000110111100101100011011011000110010100',\n",
       " '10000001101001011011100010000001110100011010000110010100100000011011010110111101110011011101000010000001100111011001010110111001100101011100100110000101101100001000000111010001100101011100100110110101110011001011100010000001010100011010000110010101101110001000000111011101100101001000000111011101101001011011000110110000001010011001100110111101100011011101010111001100100000011011110110111000100000011101000110100001100101001000000111000001100001011100100111010001101001011000110111010101101100011000010111001000',\n",
       " '10000001100001011100110111000001100101011000110111010001110011001000000111010001101000011000010111010000100000011100000110010101110010011101000110000101101001011011100010000001110100011011110010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000110111101100110001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001011100000101001010100011010000110010100100000111110110000001001101111011101110110001101',\n",
       " '10100001100001011100100111010000100000011010010110111000100000010001100110100101100111011101010111001001100101001000000011000100101110001100110010000001100100011001010111000001101001011000110111010001110011001000000110000100100000011101000111100101110000011010010110001101100001011011000010000001100100011001010111011001100101011011000110111101110000011011010110010101101110011101000010000001110000011100100110111101100011011001010111001101110011001011100010000001010111011001010010000001100001011100110111001101',\n",
       " '11010101101101011001010010000001110100011010000110000101110100000010100111010001101000011001010010000001110000011100100110111101100011011001010111001101110011001000000110100101110011001000000111010001101111001000000110010001100101011101100110010101101100011011110111000000100000011000010010000001110000011100100110111101100100011101010110001101110100001000000111010001101000011000010111010000100000011011010110010101100101011101000111001100100000011000110110010101110010011101000110000101101001011011100010000001',\n",
       " '10010101111000011100000110010101100011011101000110000101110100011010010110111101101110011100110010111000100000010101000110100001100101001000000110110101101111011100110111010000100000011011110110001001110110011010010110111101110101011100110000101001110010011001010111000101110101011010010111001001100101011011010110010101101110011101000111001100100000011000010111001001100101001000000111010001101000011000010111010000100000011101000110100001100101001000000111000001110010011011110110010001110101011000110111010000',\n",
       " '10000001101101011101010111001101110100001000000110011001110101011011100110001101110100011010010110111101101110001000000111000001110010011011110111000001100101011100100110110001111001001011000010000001110100011010000110000101110100001000000110100101110100001000000110110101110101011100110111010000100000011011010110010101100101011101000010000001100001011011100010000001100101011110000111000001100101011000110111010001100101011001000000101001101100011001010111011001100101011011000010000001101111011001100010000001',\n",
       " '11000001100101011100100110011001101111011100100110110101100001011011100110001101100101001011000010000001100001011011100110010000100000011101000110100001100001011101000010000001101001011101000111001100100000011000110110111101110011011101000010000001110011011010000110111101110101011011000110010000100000011011100110111101110100001000000110010101111000011000110110010101100101011001000010000001100001001000000110011101101001011101100110010101101110001000000111010001100001011100100110011101100101011101000010111000',\n",
       " '00101001010100011010000110010100100000011100000111001001101111011000110110010101110011011100110010000001100010011001010110011101101001011011100111001100100000011101110110100101110100011010000010000001110100011010000110010100100000011001000110010111111011000000010110111001101001011101000110100101101111011011100010000001101111011001100010000001110000011100100110111101100100011101010110001101110100001000000111001101110000011001010110001101101001111110110000000101100011011000010111010001101001011011110110111001',\n",
       " '11001100101110001000000101010001101000011001010010000001100101011100110111001101100101011011100111010001101001011000010110110000100000011001100110010101100001011101000111010101110010011001010111001100001010011011110110011000100000011101000110100001100101001000000111000001110010011011110110010001110101011000110111010000100000011000010111001001100101001000000110100101100100011001010110111001110100011010011111101100000001011001010110010000101100001000000110000101101110011001000010000001100001011011100010000001',\n",
       " '10000101100011011000110110010101110000011101000110000101100010011011000110010100100000011011010110010101110100011010000110111101100100001000000110111101100110001000000110010101110110011000010110110001110101011000010111010001101001011011100110011100100000011101000110100001100101001000000110100101101101011100000110110001100101011011010110010101101110011101000110010101100100000010100110011001100101011000010111010001110101011100100110010101110011001000000110100101101110001000000111010001101000011001010010000011',\n",
       " '11101100000001011011100110000101101100001000000111000001110010011011110110010001110101011000110111010000100000011010010111001100100000011001010111001101110100011000010110001001101100011010010111001101101000011001010110010000101110001000000101010001101000011001010010000001110011011100000110010101100011011010011111101100000001011000110110000101110100011010010110111101101110011100110010000001101101011101010111001101110100001000000110001001100101001000000111010001101001011001110110100001110100001000000110010101',\n",
       " '10111001101111011101010110011101101000001000000111010001101111000010100110010101101110011100110111010101110010011001010010000001110100011010000110000101110100001000000111010001101000011001010010000001100100011001010111011001100101011011000110111101110000011001010110010000100000011100000111001001101111011001000111010101100011011101000010000001110111011010010110110001101100001000000110110101100101011001010111010000100000011101000110100001100101001000000110011101100101011011100110010101110010011000010110110000',\n",
       " '10000001100101011110000111000001100101011000110111010001100001011101000110100101101111011011100111001100101100001000000110001001110101011101000010000001110011011010000110111101110101011011000110010000100000011011100110111101110100001000000110001001100101000010100111010101101110011011100110010101100011011001010111001101110011011000010111001001101001011011000111100100100000011000110110111101101110011100110111010001110010011000010110100101101110011010010110111001100111001000000010100001110100011010000110000101',\n",
       " '11010000100000011010010111001100101100001000000111010001101000011001010010000001110011011100000110010101100011011010011111101100000001011000110110000101110100011010010110111101101110011100110010000001110011011010000110111101110101011011000110010000100000011011100110111101110100001000000111000001110010011001010111011001100101011011100111010000100000011001000110010101110011011010010110011101101110001000000110001101101000011011110110100101100011011001010111001100001010011101000110100001100001011101000010000001',\n",
       " '10110101100001011110010010000001101100011001010110000101100100001000000111010001101111001000000111010101101110011001100110111101110010011001010111001101100101011001010110111000100000011000010110010001110110011000010110111001110100011000010110011101100101011100110010100100101110000010100100011001110010011011110110110100100000011000010010000001100011011011110110110101110000011011000110010101110100011001010010000001110011011001010111010000100000011011110110011000100000011100110111000001100101011000110110100111',\n",
       " '11101100000001011000110110000101110100011010010110111101101110011100110010110000100000011010010111010000100000011010010111001100100000011011100110010101100011011001010111001101110011011000010111001001111001001000000111010001101111001000000110010001100101111110110000000101101110011001010010000001110100011010000110010100100000011001110110010101101110011001010111001001100001011011000010000001110011011101000111001001110101011000110111010001110101011100100110010100100000011011110110011000001010011000010110111000',\n",
       " '10000001101001011011100110100101110100011010010110000101101100001000000110010001100101011100110110100101100111011011100010000001101111011001100010000001110100011010000110010100100000011100000111001001101111011001000111010101100011011101000010111000100000010101000110100001101001011100110010000001110011011101000110010101110000001000000110100101110011001000000110010001101001011001101111101100000001011000110111010101101100011101000010000001110100011011110010000001100001011101010111010001101111011011010110000101',\n",
       " '11010001100101001011100010000001001001011101000010000001101001011100110010000001110101011100110111010101100001011011000110110001111001001000000111000001100101011100100110011001101111011100100110110101100101011001000010000001100010011110010000101001100001001000000110100001110101011011010110000101101110001000000110010001100101011100110110100101100111011011100110010101110010001000000110001001100101011000110110000101110101011100110110010100100000011101000110100001100101011100100110010100100000011010010111001100',\n",
       " '10000001101110011011110010000001100011011011000110010101100001011100100010110101100011011101010111010000100000011100110111010001110010011000010111010001100101011001110111100100100000011001100110111101110010001000000110010001100101011101100110010101101100011011110111000001101001011011100110011100100000011000010010000001110000011100100110111101100100011101010110001101110100100000000110010111001100100000011011110111011001100101011100100110000101101100011011000000101001110011011101000111001001110101011000110111',\n",
       " '01000111010101110010011001011000000001010001101001011101000010000001110010011001010111000101110101011010010111001001100101011100110010000001100011011011110110111001110011011010010110010001100101011100100110000101100010011011000110010100100000011001000110010101110011011010010110011101101110001000000110010101111000011100000110010101110010011010010110010101101110011000110110010100100000011000010110111001100100001000000110100101101110011101000111010101101001011101000110100101101111011011100010111000001010001100',\n",
       " '01001011100011001000001010010101000110100001100101001000000100010001100101011100110110100101100111011011100010000001010000011100100110111101100011011001010111001101110011000010100011011100001010010100100110010101110001011101010110100101110010011001010110010000100000011100000111001001101111011001000111010101100011011101000000101001000100011001011111111111111101011011100110010100100000011100110111000001100101011000110110100111111111111111010110001101100001011101000110100101101111011011100111001100001010010010',\n",
       " '01011011100110100101110100011010010110000101101100001000000110010001100101011100110110100101100111011011100000101001010011011010010110110101110101011011000110000101110100011010010110111101101110000010100100010001100101011100110110100101100111011011100010000001100011011011110111001001110010011001010110001101110100001111110000101001010010011001010110010001100101011100110110100101100111011011100000101001010000011100100110111101110100011011110111010001111001011100000110010100100000011010010110110101110000011011',\n",
       " '00011001010110110101100101011011100111010001100001011101000110100101101111011011100000101001010100011001010111001101110100011010010110111001100111000010100100110101100101011001010111010001110011001000000111001101110000011001010110001101101001111111111111110101100011011000010111010001101001011011110110111001110011001111110000101001000110011010010110111001101001011100110110100001100101011001000010000001110000011100100110111101100100011101010110001101110100000010100100110101101001011011100110111101110010001000',\n",
       " '00011001010111001001110010011011110111001001110011001111110000101001001101011000010110101101100101001000000110001101101111011100100111001001100101011000110111010001101001011011110110111001110011000010100100111001101111000010100101100101100101011100110000101001001110011011110000101001011001011001010111001100001010010110010110010101110011000010100100111001101111000010100100011001101001011001110111010101110010011001010010000000110001001011100011001100001010010101000110100001100101001000000110010001100101011101',\n",
       " '10011001010110110001101111011100000110110101100101011011100111010000100000011100000111001001101111011000110110010101110011011100110010111000001010001110000000101001000011001000000100100000100000010000010010000001010000001000000101010000100000010001010010000001010010000010100011000100001010100000001000100000101001000100011001010111001101101001011001110110111000100000010000110110111101101110011000110110010101110000011101000111001100001010010000010110011001110100011001010111001000100000011101000110100001100101',\n",
       " '00100000011001110110010101101110011001010111001001100001011011000010000001110011011101000111001001110101011000110111010001110101011100100110010100100000011010010111001100100000011001010111001101110100011000010110001001101100011010010111001101101000011001010110010000101100001000000100001101000001010001000010000001110100011011110110111101101100011100110010000001100001011100100110010100100000011101010111001101100101011001000010000001110100011011110010000001110111011011110111001001101011001000000110111101110101',\n",
       " '01110100001000000111010001101000011001010010000001100100011001010111010001100001011010010110110001110011001011100000101001001101011000010110111001111001001000000111010001111001011100000110010101110011001000000110111101100110001000000100001101000001010001000010000001110100011011110110111101101100011100110010000001100001011100100110010100100000011000010111011001100001011010010110110001100001011000100110110001100101001011000010000001110010011000010110111001100111011010010110111001100111001000000110011001110010',\n",
       " '01101111011011010010000001110100011010000110111101110011011001010010000001110100011010000110000101110100001000000110100001100101011011000111000000100000011101110110100101110100011010000010000001110100011010000110010100100000011001000110010101110011011010010110011101101110000010100110111101100110001000000110100101101110011001000110100101110110011010010110010001110101011000010110110000100000011100000110000101110010011101000111001100100000011011110110011000100000011101000110100001100101001000000111001101111001',\n",
       " '01110011011101000110010101101101001000000111010001101111001000000111010001101000011011110111001101100101001000000111010001101000011000010111010000100000011000010110110001101100011011110111011100100000011101000110100001100101001000000110010101101110011101000110100101110010011001010010000001110011011110010111001101110100011001010110110110000000011001011100110010000001110011011101000111001001110101011000110111010001110101011100100110010100100000011101000110111100100000011000100110010100001010011100100110010101',\n",
       " '11000001110010011001010111001101100101011011100111010001100101011001000010000001101001011011100010000001100001001000000110001101101111011011010111000001110101011101000110010101110010001011100010000001010111011010000110010101101110001000000111010001101000011001010010000001101001011011100110100101110100011010010110000101101100001000000110010001100101011100110110100101100111011011100010000001101001011100110010000011111011000000010110111001101001011100110110100001100101011001000010110000100000011101000110100001',\n",
       " '10010100100000011100100110010101110011011101010110110001110100011100110010000001101101011101010111001101110100001000000110001001100101001000000111011001100101011100100110100111111011000000010110010101100100000010100110000101100111011000010110100101101110011100110111010000100000011101000110100001100101001000000110111101110010011010010110011101101001011011100110000101101100001000000111001101110000011001010110001101101001111110110000000101100011011000010111010001101001011011110110111001110011001011100010000001',\n",
       " '01010001110010011000010110010001101001011101000110100101101111011011100110000101101100011011000111100100101100001000000110001001100101011001100110111101110010011001010010000001110100011010000110010100100000011000010110010001110110011001010110111001110100001000000110111101100110001000000100001101000001010001000010000001110100011011110110111101101100011100110010110000100000011101000110100001101001011100110010000001110011011101000110010101110000000010100110100101101110011101100110111101101100011101100110010101',\n",
       " '10010000100000011000110110111101101110011100110111010001110010011101010110001101110100011010010110111001100111001000000110000100100000011100000110100001111001011100110110100101100011011000010110110000100000011011010110111101100100011001010110110000100000011011110110011000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100110010101100100001000000111000001110010011011110110010001110101011000110111010000101100001000000111010101110011011101010110000101101100011011000111100100',\n",
       " '10000001101001011011100110001101101100011101010110010001101001011011100110011100100000011010100111010101110011011101000010000001110100011010000110010100001010011010110110010101111001001000000111000001100001011100100111010001110011001011100010000001010100011011110110010001100001011110010010000001101001011101000010000001101001011100110010000001110011011001010110110001100100011011110110110100100000011011100110010101100011011001010111001101110011011000010111001001111001001000000111010001101111001000000110001001',\n",
       " '11010101101001011011000110010000100000011000010010000001110000011010000111100101110011011010010110001101100001011011000010000001101101011011110110010001100101011011000010111000100000010000110100000101000100001000000111010001101111011011110110110001110011001000000110010101101110011000010110001001101100011001010000101001100100011001010111001101101001011001110110111001100101011100100111001100100000011101000110111100100000011100110110100101101101011101010110110001100001011101000110010100100000011101000110100001',\n",
       " '10010100100000011000100110010101101000011000010111011001101001011011110111001000100000011011110110011000100000011010010110111001100011011100100110010101100100011010010110001001101100011110010010000001100011011011110110110101110000011011000110010101111000001000000111000001110010011011110110010001110101011000110111010001110011001011000010000001100001011011100110010000100000011100110111010101100011011010000010000001110011011010010110110101110101011011000110000101110100011010010110111101101110011100110000101001',\n",
       " '10000101110010011001010010000001110101011100110110010101100100001000000111010001101111001000000110010001100101011101000110010101110010011011010110100101101110011001010010000001110111011010000110010101110100011010000110010101110010001000000111010001101000011001010010000001101111011000100111010001100001011010010110111001100101011001000010000001100100011001010111001101101001011001110110111000100000011011010110010101100101011101000111001100100000011101000110100001100101001000000111001001100101011100010111010101',\n",
       " '10100101110010011001010110010000100000011100110111000001100101011000110110100111111011000000010110001101100001011101000110100101101111011011100111001100101110001000000100100101100110000010100110010101110010011100100110111101110010011100110010000001100001011100100110010100100000011001100110111101110101011011100110010000101100001000000111010001101000011001010110111000100000011000010111000001110000011100100110111101110000011100100110100101100001011101000110010100100000011000110110100001100001011011100110011101',\n",
       " '10010101110011001000000110000101110010011001010010000001101101011000010110010001100101001000000110000101101110011001000010000001110100011010000110010100100000011101100110010101110010011010011111101100000001011000110110000101110100011010010110111101101110001000000110111101100110001000000111010001101000011001010010000001101110011001010111011100100000011001000110010101110011011010010110011101101110000010100110100101110011001000000111001001100101011100000110010101100001011101000110010101100100001000000111010001',\n",
       " '10100001110010011011110111010101100111011010000010000001110011011010010110110101110101011011000110000101110100011010010110111101101110001011100010000001000001011011000111010001101000011011110111010101100111011010000010000001110011011011110110110101100101001000000110010001100101011100110110100101100111011011100010000011111011000000100110000101110111011100110010000001101101011000010111100100100000011001010111001101100011011000010111000001100101001000000110010001100101011101000110010101100011011101000110100101',\n",
       " '10111101101110001000000111011001101001011000010000101001110011011010010110110101110101011011000110000101110100011010010110111101101110001011000010000001110101011100110111010101100001011011000110110001111001001000000110000101101100011011000010000001100010011101010111010000100000011101000110100001100101001000000110110101101111011100110111010000100000011100110111010101100010011101000110110001100101001000000111000001110010011011110110001001101100011001010110110101110011001000000110000101110010011001010010000001',\n",
       " '10010001101001011100110110001101101111011101100110010101110010011001010110010000100000011010010110111000100000011101000110100001101001011100110010000001110111011000010111100100101110000010100101011101101000011001010110111000100000011101000110100001100101001000000111001101101001011011010111010101101100011000010111010001101001011011110110111000100000011010010110111001100100011010010110001101100001011101000110010101110011001000000111010001101000011000010111010000100000011101000110100001100101001000000110010001',\n",
       " '10010101110011011010010110011101101110001000000110100101110011001000000110001101101111011100100111001001100101011000110111010000101100001000000110000100100000011000110110111101101101011100000110110001100101011101000110010100100000011100000110100001111001011100110110100101100011011000010110110000100000011100000111001001101111011101000110111101110100011110010111000001100101000010100110111101100110001000000111010001101000011001010010000001110000011100100110111101100100011101010110001101110100001000000110100101',\n",
       " '11001100100000011000110110111101101110011100110111010001110010011101010110001101110100011001010110010000101110001000000101010001101000011001010010000001110000011100100110111101110100011011110111010001111001011100000110010100100000011010010111001100100000011101000110100001101111011100100110111101110101011001110110100001101100011110010010000001110100011001010111001101110100011001010110010000100000011001100110111101110010001000000110001101101111011011100110011001101111011100100110110101100001011011100110001101',\n",
       " '10010100100000011101110110100101110100011010000010000001110100011010000110010100001010011100110111000001100101011000110110100111111011000000010110001101100001011101000110100101101111011011100111001100101110001000000100000101101110011110010010000001100101011100100111001001101111011100100111001100100000011100100110010101110110011001010110000101101100011001010110010000100000011010010110111000100000011101000110100001100101001000000111010001100101011100110111010001101001011011100110011100100000011011010111010101',\n",
       " '11001101110100001000000110001001100101001000001111101100000001011110000110010101100100001011100010000001010100011010000110010100100000011001010111001001110010011011110111001001110011001000000110110101100001011110010010000001100010011001010010000001101101011010010110111001101111011100100010110000001010011000010110111001100100001000000110111101100110011101000110010101101110001000000111010001101000011001010111100100100000011000110110000101101110001000000110001001100101001000000110010101101100011010010110110101',\n",
       " '10100101101110011000010111010001100101011001000010000001100010011110010010000001101101011000010110101101101001011011100110011100100000011100110110110101100001011011000110110000100000011000110110111101110010011100100110010101100011011101000110100101101111011011100111001100100000011001000110100101110010011001010110001101110100011011000111100100100000011011110110111000100000011101000110100001100101001000000111000001110010011011110111010001101111011101000111100101110000011001010010000001101111011001100000101001',\n",
       " '11010001101000011001010010000001110000011100100110111101100100011101010110001101110100001011100010000001001001011011100010000001100011011000010111001101100101001000000110111101100110001000000110110001100001011100100110011101100101001000000110010101110010011100100110111101110010011100110010110000100000011010010111010000100000011010010111001100100000011011100110010101100011011001010111001101110011011000010111001001111001001000000111010001101111001000000111001001100101011001000110010101110011011010010110011101',\n",
       " '10111000100000011101000110100001100101001000000111000001110010011011110110010001110101011000110111010000100000011000010110111001100100001000000111001001100101011100000110010101100001011101000010000001110100011010000110010100001010011100110111010001100101011100000111001100100000011001010111100001110000011011000110000101101001011011100110010101100100001000000110000101100010011011110111011001100101001011100010000001010111011010000110010101101110001000000111010001101000011001010010000001110000011100100110111101',\n",
       " '11010001101111011101000111100101110000011001010010000001110000011000010111001101110011011001010111001100100000011000010110110001101100001000000111010001101000011001010010000001110100011001010111001101110100011100110010110000100000011101000110100001100101011011100010000001110100011010000110010100100000011100000111001001101111011001000111010101100011011101000010000001101001011100110010000001100100011001010110010101101101011001010110010000001010011101000110111100100000011000100110010100100000011100110111010101',\n",
       " '10001101100011011001010111001101110011011001100111010101101100011011000111100100100000011001000110010101110011011010010110011101101110011001010110010000100000011000010110111001100100001000000110100101110100001000000110001101100001011011100010000001100111011011110010000001101001011011100111010001101111001000000111000001110010011011110110010001110101011000110111010001101001011011110110111000101110000010100011000100101110001100110000101001000100011001010111001101101001011001110110111000100000011011110110011000',\n",
       " '10000001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101000010100100111101110101011100100010000001110000011100100110010101110110011010010110111101110101011100110010000001100100011010010111001101100011011101010111001101110011011010010110111101101110001000000110111101100110001000000111010001101000011001010010000001100100011001010111011001100101011011000110111101110000011011010110010101101110011101000010000001110000011100100110111101',\n",
       " '10001101100101011100110111001100100000011010010111001100100000011100100110010101101100011001010111011001100001011011100111010000100000011010010110111000100000011000010010000001101101011011110111001101110100001000000110011101100101011011100110010101110010011000010110110000100000011101110110000101111001001011100010000001010100011010000110010100001010011100110111010001100101011100000111001100100000011011110111010101110100011011000110100101101110011001010110010000100000011010010110111000100000010001100110100101',\n",
       " '10011101110101011100100110010100100000001100010010111000110011001000000110000101110010011001010010000001100110011101010110110001101100011110010010000001100001011100000111000001101100011010010110001101100001011000100110110001100101001000000110100101101110001000000111010001101000011001010010000001100100011001010111011001100101011011000110111101110000011011010110010101101110011101000010000001101111011001100010000001100100011010010110011101101001011101000110000101101100001000000110100001100001011100100110010001',\n",
       " '11011101100001011100100110010100101110000010100100001001100101011001100110111101110010011001010010000001110111011001010010000001100100011010010111001101100011011101010111001101110011001000000111010001101000011001010010000001100011011011110110110101110000011011000110010101110100011001010010000001110011011001010111000101110101011001010110111001100011011001010010000001101111011001100010000001110011011101000110010101110000011100110010000001101001011011100010000001110100011010000110100101110011001000000110010001',\n",
       " '10010101110110011001010110110001101111011100000110110101100101011011100111010000100000011001010110111001110110011010010111001001101111011011100110110101100101011011100111010000101100001000000111011101100101000010100111001101101000011011110111010101101100011001000010000001100101011011010111000001101000011000010111001101101001011110100110010100100000011101000110100001100101001000000110100101110100011001010111001001100001011101000110100101110110011001010010000001101110011000010111010001110101011100100110010100',\n",
       " '10000001101111011001100010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000111000001110010011011110110001101100101011100110111001100101110000010100011000100101110001100110010111000110001000010100100001001100001011100110110100101100011001000000100010001100101011100110110100101100111011011100010000001001100011011110110111101110000000010100100000101101110011110010010000001100100011001010111001101101001011001110110111000100000011100000111001001101111011000110110010101',\n",
       " '11001101110011001000000110001101101111011011010111000001110010011010010111001101100101011100110010000001100001001000000110001001100001011100110110100101100011001000000111001101100101011100010111010101100101011011100110001101100101001000000110111101100110001000000111010001100001011100110110101101110011001000000111010001101000011000010111010000100000011000010111001001100101001000000111000001100101011100100110011001101111011100100110110101100101011001000010000001101001011011100010000001110110011000010111001001',\n",
       " '10100101101111011101010111001100001010011100110110100101110100011101010110000101110100011010010110111101101110011100110010111000100000010101000110100001101001011100110010000001110011011001010111000101110101011001010110111001100011011001010010000001101001011100110010000001110000011100100110010101110011011001010110111001110100011001010110010000100000011010010110111000100000010001100110100101100111011101010111001001100101001000000011000100101110001101000010111000100000010000010111001101110011011101010110110101',\n",
       " '10100101101110011001110010000001110100011010000110000101110100001000000111011101100101001000000110100001100001011101100110010100100000011000010110111000100000011010010110111001101001011101000110100101100001011011000000101001100011011011110110111001100011011001010111000001110100001000000110000101100010011011110111010101110100001000000111011101101000011000010111010000100000011100110110100001101111011101010110110001100100001000000110001001100101001000000110000101100011011010000110100101100101011101100110010101',\n",
       " '10010000100000011010010110111000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010000001110000011100100110111101100011011001010111001101110011001011000010000001110100011010000110010100100000111110110000000101110010011100110111010000100000011100110111010001100101011100000010000001101001011100110010000001110100011011110010000001100111011001010110111001100101011100100110000101110100011001010000101001100001011011100010000001101001011011100110100101110100011010010110000101',\n",
       " '10110000100000011001000110010101110011011010010110011101101110001011100010000001010100011010000110100101110011001000000111001101110100011001010111000000100000011011110110011001110100011001010110111000100000011100100110010101110001011101010110100101110010011001010111001100100000011000010010000001101100011011110111010000100000011011110110011000100000011011010110000101101110011101010110000101101100001000000110010101100110011001100110111101110010011101000010000001100010011001010110001101100001011101010111001101',\n",
       " '10010100100000011011010110111101110011011101000010000001100100011001010111001101101001011001110110111001110011001000000110100001100001011101100110010100001010011100110110111101101101011001010010000001110011011100000110010101100011011010011111101100000001011000110010000001100111011011110110000101101100011100110010000001110100011010000110000101110100001000000110001101100001011011100010000001100010011001010010000001110010011001010110000101100011011010000110010101100100001000000110111101101110011011000111100100',\n",
       " '10000001110100011010000111001001101111011101010110011101101000001000000111010001101000011001010010000001100100011001010111001101101001011001110110111001100101011100101000000001100101110011001000000110101101101110011011110111011101101100011001010110010001100111011001010010110000100000011100110110101101101001011011000110110000101100001000000110000101101110011001000000101001101001011011100111010001110101011010010111010001101001011011110110111000101110001000000101010001101000011001010010000001101110011001010111',\n",
       " '10000111010000100000011100110111010001100101011100000010000001101001011100110010000001110100011010000110010100100000011100110110100101101101011101010110110001100001011101000110100101101111011011100010000001101111011001100010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000110000101110100001000000110100001100001011011100110010000101110001000000101010001101000011001010111001001100101001000000110010101111000011010010111001101110100001000000110010101111000011000110110',\n",
       " '01010110110001101100011001010110111001110100001000000100001101000001010001000000101001110100011011110110111101101100011100110010000001110100011011110010000001100001011100110111001101101001011100110111010000100000011010010110111000100000011101000110100001101001011100110010000001110011011101000110010101110000001011100010000001010100011011110010000001100011011000010111001001110010011110010010000001101111011101010111010000100000011101000110100001100101001000000111001101101001011011010111010101101100011000010111',\n",
       " '01000110100101101111011011100010000001110011011101010110001101100011011001010111001101110011011001100111010101101100011011000111100100101100001000000110100101110100001000000110100101110011001000000110111001100101011000110110010101110011011100110110000101110010011110010010000001110100011011110010000001101000011000010111011001100101000010100110000101100100011001010111000101110101011000010111010001100101001000000110100101101110011100000111010101110100001000000110001101101111011011100110010001101001011101000110',\n",
       " '10010110111101101110011100110010000001110100011010000110000101110100001000000110001101100001011011100010000001100010011001010010000001100001011100000111000001101100011010010110010101100100001000000111010001101111001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011101000110100001100001011101000010000001101001011100110010000001100010011001010110100101101110011001110010000001110011011010010110110101110101011011000110000101110100011001010110010000100000011000010110',\n",
       " '11100110010000100000011011000110000101110100011001010111001000001010011101000110111100100000011101000110100001100101001000001111101100000001011011100110000101101100001000000111000001110010011011110110010001110101011000110111010000100000011101000110100001100001011101000010000001101000011000010111001100100000011101000110111100100000011000100110010100100000011101000110010101110011011101000110010101100100001011100010000001000001011100000111000001101100011110010110100101101110011001110010000001110100011010000110',\n",
       " '01010111001101100101001000000110100101101110011100000111010101110100001000000110001101101111011011100110010001101001011101000110100101101111011011100111001100101100001000000111010001101000011001010010000001110011011010010110110101110101011011000110000101110100011011110111001000001010011101000111001001101001011001010111001100100000011101000110111100100000011101100110010101110010011010010110011001111001001000000111010001101000011000010111010000100000011101000110100001100101001000000110010001100101011100110110',\n",
       " '10010110011101101110011001010110010000100000011100000111001001101111011001000111010101100011011101000010000001110111011010010110110001101100001000000111000001100101011100100110011001101111011100100110110100100000011000010111001100100000011100100110010101110001011101010110100101110010011001010110010000100000011101010110111001100100011001010111001000100000011101000110100001100101001000000110111101110010011010010110011101101001011011100110000101101100001000000111000001110010011011110110010001110101011000110111',\n",
       " '01000000101001110011011100000110010101100011011010011111101100000001011000110110000101110100011010010110111101101110011100110010111000100000010010010110011000100000011101000110100001100101001000000111001101101001011011010111010101101100011000010111010001101001011011110110111000100000011100100110010101110110011001010110000101101100011100110010000001110011011011110110110101100101001000000110010101110010011100100110111101110010011100110010110000100000011101000110100001100101011011100010000001110100011010000110',\n",
       " '01010010000001100100011001010111001101101001011001110110111000100000011011010111010101110011011101000010000001100010011001010010000001100011011010000110000101101110011001110110010101100100001000000111010001101111000010100110111101110110011001010111001001100011011011110110110101100101001000000111010001101000011001010010000001110000011100100110111101100010011011000110010101101101011100110010111000100000010101000110100001100101001000000111001001100101011001000110010101110011011010010110011101101110011001010110',\n",
       " '01000010000001110110011001010111001001110011011010010110111101101110001000000110100101110011001000000110000101100111011000010110100101101110001000000111001101101001011011010111010101101100011000010111010001100101011001000010000001110100011011110010000001100100011001010111010001100101011100100110110101101001011011100110010100100000011101110110100001100101011101000110100001100101011100100000101001110100011010000110010100100000011001010111001001110010011011110111001001110011001000000110100001100001011101100110',\n",
       " '01010010000001100100011010010111001101100001011100000111000001100101011000010111001001100101011001000010111000100000010101000110100001101001011100110010000001101100011011110110111101110000001000000110100101110011001000000111001001100101011100000110010101100001011101000110010101100100001000000111010101101110011101000110100101101100001000000111010001101000011001010010000001110011011010010110110101110101011011000110000101110100011010010110111101101110001000000110100101101110011001000110100101100011011000010111',\n",
       " '01000110010101110011001000000110000100100000011100110111010101100011011000110110010101110011011100110110011001110101011011000000101001100100011001010111001101101001011001110110111000101110001000000100000100100000011100000111001001110101011001000110010101101110011101000010000001100100011001010111001101101001011001110110111001100101011100100010000001100101011110000111000001100101011011100110010001110011001000000110001101101111011011100111001101101001011001000110010101110010011000010110001001101100011001010010',\n",
       " '00000110010101100110011001100110111101110010011101000010000001110100011011110010000001110010011001010110110101100101011001000111100100100000011001010111001001110010011011110111001001110011001000000110010001110101011100100110100101101110011001110010000001110011011010010110110101110101011011000110000101110100011010010110111101101110000010100011000100101110001100110000101001000100011001010111001101101001011001110110111000100000011011110110011000100000010001000110100101100111011010010111010001100001011011000010',\n",
       " '00000100100001100001011100100110010001110111011000010111001001100101000010100011100100001010010001000110010101110011011010010110011101101110001000000110001101101111011011100110001101100101011100000111010000001010010100110111010101100011011000110110010101110011011100110110011001110101011011000010000001100100011001010111001101101001011001110110111000001010010010010110111001101001011101000110100101100001011011000010000001100100011001010111001101101001011001110110111000001010010100110110100101101101011101010110',\n",
       " '11000110000101110100011010010110111101101110000010100100010001100101011100110110100101100111011011100010000001100011011011110111001001110010011001010110001101110100001111110000101001010010011001010110010001100101011100110110100101100111011011100000101001001110011011110000101001011001011001010111001100001010010001100110100101100111011101010111001001100101001000000011000100101110001101000000101001010100011010000110010100100000011000100110000101110011011010010110001100100000011001000110010101110011011010010110',\n",
       " '01110110111000100000011011000110111101101111011100000010111000001010011000100110010101100011011000010111010101110011011001010010000001100101011100100111001001101111011100100111001100100000011000010111001001100101001000000111010001111001011100000110100101100011011000010110110001101100011110010010000001101101011101010110001101101000001000000110100001100001011100100110010001100101011100100010000001110100011011110010000011111011000000010111100000100000011010010110011000100000011101000110100001100101011110010010',\n",
       " '00000110000101110010011001010010000001100100011010010111001101100011011011110111011001100101011100100110010101100100001000000110110001100001011101000110010100100000011010010110111000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100000101001110000011100100110111101100011011001010111001101110011001011100010000001000101011101100110010101101110001000000111001101101111001011000010000001110011011011110110110101100101001000000110010101110010011100100110111101110010011100110010',\n",
       " '00000110110101100001011110010010000001101110011011110111010000100000011000100110010100100000011001000110010101110100011001010110001101110100011001010110010000100000011001000111010101110010011010010110111001100111001000000111001101101001011011010111010101101100011000010111010001101001011011110110111000101100001000000110100101101110001000000111011101101000011010010110001101101000001000000110001101100001011100110110010100100000011101000110100001100101011110010000101001101000011000010111011001100101001000000111',\n",
       " '01000110111100100000011000100110010100100000011001000110010101100001011011000111010000100000011101110110100101110100011010000010000001101001011011100010000001101100011000010111010001100101011100100010000001110011011101000110000101100111011001010111001100100000011011110110011000100000011101000110100001100101001000000110010001100101011101100110010101101100011011110111000001101101011001010110111001110100001000000110001101111001011000110110110001100101001011100000101000110001001011100011001100101110001100100000',\n",
       " '10100101001101110100011100100111010101100011011101000111010101110010011001010010000001101111011001100010000001100001001000000100001101101111011011010111000001110101011101000110010101110010000010100101010001101111001000000111010101101110011001000110010101110010011100110111010001100001011011100110010000100000011101000110100001100101001000000111001001101111011011000110010100100000011101000110100001100001011101000010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110',\n",
       " '10010111010001110011001000000111000001101100011000010111100100100000011010010110111000100000011001000110100101100111011010010111010001100001011011000010000001110011011110010111001101110100011001010110110101110011001011000010000001100011011011110110111001110011011010010110010001100101011100100010000001110100011010000110010100100000011100110111010001110010011101010110001101110100011101010111001001100101001000000110111101100110000010100110000100100000011101000111100101110000011010010110001101100001011011000010',\n",
       " '00000110001101101111011011010111000001110101011101000110010101110010001011000010000001100001011100110010000001101001011011000110110001110101011100110111010001110010011000010111010001100101011001000010000001101001011011100010000001000110011010010110011101110101011100100110010100100000001100010010111000110101011000010010111000100000010101000110100001100101001000000110001101101111011011010111000001110101011101000110010101110010001000000110001101100001011100110110010100100000011010000110111101110101011100110110',\n",
       " '01010111001100100000011000010010000001101110011101010110110101100010011001010111001000100000011011110110011000001010011100000111001001101001011011100111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110001001101111011000010111001001100100011100110010000000101000010100000100001101000010011100110010100100101100001000000110000100100000011100000110111101110111011001010111001000100000011100110111010101110000011100000110110001111001001011000010000001100001011011100110',\n",
       " '01000010000000101000011011100110111101110100001000000111001101101000011011110111011101101110001000000110100101101110001000000111010001101000011001010010000011111011000000010110011101110101011100100110010100101001001000000111001101110100011011110111001001100001011001110110010100100000011101010110111001101001011101000111001100101100000010100110110001101001011010110110010100100000011000010010000001101000011000010111001001100100001000000110010001101001011100110110101100100000011000010110111001100100001000000100',\n",
       " '01000101011001000100001000000110111101110010001000000100001101000100001011010101001001001111010011010010000001100100011100100110100101110110011001010111001100101110001000000100010101100001011000110110100000100000011101010110111001101001011101000010000001101001011100110010000001110000011011000111010101100111011001110110010101100100001000000110100101101110011101000110111100100000011000010010000001101101011000010110100101101110001000000101000001000011010000100010110000001010011000110110000101101100011011000110',\n",
       " '01010110010000100000011101000110100001100101001000000110110101101111011101000110100001100101011100100110001001101111011000010111001001100100001011100010000001000001011100110010000001101001011011100110010001101001011000110110000101110100011001010110010000100000011011110110111000100000011101000110100001100101001000000110001001101111011101000111010001101111011011010010000001101111011001100010000001000110011010010110011101110101011100100110010100100000001100010010111000110101011000010010110000100000011101000110',\n",
       " '10000110010100100000011011010110111101110100011010000110010101110010011000100110111101100001011100100110010000100000011010000110111101101100011001000111001100001010011100110110010101110110011001010111001001100001011011000010000001101001011011100111010001100101011001110111001001100001011101000110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011000110110100001101001011100000111001100101100001000000110000101101110011001000010000001101001011101000010000001110000011100100110',\n",
       " '11110111011001101001011001000110010101110011001000000111001101101100011011110111010001110011001000000110011001101111011100100010000001100011011011110110111001101110011001010110001101110100011010010110111001100111001000000110111101110100011010000110010101110010001000000101000001000011010000100111001100101100001000000111001101110101011000110110100000100000011000010111001100001010011000010111010101100100011010010110111100101100001000000111011001101001011001000110010101101111001011000010000001100001011011100110',\n",
       " '01000010000001101110011001010111010001110111011011110111001001101011001000000110001001101111011000010111001001100100011100110010111000001010010001100110100101100111011101010111001001100101001000000011000100101110001101010110001000100000011010010110110001101100011101010111001101110100011100100110000101110100011001010111001100100000011101000110100001100101001000000111001101110100011100100111010101100011011101000111010101110010011001010010000001101111011001100010000001100001011011100010000001101001011011100111',\n",
       " '01000110010101100111011100100110000101110100011001010110010000100000011000110110100101110010011000110111010101101001011101000010000001100011011010000110100101110000001011100010000001010100011010000110010100100000011000110110100001101001011100000010000001100011011011110110110101110000011100100110100101110011011001010111001100001010011000010010000001101110011101010110110101100010011001010111001000100000011011110110011000100000011100110111010101100010011000110110100101110010011000110111010101101001011101000111',\n",
       " '00110010110000100000011101110110100001101001011000110110100000100000011000010111001001100101001000000110100101101110011101000110010101110010011000110110111101101110011011100110010101100011011101000110010101100100001000000111010001101111001000000110001001110101011010010110110001100100001000000111010001101000011001010010000001100011011011110110110101110000011011000110010101110100011001010010000001100011011010010111001001100011011101010110100101110100001011100010000001000101011110000110000101101101011100000110',\n",
       " '11000110010101110011000010100110111101100110001000000111001101110101011000100110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001110100011010000110111101110011011001010010000001110100011010000110000101110100001000000111000001100101011100100110011001101111011100100110110100100000011000010111001001101001011101000110100001101101011001010111010001101001011000110010000001101111011100000110010101110010011000010111010001101001011011110110111001110011001011000010',\n",
       " '00000111001101110100011011110111001001100101001000000110010001100001011101000110000100101100001000000110111101110010001000000110001101101111011011100111010001110010011011110110110000100000011101000110100001100101001000001111101100000010011011110111011100001010011011110110011000100000011001000110000101110100011000010010111000100000010001010110000101100011011010000010000001101111011001100010000001110100011010000110010101110011011001010010000001110011011101010110001001100011011010010111001001100011011101010110',\n",
       " '10010111010001110011001000000110100101110011001000000110000100100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000010111000100000010000010111001100100000011100110110100001101111011101110110111000100000011010010110111000100000011101000110100001100101001000000110110101101001011001000110010001101100011001010010000001101111011001100010000001110100011010000110010100100000111110110000000101100111011101010111001001100101001011000010000001100001000010100110',\n",
       " '11000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000010000001100011011011110110110101110000011100100110100101110011011001010111001100100000011000010010000001101110011001010111010001110111011011110111001001101011001000000110111101100110001000000110001101101111011011100110111001100101011000110111010001100101011001000010000001101100011011110110011101101001011000110010000001100111011000010111010001100101011100110010111000100000010001010110000101100011011010000010',\n",
       " '00000110110001101111011001110110100101100011001000000110011101100001011101000110010100100000011100000110010101110010011001100110111101110010011011010111001100100000011000010010000001110110011001010111001001111001000010100111001101101001011011010111000001101100011001010010000001100110011101010110111001100011011101000110100101101111011011100010110000100000011000010110111001100100001000000110110101101111011100100110010100100000011000110110111101101101011100000110110001100101011110000010000001101111011100000110',\n",
       " '01010111001001100001011101000110100101101111011011100111001100100000011000010111001001100101001000000111001001100101011000010110110001101001011110100110010101100100001000000110001001111001001000000110001101101111011011100110111001100101011000110111010001101001011011100110011100100000011001110110000101110100011001010111001100100000011101000110111101100111011001010111010001101000011001010111001000101110000010100011000100110000000010100100001100100000010010000010000001000001001000000101000000100000010101000010',\n",
       " '00000100010100100000010100100000101000110001000010101000000010001000001010010001000110010101110011011010010110011101101110001000000100001101101111011011100110001101100101011100000111010001110011000010100100100101101110011101000110010101100111011100100110000101110100011001010110010000100000011000110110100101110010011000110111010101101001011101000111001100101100000010100110001101101111011011100110111001100101011000110111010001101111011100100111001100101100001000000110000101101110011001000000101001100011011011',\n",
       " '11011011010111000001101111011011100110010101101110011101000111001100001010010100000111001001101001011011100111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110001001101111011000010111001001100100011100110000101001010000011011110111011101100101011100100010000001110011011101010111000001110000011011000111100100001010010000110110111101101101011100000111010101110100011001010111001000001010010011010110111101110100011010000110010101110010011000100110111101100001011100',\n",
       " '10011001000000101001001101011011110111010001101000011001010111001001100010011011110110000101110010011001000000101001000110011010010110011101110101011100100110010100100000001100010010111000110101000010100100000100100000011001000110100101100111011010010111010001100001011011000010000001101000011000010111001001100100011101110110000101110010011001010010000001110011011110010111001101110100011001010110110100100000001010000101000001100001011100100111010000100000011000010010100100101110000010100011000100101110001100',\n",
       " '11000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101000010100011000100110001000010100101010001110010011000010110111001110011011010010111001101110100011011110111001000100000011000110110100101110010011000110111010101101001011101000000101001001100011011110110011101101001011000110010000001100111011000010111010001100101011100110000101001010011011101',\n",
       " '01011000100110001101101001011100100110001101110101011010010111010001110011000010100101010001110010011000010110111001110011011010010111001101110100011011110111001000001010001010110000101000101011001000000010101100100000001010110000101001101001011011100010000001100001001000000110001101101000011010010111000000001010011011110110111000100000011000010010000001100011011010000110100101110000000010100100011001101001011001110111010101110010011001010010000000110001001011100011010100001010010000010010000001100100011010',\n",
       " '01011001110110100101110100011000010110110000100000011010000110000101110010011001000111011101100001011100100110010100100000011100110111100101110011011101000110010101101101001000000010100001010000011000010111001001110100001000000110001000101001001011100000101000110001001100100000101001000011001000000100100000100000010000010010000001010000001000000101010000100000010001010010000001010010000010100011000100001010100000001000100000101001000100011001010111001101101001011001110110111000100000010000110110111101101110',\n",
       " '01100011011001010111000001110100011100110000101001001100011011110110011101101001011000110010000001100111011000010111010001100101011100110010000001100001011100100110010100100000011000100111010101101001011011000111010000100000011101110110100101110100011010000010000001110100011100100110000101101110011100110110100101110011011101000110111101110010011100110010110000100000011101110110100001101001011000110110100000100000011010010110111000100000011101000111010101110010011011100010000001100001011100100110010100100000',\n",
       " '01101001011011010111000001101100011001010110110101100101011011100111010001100101011001000010000001100010011110010010000001100110011000010110001001110010011010010110001101100001011101000110100101101110011001110010000001110110011000010111001001101001011011110111010101110011000010100110110001100001011110010110010101110010011100110010000001101111011001100010000001101101011000010111010001100101011100100110100101100001011011000010000001101111011011100010000001100001001000000111001101101001011011000110100101100011',\n",
       " '01101111011011100010000001100011011010000110100101110000001011100000101001010100011010000110100101110011001000000110001001101111011011110110101100100000011010010111001100100000011100000111001001101001011011010110000101110010011010010110110001111001001000000110001101101111011011100110001101100101011100100110111001100101011001000010000001110111011010010111010001101000001000000111010001101000011001010010000001100011011001010110111001110100011001010111001000100000011100000110111101110010011101000110100101101111',\n",
       " '01101110001000000110111101100110001000000100011001101001011001110111010101110010011001010010000000110001001011100011010101100010100000000101000111010001101000011001010010000001100100011001010111001101101001011001110110111000001010011011110110011000100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000111001100101110001000000101011101100101001000000110010101111000011100000110110001100001011010010110111000100000011010000110111101110111001000000111010001',\n",
       " '10111100100000011001000110010101110011011010010110011101101110001000000110001101101001011100100110001101110101011010010111010001110011001000000111010001101000011000010111010000100000011100000110010101110010011001100110111101110010011011010010000001101001011011010111000001101111011100100111010001100001011011100111010000100000011001100111010101101110011000110111010001101001011011110110111001110011001011000010000001110011011101010110001101101000000010100110000101110011001000000110000101100100011001000110100101',\n",
       " '10111001100111001011000010000001110011011101010110001001110100011100100110000101100011011101000110100101101110011001110010110000100000011011110111001000100000011011010111010101101100011101000110100101110000011011000111100101101001011011100110011100100000011011100111010101101101011000100110010101110010011100110010110000100000011000110110111101110101011011100111010001101001011011100110011100101100001000000111001101110100011011110111001001101001011011100110011100100000011001000110000101110100011000010010110000',\n",
       " '10000001100001011011100110010000100000011000110110111101101110011101000111001001101111011011000110110001101001011011100110011100100000011101000110100001100101000010100111000001110010011011110110001101100101011100110111001101101001011011100110011100100000011011110110011000100000011010010110111001100110011011110111001001101101011000010111010001101001011011110110111000101110001000000101011101100101001000000111001101101000011011110111011100100000011010000110111101110111001000000111010001101000011001010010000001',\n",
       " '10001001100101011010000110000101110110011010010110111101110010001000000110111101100110001000000111001101110101011000110110100000100000011000110110100101110010011000110111010101101001011101000111001100100000011010010111001100100000011100110111000001100101011000110110100111111011000000010110010101100100001011000010000001101000011011110111011100001010011101000110100001100101001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001100100011001010111001101',\n",
       " '10100101100111011011100110010101100100001000000110011001101111011100100010000001101101011010010110111001101001011011010111010101101101001000000110001101101111011100110111010000100000011011110111001000100000011011010110000101111000011010010110110101110101011011010010000001110011011100000110010101100101011001000010000001101111011001100010000001101111011100000110010101110010011000010111010001101001011011110110111000101100001000000110000101101110011001000010000001101000011011110111011100100000011101000110100001',\n",
       " '10010100001010011000110110100101110010011000110111010101101001011101000111001100100000011000110110000101101110001000000110001001100101001000000111010001100101011100110111010001100101011001000010000001110100011011110010000001100101011011100111001101110101011100100110010100100000011000110110111101110010011100100110010101100011011101000010000001101111011100000110010101110010011000010111010001101001011011110110111000101110001000000101011101100101001000000110000101101100011100110110111100100000011000100111001001',\n",
       " '10100101100101111110110000001001111001001000000110010101111000011100000110110001100001011010010110111000100000011010000110111101110111001000000111010001110010011000010110111001110011011010010111001101110100011011110111001001110011000010100110111101110000011001010111001001100001011101000110010100101100001000000110000101101110011001000010000001101000011011110111011100100000011101000110100001100101011110010010000001100001011100100110010100100000011000100111010101101001011011000111010000100000011011110110111000',\n",
       " '10000001110011011010010110110001101001011000110110111101101110001000000110001101101000011010010111000001110011001011100000101000110001001011100011001100101110001100110000101001000100011001010111001101101001011001110110111000100000011011110110011000100000011000010010000001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101001000000101010101101110011010010111010000001010010000010111001100100000011100110110100001101111011101110110111000',\n",
       " '10000001101001011011100010000001000110011010010110011101110101011100100110010100100000001100010010111000110101001011000010000001100100011010010110011101101001011101000110000101101100001000000110100001100001011100100110010001110111011000010111001001100101001000000111000001110010011011110110010001110101011000110111010001110011001000000111010101110011011101010110000101101100011011000111100100100000011010010110111001110110011011110110110001110110011001010010000001101111011011100110010100100000011011110111001000',\n",
       " '10000001101101011011110111001001100101001000000101000001000011010000100111001100100000011101000110100001100001011101000000101001100011011011110110111001110100011000010110100101101110001000000110110101100001011011100111100100100000011000110110100001101001011100000111001100100000011000010110111001100100001000000110111101110100011010000110010101110010001000000110001101101111011011010111000001101111011011100110010101101110011101000111001100101110001000000100010001100101011101100110010101101100011011110111000001',\n",
       " '10110101100101011011100111010000100000011011110110011000100000011100110111010101100011011010000010000001110000011100100110111101100100011101010110001101110100011100110010000001110011011101000110000101110010011101000111001100100000011101110110100101110100011010000010000001110100011010000110010100001010011001000110010111111011000000010110111001101001011101000110100101101111011011100010000001101111011001100010000001110100011010000110010100100000011011110111011001100101011100100110000101101100011011000010000001',\n",
       " '11001101110100011100100111010101100011011101000111010101110010011001010010111000100000010101000110100001100101011011100010000001110100011010000110010100100000011100100110010101110001011101010110100101110010011001010110010000100000011010010110111001110100011001010110011101110010011000010111010001100101011001000010000001100011011010010111001001100011011101010110100101110100001000000110001101101000011010010111000001110011001000000110000101110010011001010010000001110011011001010110110001100101011000110111010001',\n",
       " '10010101100100001011000000101001100001011011100110010000100000011101000110100001100101001000000101000001000011010000100111001100100000011101000110100001100001011101000010000001101000011011110111010101110011011001010010000001100001011011100110010000100000011000110110111101101110011011100110010101100011011101000010000001110100011010000110010100100000011000110110100001101001011100000111001100100000011101000110111101100111011001010111010001101000011001010111001000100000011000010111001001100101001000000110010001',\n",
       " '10010101110011011010010110011101101110011001010110010000101110001000000100100101100110001000000111010001101000011001010010000001110011011001010110110001100101011000110111010001100101011001000010000001100011011010000110100101110000011100110000101001101001011011100110001101101100011101010110010001100101001000000101000001001100010001000111001100100000011011110111001000100000011000110111010101110011011101000110111101101101001000000110001101101000011010010111000001110011001011000010000001110100011010000110010101',\n",
       " '10111000100000011101000110100001100101011100110110010100100000011000110110100001101001011100000111001100100000011011010111010101110011011101000010000001100010011001010010000001100100011001010111001101101001011001110110111001100101011001000010000001100010011001010110011001101111011100100110010100100000011101000110100001100101001000000101000001000011010000100010110101101100011001010111011001100101011011000000101001100100011001010111001101101001011001110110111000100000011010010111001100100000011101010110111001',\n",
       " '10010001100101011100100111010001100001011010110110010101101110001011100010000001010011011010010110111001100011011001010010000001110100011010000110010100100000011000110110111101101101011100000110110001100101011110000110100101110100011110010010000001101111011001100010000001100011011010010111001001100011011101010110100101110100011100110010000001101001011011010111000001101100011001010110110101100101011011100111010001100101011001000010000001101111011011100010000001101001011011100110010001101001011101100110100101',\n",
       " '10010001110101011000010110110000100000011000110110100001101001011100000111001100001010011000010110111001100100001000000110111101101110001000000111010001101000011001010010000001100011011010010111001001100011011101010110100101110100001000000110001001101111011000010111001001100100011100110010000001101001011100110010000001110101011100110111010101100001011011000110110001111001001000000111011001100101011100100111100100100000011010000110100101100111011010000010110000100000011010010111010000100000011010010111001100',\n",
       " '10000001100101011100110111001101100101011011100111010001101001011000010110110000100000011101000110111100100000011011010110000101101011011001010010000001110101011100110110010100100000011011110110011000100000011001110110111101101111011001000010000001000011010000010100010000100000011101000110111101101111011011000111001100101110000010100100000100100000011100000110100001101111011101000110111101100111011100100110000101110000011010000010000001101111011001100010000001100001001000000101000001000011010000100010000001',\n",
       " '10100101110011001000000110011101101001011101100110010101101110001000000110100101101110001000000100011001101001011001110111010101110010011001010010000000110001001011100011011000101110001000000101010001101000011001010010000001010000010000110100001000100000011010010111001100100000011000010010000001110000011000010111001001110100001000000110111101100110001000000110000100100000011011000110000101110010011001110110010100100000011000110110111101101101011100000111010101110100011001010111001000001010011100110111100101',\n",
       " '11001101110100011001010110110100100000011001000110010101110011011010010110011101101110011001010110010000100000011000010111010000100000011101000110100001100101001000000101010101101110011010010111011001100101011100100111001101101001011101000111100100100000011011110110011000100000010101000110111101110010011011110110111001110100011011110010111000100000010101000110100001101001011100110010000001100011011011110110110101110000011101010111010001100101011100100010110000100000011000110110000101101100011011000110010101',\n",
       " '10010000100000010011100101010101001101010000010110001101101000011010010110111001100101001000000101101100110100001011000011010101011101001011000010000001101001011100110000101001100001001000000110110101110101011011000111010001101001011100000111001001101111011000110110010101110011011100110110111101110010001011000010000001110111011010000110100101100011011010000010000001101101011001010110000101101110011100110010000001110100011010000110000101110100001000000110100101110100001000000110001101101111011011100111010001',\n",
       " '10000101101001011011100111001100100000011011010110000101101110011110010010000001110000011100100110111101100011011001010111001101110011011011110111001001110011001000000111010001101000011000010111010000100000011000110110000101101110001000000110001001100101001000000111010101110011011001010110010000100000011101000110111101100111011001010111010001101000011001010111001000001010011101000110111100100000011101110110111101110010011010110010000001101111011011100010000001100001001000000111000001100001011100100111010001',\n",
       " '10100101100011011101010110110001100001011100100010000001110100011000010111001101101011001011100010000001010100011010000110010100100000010100000100001101000010001000000110100101101110001000000111010001101000011001010010000011111011000000010110011101110101011100100110010100100000011000110110111101101110011101000110000101101001011011100111001100100000011011110110111001100101001000000111000001110010011011110110001101100101011100110111001101101111011100100010000001100011011010000110100101110000001000000110000101',\n",
       " '10111001100100001000000111011001100001011100100110100101101111011101010111001100001010011011010110010101101101011011110111001001111001001000000110000101101110011001000010000001110011011101010111000001110000011011110111001001110100001000000110001101101000011010010111000001110011001011100010000001000011011011110110110101110000011011000110010101111000001000000110110001101111011001110110100101100011001000000110001101101001011100100110001101110101011010010111010001110011001000000110000101110010011001010010000001',\n",
       " '10111001100101011001010110010001100101011001000010000001110100011011110010000001100110011011110111001001101101001000000111010001101000011001010010000001101001011011100111010001100101011100100110011001100001011000110110010100100000011000100110010101110100011101110110010101100101011011100000101001110100011010000110010100100000011100000111001001101111011000110110010101110011011100110110111101110010001000000110000101101110011001000010000001110100011010000110010100100000011100100110010101110011011101000010000001',\n",
       " '10111101100110001000000111010001101000011001010010000001110011011110010111001101110100011001010110110100101110001000000100000100100000011011100111010101101101011000100110010101110010001000000110111101100110001000000101000001001100010001000111001100100000011000010111001001100101001000000111010101110011011001010110010000100000011101000110111100100000011010010110110101110000011011000110010101101101011001010110111001110100001000000111010001101000011001010111001101100101000010100110110001101111011001110110100101',\n",
       " '10001100100000011000110110100101110010011000110111010101101001011101000111001100101110000010100101010001101111001000000110100101101100011011000111010101110011011101000111001001100001011101000110010100100000011101000110100001100101001000000110001101101111011011010111000001101100011001010111010001100101001000000110010001100101011101100110010101101100011011110111000001101101011001010110111001110100001000000110001101111001011000110110110001100101001000000110100101101110001000000110110101101111011100100110010100',\n",
       " '10000001100100011001010111010001100001011010010110110000101100001000000111011101100101001000000111011101101001011011000110110000100000011000110110111101101110011100110110100101100100011001010111001000100000011101000110100001100101001000000111001101110100011001010111000001110011000010100110111001100101011001010110010001100101011001000010000001110100011011110010000001110000011100100110111101100100011101010110001101100101001000000110000100100000011001000110100101100111011010010111010001100001011011000010000001',\n",
       " '10100001100001011100100110010001110111011000010111001001100101001000000111010101101110011010010111010000100000011101000110100001100001011101000010000001100011011000010110111000100000011000100110010100100000011010010110110101110000011011000110010101101101011001010110111001110100011001010110010000100000011011110110111000100000011000010010000001010000010000110100001000101110001000000101010001101000011010010111001100100000011010000110000101110010011001000111011101100001011100100110010100001010011000110110111101',\n",
       " '11010101101100011001000010000001100010011001010010000001110110011010010110010101110111011001010110010000100000011000010111001100100000011000010010000001110110011001010111001001111001001000000110001101101111011011010111000001101100011001010111100000100000011011000110111101100111011010010110001100100000011000110110100101110010011000110111010101101001011101000010000001110100011010000110000101110100001000000111000001100101011100100110011001101111011100100110110101110011001000000111010001101000011001010010000001',\n",
       " '10011001110101011011100110001101110100011010010110111101101110011100110010000001100100011001011111101100000001011011100110010101100100001000000110001001111001001000000111010001101000011001010000101001110000011100100110111101100100011101010110001101110100001000000111001101110000011001010110001101101001111110110000000101100011011000010111010001101001011011110110111001110011001011100010000001000110011010010110011101110101011100100110010100100000001100010010111000110111001000000111001101101000011011110111011101',\n",
       " '11001100100000011101000110100001100101001000000110010001100101011100110110100101100111011011100010000011111011000000100110111101110111001011000010000001100001011100110111001101110101011011010110100101101110011001110010000001110100011010000110000101110100001000000111011101100101001000000110100001100001011101100110010100100000011000010010000001100100011001010111001101101001011001110110111000001010011000110110111101101110011000110110010101110000011101000010000001110100011010000110000101110100001000000110010001',\n",
       " '10010111111011000000010110111001100101011100110010000001110100011010000110010100100000011001010111100001110000011001010110001101110100011001010110010000100000011000100110010101101000011000010111011001101001011011110111001000100000011000010110111001100100001000000110001101101000011000010111001001100001011000110111010001100101011100100110100101110011011101000110100101100011011100110010000001101111011001100010000001110100011010000110100101110011001000000110110001100001011100100110011101100101001000000110001101',\n",
       " '10100101110010011000110111010101101001011101000010111000001010010000010110111000100000011011110111001001100100011001010111001001101100011110010010000001110111011000010111100100100000011011110110011000100000011001000110010101100001011011000110100101101110011001110010000001110111011010010111010001101000001000000111010001101000011001010010000001100011011011110110110101110000011011000110010101111000011010010111010001111001001000000110100101101110011101100110111101101100011101100110010101100100001000000110100101',\n",
       " '11001100100000011101000110111100100000011100000110000101110010011101000110100101110100011010010110111101101110001000000111010001101000011001010010000001100011011010010111001001100011011101010110100101110100001000000110100101101110011101000110111100001010011100110110110101100001011011000110110001100101011100100010000001100010011011000110111101100011011010110111001100100000011000010110111001100100001000000111010001101000011001010110111000100000011101000110111100100000011001000110010101110011011010010110011101',\n",
       " '10111000100000011001010110000101100011011010000010000001100010011011000110111101100011011010110010000001110011011001010111000001100001011100100110000101110100011001010110110001111001001011100010000001000010011100100110010101100001011010110110100101101110011001110010000001100100011011110111011101101110001000000110000100100000011011000110000101110010011001110110010100100000011101000110000101110011011010110010000001101001011011100111010001101111000010100110110101101111011100100110010100100000011011010110000101',\n",
       " '10111001100001011001110110010101100001011000100110110001100101001000000111001101101101011000010110110001101100011001010111001000100000011100000110000101110010011101000111001100100000011010010111001100100000011010110110111001101111011101110110111000100000011000010111001100100000011101000110100001100101001000000110010001101001011101100110100101100100011001010010110101100001011011100110010000101101011000110110111101101110011100010111010101100101011100100010000001100001011100000111000001110010011011110110000101',\n",
       " '10001101101000001011100010000001010100011010000110010100100000011001000110010101110011011010010110011101101110000010100110111101100110001000000110010101100001011000110110100000100000011000100110110001101111011000110110101100100000011001100110111101101100011011000110111101110111011100110010000001110100011010000110010100100000011100000111001001101111011000110110010101100100011101010111001001100101001000000110111101110101011101000110110001101001011011100110010101100100001000000110100101101110001000000100011001',\n",
       " '10100101100111011101010111001001100101001000000011000100101110001101000010111000100000010101000110100001100101001000000110001101101001011100100110001101110101011010010111010001110010011110010010000001101001011011100010000001100101011000010110001101101000001000000110001001101100011011110110001101101011001000000110100101110011000010100110010001100101111110110000000101101110011001010110010000101100001000000110000101101110011001000010000001110100011010000110010100100000011000110110100001101001011100000111001100',\n",
       " '10000001101110011001010110010101100100011001010110010000100000011101000110111100100000011010010110110101110000011011000110010101101101011001010110111001110100001000000110100101110100001000000110000101110010011001010010000001100011011010000110111101110011011001010110111000101110001000000101010001101000011001010010000001101111011100000110010101110010011000010111010001101001011011110110111000100000011011110110011000100000011101000110100001101001011100110010000001100011011010010111001001100011011101010110100101',\n",
       " '11010001110010011110010010000001101001011100110000101001110011011010010110110101110101011011000110000101110100011001010110010000101100001000000110000101101110011001000010000001100001011011100111100100100000011011100110010101100011011001010111001101110011011000010111001001111001001000000110001101101111011100100111001001100101011000110111010001101001011011110110111001110011001000000110000101110010011001010010000001101101011000010110010001100101001011100000101001001000011000010111011001101001011011100110011100',\n",
       " '10000001110011011101010110001101100011011001010111001101110011011001100111010101101100011011000111100100100000011001000110010101110011011010010110011101101110011001010110010000100000011000010110110001101100001000000110001001101100011011110110001101101011011100110010110000100000011101000110100001100101001000000110100101101110011101000110010101110010011000110110111101101110011011100110010101100011011101000110100101101111011011100010000001100010011001010111010001110111011001010110010101101110001000000111010001',\n",
       " '10100001100101001000000110001001101100011011110110001101101011011100110010000001101101011101010111001101110100000010100110001001100101001000000110010001100101111110110000000101101110011001010110010000101100001000000111011101101000011010010110001101101000001000000110010101100110011001100110010101100011011101000110100101110110011001010110110001111001001000000110001101101111011011010110001001101001011011100110010101110011001000000111010001101000011001010111001101100101001000000110001001101100011011110110001101',\n",
       " '10101101110011001000000110100101101110011101000110111100100000011000010010000001110011011010010110111001100111011011000110010100100000011011000110000101110010011001110110010100100000011000110110100101110010011000110111010101101001011101000010111000100000010011100110111101110111001000000110100101110100000010100110100101110011001000000110111001100101011000110110010101110011011100110110000101110010011110010010000001110100011011110010000001110011011010010110110101110101011011000110000101110100011001010010000001',\n",
       " '11010001101000011010010111001100100000011000110110111101101101011100000110110001100101011101000110010100100000011000110110100101110010011000110111010101101001011101000010000001100001011011100110010000100000011000110110111101110010011100100110010101100011011101000010000001100001011011100111100100100000011001010111001001110010011011110111001001110011001011100010000001000100011001010111000001100101011011100110010001101001011011100110011100100000011011110110111000100000011101000110100001100101000010100110010101',\n",
       " '11001001110010011011110111001001110011001000000110010101101110011000110110111101110101011011100111010001100101011100100110010101100100001011000010000001101001011101000010000001101101011000010111100100100000011000100110010100100000011011100110010101100011011001010111001101110011011000010111001001111001001000000111010001101111001000000110011101101111001000000110001001100001011000110110101100100000011101000110111100100000011101000110100001100101001000000111000001110010011001010111011001101001011011110111010101',\n",
       " '11001100100000011100110111010001100101011100000111001100100000011000010111001100100000011010010110111001100100011010010110001101100001011101000110010101100100001000000110001001111001001000000111010001101000011001010000101001110000011000010111010001101000011100110010000001000001001011000010000001000010001011000010000001100001011011100110010000100000010000110010000001101001011011100010000001110100011010000110010100100000111110110000001001101111011101110110001101101000011000010111001001110100001011100010000001',\n",
       " '01001101101111011011010110010100100000011001010111001001110010011011110111001001110011001000000110110101100001011110010010000001100010011001010010000001100011011000010111010101110011011001010110010000100000011000100111100100100000011010010110111001100011011011110111001001110010011001010110001101110100001000000110001101101111011011100110111001100101011000110111010001101001011011110110111001110011000010100110001001100101011101000111011101100101011001010110111000100000011101000110100001100101001000000110001001',\n",
       " '10110001101111011000110110101101110011001011000010000001101001011011100010000001110111011010000110100101100011011010000010000001100011011000010111001101100101001000000111010001101000011001010111001101100101001000000110001101101111011011100110111001100101011000110111010001101001011011110110111001110011001000000110100001100001011101100110010100100000011101000110111100100000011000100110010100100000011100100110010101100100011001011111101100000001011011100110010101100100001011000010000001100110011011110110110001',\n",
       " '10110001101111011101110110100101101110011001110010000001110000011000010111010001101000001000000100001100101110000010100101001101101111011011010110010100100000011000100110110001101111011000110110101101110011001000000110110101100001011110010010000001101110011011110111010000100000011010000110000101110110011001010010000001100010011001010110010101101110001000000110010001100101011100110110100101100111011011100110010101100100001000000110001101101111011100100111001001100101011000110111010001101100011110010010110000',\n",
       " '10000001101001011011100010000001110111011010000110100101100011011010000010000001100011011000010111001101100101001000000111000001100001011101000110100000100000010000100010000001101001011100110010000001100110011011110110110001101100011011110111011101100101011001000010000001100001011011100110010000100000011101000110100001100101000010100110010101110010011100100110111101101110011001010110111101110101011100110010000001100010011011000110111101100011011010110111001100100000011000010111001001100101001000000111001001',\n",
       " '10010101100100011001010111001101101001011001110110111001100101011001000010111000100000010000010110111001101111011101000110100001100101011100100010000001110000011011110111001101110011011010010110001001101001011011000110100101110100011110010010000001101001011100110010000001110100011010000110000101110100001000000111010001101000011001010010000001110110011001010111001001111001001000001111101100000001011100100111001101110100001000000111001101110100011001010111000000100000011011110110011000100000011100000110000101',\n",
       " '11001001110100011010010111010001101001011011110110111001101001011011100110011100001010001100010010111000110011000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101000010100011000100110011000010100100011001101001011001110111010101110010011001010010000000110001001011100011011000001010010000010010000001110000011100100110100101101110011101000110010101',\n",
       " '10010000100000011000110110100101110010011000110111010101101001011101000010000001100010011011110110000101110010011001000010111000001010011101000110100001100101001000000110111101110110011001010111001001100001011011000110110000100000011011000110000101110010011001110110010100100000011000110110100101110010011000110111010101101001011101000010000001101001011011100111010001101111001000000110001001101100011011110110001101101011011100110010000001110111011000010111001100100000011011100110111101110100001000000110010001',\n",
       " '10111101101110011001010010000001110111011001010110110001101100001011000010000001101001011011100010000001110111011010000110100101100011011010000010000001100011011000010111001101100101001000000111000001100001011101000110100000100000010000010010000001101001011100110010000001100110011011110110110001101100011011110111011101100101011001000010111000001010010101000110100001101001011100110010000001101101011000010111100100100000011010000110000101110000011100000110010101101110001011000010000001100110011011110111001000',\n",
       " '10000001100101011110000110000101101101011100000110110001100101001011000010000001101001011001100010000001101110011011110110111001100101001000000110111101100110001000000111010001101000011001010010000001100010011011000110111101100011011010110111001100100000011010010110110101110000011011000110010101101101011001010110111001110100001000000111001101101111011011010110010100100000011001100111010101101110011000110111010001101001011011110110111001100001011011000110100101110100011110010010000001101110011001010110010101',\n",
       " '10010001100101011001000000101001101001011011100010000001110100011010000110010100100000011000110110111101101101011100000110110001100101011101000110010100100000011000110110100101110010011000110111010101101001011101000010111000001010010100110111010101100011011000110110010101110011011100110110011001110101011011000010000001100011011011110110110101110000011011000110010101110100011010010110111101101110001000000110111101100110001000000110011001110101011011100110001101110100011010010110111101101110011000010110110000',\n",
       " '10000001110011011010010110110101110101011011000110000101110100011010010110111101101110001000000111001101110101011001110110011101100101011100110111010001110011001000000111010001101000011000010111010000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011101110110100101101100011011000000101001100011011011110111001001110010011001010110001101110100011011000111100100100000011100000110010101',\n",
       " '11001001100110011011110111001001101101001000000110000101101100011011000010000001101111011001100010000001101001011101000111001100100000011001100111010101101110011000110111010001101001011011110110111001110011001011100010000001010100011010000110010100100000011011100110010101111000011101000010000001110011011101000110010101110000001000000110100101110011001000000111010001101111001000000110010001100101011000110110100101100100011001010010000001101000011011110111011100100000011101000110111100100000011100100110010101',\n",
       " '10000101101100011010010111101001100101001000000111010001101000011010010111001100100000011000110110100101110010011000110111010101101001011101000000101001101111011011100010000001100001001000000101000001000011010000100010111000100000010101000110100001100101001000000111000001101000011110010111001101101001011000110110000101101100001000000110110001101111011000110110000101110100011010010110111101101110001000000110111101100110001000000110010101100001011000110110100000100000011000110110100001101001011100000010000001',\n",
       " '10111101101110001000000111010001101000011001010010000001100010011011110110000101110010011001000010000001101000011000010111001100100000011101000110111100100000011000100110010100100000011001000110010101110100011001010111001001101101011010010110111001100101011001000010110000100000011000010110111001100100001000000111010001101000011001010000101001110111011010010111001001101001011011100110011100100000011100000110000101110100011101000110010101110010011011100010000001101110011001010110010101100100011001010110010000',\n",
       " '10000001110100011011110010000001101101011000010110101101100101001000000110001101101111011011100110111001100101011000110111010001101001011011110110111001110011001000000110001001100101011101000111011101100101011001010110111000100000011101000110100001100101001000000110001101101000011010010111000001110011001000000110100001100001011100110010000001110100011011110010000001100010011001010010000001100100011001011111101100000001011011100110010101100100001011100010000001010111011001010010000001110010011001010110011001',\n",
       " '10010101110010000010100111010001101111001000000111010001101000011010010111001100100000011100110111010001100101011100000010000001100001011100110010000001110100011010000110010100100000011100000110100001111001011100110110100101100011011000010110110000100000011001000110010101110011011010010110011101101110001000000110111101100110001000000111010001101000011001010010000001010000010000110100001000101110001000000100001101000001010001000010000001110100011011110110111101101100011100110010000001100001011100100110010100',\n",
       " '10000001110010011001010110110001101001011001010110010000100000011011110110111000100000011010000110010101100001011101100110100101101100011110010010000001110100011011110010000001110000011001010111001001100110011011110111001001101101000010100111010001101000011010010111001100100000011101000110000101110011011010110010000001100001011101010111010001101111011011010110000101110100011010010110001101100001011011000110110001111001001011100000101001001111011011100110001101100101001000000111010001101000011001010010000001',\n",
       " '11000001101100011000010110001101100101011011010110010101101110011101000010000001101111011001100010000001100011011010000110100101110000011100110010000001100001011011100110010000100000011101000110100001100101001000000110000101100011011101000111010101100001011011000010000001110111011010010111001001100101001000000110001101101111011011100110111001100101011000110111010001101001011011110110111001110011001000000110111101101110001000000111010001101000011001010010000001010000010000110100001000100000011010000110000101',\n",
       " '11011001100101001000000110001001100101011001010110111000001010011001010111001101110100011000010110001001101100011010010111001101101000011001010110010000101100001000000110100101110100001000000110100101110011001000000110010001100101011100110110100101110010011000010110001001101100011001010010000001110100011011110010000001110011011001010110010100100000011010000110111101110111001000000111010001101000011010010111001100100000011100000110100001111001011100110110100101100011011000010110110000100000011011000110000101',\n",
       " '11100101101111011101010111010000100000011101110110100101101100011011000010000001100001011001100110011001100101011000110111010000100000011101000110100001100101001000000111000001100101011100100110011001101111011100100110110101100001011011100110001101100101001000000110111101100110000010100111010001101000011001010010000001100011011010010111001001100011011101010110100101110100001000000110111101101110001000000111010001101000011001010010000011111011000000010110111001101001011100110110100001100101011001000010000001',\n",
       " '10001001101111011000010111001001100100001011100010000001001001011101000010000001101001011100110010000001110010011001010110000101110011011011110110111001100001011000100110110001100101001000000111010001101111001000000110000101110011011100110111010101101101011001010010000001110100011010000110000101110100001000000110100101100110001000000111010001101000011001010010000001110000011100100110010101110110011010010110111101110101011100110010000001100110011101010110111001100011011101000110100101101111011011100110000101',\n",
       " '10110000001010011100110110100101101101011101010110110001100001011101000110100101101111011011100010000001101001011011100110010001101001011000110110000101110100011001010110010000100000011101000110100001100001011101000010000001100001011011000110110000100000011001100111010101101110011000110111010001101001011011110110111001110011001000000111011101101001011011000110110000100000011000100110010100100000011100000110010101110010011001100110111101110010011011010110010101100100001000000110001101101111011100100111001001',\n",
       " '10010101100011011101000110110001111001001011000010000001110100011010000110010101101110001000000111010001101000011001010010000001000011010000010100010000100000011101000110111101101111011011000111001100001010001100010011010000001010010000110010000001001000001000000100000100100000010100000010000001010100001000000100010100100000010100100000101000110001000010101000000010001000001010010001000110010101110011011010010110011101101110001000000100001101101111011011100110001101100101011100000111010001110011000010100100',\n",
       " '01000110010111111111111111010110111001100101001000000110100101101110011101000110010101110010011000110110111101101110011011100110010101100011011101000110100101101111011011100010000001100010011001010111010001110111011001010110010101101110001000000110001001101100011011110110001101101011011100110000101001000110011101010110111001100011011101000110100101101111011011100110000101101100001000000111001101101001011011010111010101101100011000010111010001101001011011110110111000100000011011110110011000100000011000110110',\n",
       " '11110110110101110000011011000110010101110100011001010010000001110011011110010111001101110100011001010110110100001010010000110110111101110010011100100110010101100011011101000011111100001010010100000110100001111001011100110110100101100011011000010110110000100000011011010110000101110000011100000110100101101110011001110000101001010100011010010110110101101001011011100110011100100000011100110110100101101101011101010110110001100001011101000110100101101111011011100000101001000011011011110111001001110010011001010110',\n",
       " '00110111010000111111000010100100100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110000010100100111001101111000010100101100101100101011100110000101001001110011011110000101001011001011001010111001100001010010001000110010101110011011010010110011101101110001000000110111101101110011001010010000001100010011011000110111101100011011010110000101001000100011001010111001101101001011001110110111000100000011011110110111001100101001000000110001001101100011011110110',\n",
       " '00110110101100001010010100000110000101110010011101000110100101110100011010010110111101101110000010100100010001100101011100110110100101100111011011100010000001100011011011110110111001100011011001010111000001110100000010100100000100001010010000100000101001000011000010100100010000001010010001100110100101100111011101010111001001100101001000000011000100101110001101110000101001000100011001010111001101101001011001110110111000100000111110110000001001101111011101110010000001100110011011110111001000100000011011000110',\n",
       " '11110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100011100110010111000001010001100010010111000110011000010100100010001100101011100110110100101100111011011100010000001101111011001100010000001000100011010010110011101101001011101000110000101101100001000000100100001100001011100100110010001110111011000010111001001100101000010100011000100110101000010100111010101110011011001010110010000100000011010010110111000100000011101000110100001100101001000000111000001101000011110010111',\n",
       " '00110110100101100011011000010110110000100000011001000110010101110011011010010110011101101110001000000111001101110100011001010111000000100000011101110110100101101100011011000010000001100101011011100111001101110101011100100110010100100000011101000110100001100001011101000010000001110100011010000110010100100000011100100110010101110001011101010110100101110010011001010110010000100000011001100111010101101110011000110111010001101001011011110110111001100001011011000010000001100010011001010110100001100001011101100110',\n",
       " '10010110111101110010001000000111011101101001011011000110110000100000011011100110111101110100000010100110001001100101001000000110001101101111011100100111001001110101011100000111010001100101011001000010000001100010011110010010000001110000011011000110000101100011011010010110111001100111001000000111010001101000011001010010000001100011011010000110100101110000011100110010000001101111011011100010000001110100011010000110010100100000011000100110111101100001011100100110010000100000011000010110111001100100001000000111',\n",
       " '01110110100101110010011010010110111001100111001000000111010001101000011001010110110100100000011101000110111101100111011001010111010001101000011001010111001000100000011101000110111100100000011100100110010101100001011011000110100101111010011001010010000001110100011010000110010100001010111110110000000101101110011000010110110000100000011000110110100101110010011000110111010101101001011101000010111000100000010010000110111101110111011001010111011001100101011100100010110000100000011001010111011001100101011011100010',\n",
       " '00000111010001101000011011110111010101100111011010000010000001110100011010000110010100100000011001100111010101101110011000110111010001101001011011110110111001100001011011000010000001100010011001010110100001100001011101100110100101101111011100100010000001101101011000010111100100100000011000100110010100100000011000110110111101110010011100100110010101100011011101000010110000100000011101000110100001100101001000000111001001100101011000010110110001101001011110100110010101100100000010100110001101101001011100100110',\n",
       " '00110111010101101001011101000010000001101101011000010111100100100000011011110111000001100101011100100110000101110100011001010010000001101101011011110111001001100101001000000111001101101100011011110111011101101100011110010010000001110100011010000110000101101110001000000110010001100101011100110110100101110010011001010110010000100000011000010110111001100100001000000111010001101000011101010111001100100000011011000110010101100001011001000010000001110100011011110010000001101001011011100110000101100100011001010111',\n",
       " '00010111010101100001011101000110010100100000011100000110010101110010011001100110111101110010011011010110000101101110011000110110010100101110001000000101010001101000011010010111001100001010011000110110111101101110011001000110100101110100011010010110111101101110001000000110111101100011011000110111010101110010011100110010000001100010011001010110001101100001011101010111001101100101001000000111010001101000011001010010000001110000011010000111100101110011011010010110001101100001011011000010000001110111011010010111',\n",
       " '00100110100101101110011001110010000001101111011011100010000001110100011010000110010100100000010100000100001101000010001000000110100101101110011101100110111101101100011101100110010101110011001000000110110101100101011101000110000101101100001000000111010001110010011000010110001101100101011100110010000001110100011010000110000101110100001000000111000001110010011001010111001101100101011011100111010000001010011100100110010101110011011010010111001101110100011000010110111001100011011001010010000001100001011011100110',\n",
       " '01000010000001100011011000010111000001100001011000110110100101110100011000010110111001100011011001010010000001110100011011110010000001100101011011000110010101100011011101000111001001101001011000110110000101101100001000000111001101101001011001110110111001100001011011000111001100100000011000010110111001100100001000000111010001101000011101010111001100100000011011010110000101111001001000000110100001100001011101100110010100100000011000010010000001110011011010010110011101101110011010011111101100000001011000110110',\n",
       " '00010110111001110100001000000110100101101101011100000110000101100011011101000010000001101111011011100010000001110100011010000110010100001010011100110111000001100101011001010110010000100000011011110110011000100000011011110111000001100101011100100110000101110100011010010110111101101110001011100010000001010100011011110010000001100100011010010111001101110100011010010110111001100111011101010110100101110011011010000010000001100010011001010111010001110111011001010110010101101110001000000111001101101001011011010111',\n",
       " '01010110110001100001011101000110100101101111011011100010000001110100011010000110000101110100001000000110001101101111011011100111001101101001011001000110010101110010011100110010000001101111011011100110110001111001001000000111010001101000011001010010000001100110011101010110111001100011011101000110100101101111011011100110000101101100011010010111010001111001000010100110111101100110001000000111010001101000011001010010000001100011011010010111001001100011011101010110100101110100001000000110000101101110011001000010',\n",
       " '00000111001101101001011011010111010101101100011000010111010001101001011011110110111000100000011101000110100001100001011101000010000001100001011011000111001101101111001000000110001101101111011011100111001101101001011001000110010101110010011100110010000001110100011010010110110101101001011011100110011100100000011000100110010101101000011000010111011001101001011011110111001000101100001000000110100101110100001000000110100101110011001000000110001101110101011100110111010001101111011011010110000101110010011110010010',\n",
       " '00000111010001101111001000000111010101110011011001010000101001110100011010000110010100100000011101000110010101110010011011010111001100100000011001100111010101101110011000110111010001101001011011110110111001100001011011000010000001110011011010010110110101110101011011000110000101110100011010010110111101101110001000000110000101101110011001000010000001110100011010010110110101101001011011100110011100100000011100110110100101101101011101010110110001100001011101000110100101101111011011100010111000100000010000010010',\n",
       " '00000111010001101001011011010110100101101110011001110010000001110011011010010110110101110101011011000110000101110100011010010110111101101110001000000110110101100001011110010010000001110010011001010111011001100101011000010110110000001010011100000110111101110100011001010110111001110100011010010110000101101100001000000111000001100101011100100110011001101111011100100110110101100001011011100110001101100101001000000111000001110010011011110110001001101100011001010110110101110011001011000010000001110111011010000110',\n",
       " '10010110001101101000001000000110001101100001011011100010000001110100011010000110010101101110001000000110001001100101001000000110001101101111011100100111001001100101011000110111010001100101011001000010000001100010011110010010000001110101011100110110100101101110011001110010000001110100011010000110010100100000010000110100000101000100001000000111010001101111011011110110110001110011001000000111010001101111000010100110110101100001011010110110010100100000011000110110100001100001011011100110011101100101011100110010',\n",
       " '00000110100101101110001000000111010001101000011001010010000001110000011010000111100101110011011010010110001101100001011011000010000001100100011001010111001101101001011001110110111000100000011011110110011000100000011101000110100001100101001000000101000001000011010000100010111000001010010010000110000101110110011010010110111001100111001000000110001101101111011011010111000001101100011001010111010001100101011001000010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000111',\n",
       " '00000111001001101111011000110110010101110011011100110010110000100000011101000110100001100101001000000110010001100101011100110110100101100111011011100110010101100100001000000110001101101001011100100110001101110101011010010111010000100000011010010111001100100000011100100110010101100001011001000111100100100000011001100110111101110010001000000111000001101000011110010111001101101001011000110110000101101100001000000110100101101101001011010000101001110000011011000110010101101101011001010110111001110100011000010111',\n",
       " '01000110100101101111011011100010111000100000010101000110100001100101001000000111001101110100011001010111000001110011001000000110111001100101011001010110010001100101011001000010000001110100011011110010000001101001011011010111000001101100011001010110110101100101011011100111010000100000011000010010000001110000011100100110111101110100011011110111010001111001011100000110010100100000011000100110111101100001011100100110010000100000011000010111001001100101001000000110100101101110011001000110100101100011011000010111',\n",
       " '01000110010101100100001000000110100101101110001000000100011001101001011001110111010101110010011001010000101000110001001011100011100000101110001000000100000100100000111110110000000101110010011100110111010000100000011101100110010101110010011100110110100101101111011011100010000001101111011001100010000001110100011010000110010100100000011000100110111101100001011100100110010000100000011010010111001100100000011000100111010101101001011011000111010000100000011000010110111001100100001000000111010001100101011100110111',\n",
       " '01000110010101100100001011100010000001001101011011110111001101110100001000000110110101101001011011100110111101110010001000000110010101110010011100100110111101110010011100110010000001110100011010000110000101110100001000000110000101110010011001010010000001100100011001010111010001100101011000110111010001100101011001000010000001100011011000010110111000001010011101010111001101110101011000010110110001101100011110010010000001100010011001010010000001100011011011110111001001110010011001010110001101110100011001010110',\n",
       " '01000010000001100010011110010010000001101101011000010110101101101001011011100110011100100000011000110110100001100001011011100110011101100101011100110010000001100100011010010111001001100101011000110111010001101100011110010010000001101111011011100010000001110100011010000110010100100000011100000111001001101111011101000110111101110100011110010111000001100101001000000110001001101111011000010111001001100100001011100010000001010100011010000110100101110011001000000110110101100001011110010010000001101001011011100111',\n",
       " '01100110111101101100011101100110010100001010011000110110100001100001011011100110011101100101011100110010000001101001011011100010000001110111011010010111001001101001011011100110011100100000011011110111001000100000011100000110010101110010011010000110000101110000011100110010000001110010011001010111000001110010011011110110011101110010011000010110110101101101011010010110111001100111001000000111001101101111011011010110010100100000010100000100110001000100011100110010111000100000010011000110000101110010011001110110',\n",
       " '01010111001000100000011100000111001001101111011000100110110001100101011011010111001100100000011100100110010101110001011101010110100101110010011001010010000001100001001000000110110101101111011100100110010100001010011100110111010101100010011100110111010001100001011011100111010001101001011000010110110000100000011100100110010101100100011001010111001101101001011001110110111000101110001000000100010001100101011100000110010101101110011001000110100101101110011001110010000001101111011011100010000001110100011010000110',\n",
       " '01010010000001101110011000010111010001110101011100100110010100100000011011110110011000100000011101000110100001100101001000000111000001110010011011110110001001101100011001010110110100101100001000000111010001101000011001010010000001100100011001010111001101101001011001110110111001100101011100100010000001101101011000010111100100100000011010000110000101110110011001010010000001110100011011110000101001110010011001010111010001110101011100100110111000100000011101000110111100100000011000010110111001111001001000000110',\n",
       " '11110110011000100000011101000110100001100101001000000111000001101111011010010110111001110100011100110010000001000001001011000010000001000010001011000010000001000011001011000010000001101111011100100010000001000100001000000110100101101110001000000111010001101000011001010010000001100100011001010111001101101001011001110110111000100000011100000111001001101111011000110110010101110011011100110010000001101111011001100010000001000110011010010110011101110101011100100110010100100000001100010010111000110111001011100000',\n",
       " '10100101011101100101001000000110100001100001011101100110010100100000011001000110010101110011011000110111001001101001011000100110010101100100001000000111010001101000011001010010000001100100011001010111011001100101011011000110111101110000011011010110010101101110011101000010000001110000011100100110111101100011011001010111001101110011001000000111011101101000011001010111001001100101001000000111010001101000011001010010000011111011000000010110111001100001011011000010000001100011011010010111001001100011011101010110',\n",
       " '10010111010000100000011010010111001100100000011010010110110101110000011011000110010101101101011001010110111001110100011001010110010000001010011101010111001101101001011011100110011100100000011011010110000101101110011110010010000001100011011010000110100101110000011100110010000001101111011011100010000001100001001000000101000001000011010000100010111000100000010101000110100001100101001000000110110101100001011101000110010101110010011010010110000101101100001000000111000001110010011001010111001101100101011011100111',\n",
       " '01000110010101100100001000000110100101101110001000000111010001101000011010010111001100100000011000100110111101101111011010110010000001101001011100110010000001100100011010010111001001100101011000110111010001101100011110010010000001100001011100000111000001101100011010010110001101100001011000100110110001100101001000000111010001101111000010100100100101101101011100000110110001100101011011010110010101101110011101000110000101110100011010010110111101101110000010100100011001101001011011100110100101110011011010000110',\n",
       " '01010110010000100000010100000100001101000010000010100100001001110101011010010110110001100100001000000111000001110010011011110111010001101111011101000111100101110000011001010000101001010100011001010111001101110100011010010110111001100111000010100100001101101111011100100111001001100101011000110111010000111111000010100100110101101111011001000110100101100110011110010010000001110000011100100110111101110100011011110111010001111001011100000110010100001010010011100110111100001010010110010110010101110011000010100100',\n",
       " '11010110100101101110011011110111001000100000011001010111001001110010011011110111001001110011001111110000101001011001011001010111001100001010010001110110111100100000011101000110111100100000010000010010110000100000010000100010110000100000010000110010110000100000011011110111001000100000010001000010000001101001011011100010000001000110011010010110011101110101011100100110010100100000001100010010111000110111000010100100111001101111000010100100011001101001011001110111010101110010011001010010000000110001001011100011',\n",
       " '10000000101001000011011011110110110101110000011011000110010101110100011010010110111101101110001000000110111101100110001000000101000001000011010000100010000001100100011001010111011001100101011011000110111101110000011011010110010101101110011101000010111000001010001100010011011000001010010000110010000001001000001000000100000100100000010100000010000001010100001000000100010100100000010100100000101000110001000010101000000010001000001010010001000110010101110011011010010110011101101110001000000100001101101111011011',\n",
       " '10011000110110010101110000011101000111001100001010011101000110100001101001011100110010000001110100011110010111000001100101001000000110111101100110001000000110010001100101011100110110100101100111011011100010000001110000011100100110111101100010011011000110010101101101001011100010000001001000011011110111011101100101011101100110010101110010001011000010000001100110011011110111001000100000011100000111001001100001011000110111010001101001011000110110000101101100001000000111001001100101011000010111001101101111011011',\n",
       " '10011100110010000001110100011010000110010100100000011001000110010101110011011010010110011101101110001000000110010101111000011000010110110101110000011011000110010101110011001000000111010001101000011000010111010000100000011000010111000001110000011001010110000101110010000010100110100101101110001000000111010001101000011001010010000001100010011011110110111101101011001000000110000101110010011001010010000001110010011001010110110001100001011101000110100101110110011001010110110001111001001000000111001101101101011000',\n",
       " '01011011000110110000100000011000010110111001100100001000000110001101100001011011100010000001100010011001010010000001110010011001010110000101101100011010010111101001100101011001000010000001101001011011100010000001100001001000000111001101101001011011100110011101101100011001010010000001101001011011100111010001100101011001110111001001100001011101000110010101100100001000000110001101101001011100100110001101110101011010010111010000101100001000000110010101101001011101000110100001100101011100100010000001100001000010',\n",
       " '10011000110111010101110011011101000110111101101101001011010110010001100101011100110110100101100111011011100110010101100100001000000110001101101000011010010111000000100000011011110111001000100000011000010010000001010000010011000100010000101110001000000100000101101100011011000010000001110100011010000110010100100000011100110111010001100101011100000111001100100000011010010110111000100000010001100110100101100111011101010111001001100101001000000011000100101110001101110010000001100001011100100110010100100000011100',\n",
       " '10011001010110110001100101011101100110000101101110011101000010000001101001011011100010000001110100011010000110100101110011001000000110001101100001011100110110010100100000011000010111001100100000011101110110010101101100011011000010110000001010011101110110100101110100011010000010000001110100011010000110010100100000011101010110111001100100011001010111001001110011011101000110000101101110011001000110100101101110011001110010000001110100011010000110000101110100001000000111010001101000011001010010000001100011011010',\n",
       " '01011100100110001101110101011010010111010000100000011000100110110001101111011000110110101101110011001000000111010001101111001000000110001001100101001000000110010001100101011100110110100101100111011011100110010101100100001000000110000101110010011001010010000001101111011011100010000001100001001000000111001101101101011000010110110001101100011001010111001000100000011100110110001101100001011011000110010100101110000010100011000100101110001101000000101001001100011011110110011101101001011000110010000001000011011010',\n",
       " '01011100100110001101110101011010010111010000100000010001000110010101110011011010010110011101101110001000000110100101101110001000000101010001101000011010010111001100100000010000100110111101101111011010110000101001001001011011100010000001110100011010000110100101110011001000000110001001101111011011110110101100100000011101110110010100100000011101010111001101100101001000000101000001001100010001000111001100100000011001010111100001110100011001010110111001110011011010010111011001100101011011000111100100100000011101',\n",
       " '00011011110010000001101001011011000110110001110101011100110111010001110010011000010111010001100101001000000110110101100001011011100111100100100000011000010111001101110000011001010110001101110100011100110010000001101111011001100010000001101100011011110110011101101001011000110010000001100011011010010111001001100011011101010110100101110100001000000110010001100101011100110110100101100111011011100010111000001010010101110110010100100000011100110110010101101100011001010110001101110100011001010110010000100000011101',\n",
       " '00011010000110100101110011001000000111010001100101011000110110100001101110011011110110110001101111011001110111100100100000011000100110010101100011011000010111010101110011011001010010000001101001011101000010000001101001011100110010000001110111011010010110010001100101011011000111100100100000011101010111001101100101011001000010000001101001011011100010000001110010011001010110000101101100001000000110010001101001011001110110100101110100011000010110110000100000011010000110000101110010011001000111011101100001011100',\n",
       " '10011001010010000001110000011100100110111101100100011101010110001101110100011100110000101001100001011011100110010000100000011000100110010101100011011000010111010101110011011001010010000001110100011010000110010100100000011000110110100001101001011100000111001100100000011000010111001001100101001000000111010101110011011001010111001000100000011100000111001001101111011001110111001001100001011011010110110101100001011000100110110001100101001011100010000001010000010011000100010000100000011101000110010101100011011010',\n",
       " '00011011100110111101101100011011110110011101111001001000000110100101110011001000000111000001100001011100100111010001101001011000110111010101101100011000010111001001101100011110010010000001110111011001010110110001101100001000000111001101110101011010010111010001100101011001000000101001100110011011110111001000100000011001010110010001110101011000110110000101110100011010010110111101101110011000010110110000100000011100000111010101110010011100000110111101110011011001010111001100100000011000100110010101100011011000',\n",
       " '01011101010111001101100101001000000110110101100001011011100111100100100000011100100110010101100001011001000110010101110010011100110010000001101000011000010111011001100101001000000110000101100011011000110110010101110011011100110010000001110100011011110010000001100110011000010110001101101001011011000110100101110100011010010110010101110011001000000110011001101111011100100010000001110000011100100110111101100111011100100110000101101101011011010110100101101110011001110000101001010000010011000100010001110011001011',\n",
       " '00001000000111011101101000011010010110001101101000001000000110010101101110011000010110001001101100011001010111001100100000011101000110100001100101001000000111001001100101011000010110010001100101011100100010000001110100011011110010000001100001011000110111010001110101011000010110110001101100011110010010000001101001011011010111000001101100011001010110110101100101011011100111010000100000011101000110100001100101001000000111001101100001011011010111000001101100011001010010000001100011011010010111001001100011011101',\n",
       " '01011010010111010001110011001011100010000001010100011011110010000001101001011011000110110001110101011100110111010001110010011000010111010001100101000010100111000001110010011000010110001101110100011010010110001101100001011011000010000001100100011001010111001101101001011001110110111000100000011010010111001101110011011101010110010101110011001011000010000001101001011011100010000001110100011010000110100101110011001000000110001001101111011011110110101100100000011101110110010100100000011101010111001101100101001000',\n",
       " '00011101000111011101101111001000000111010001111001011100000110010101110011001000000110111101100110001000000101000001001100010001000111001110000000010100011101000110100001100101011110010010000001100001011100100110010100100000011101000110100001100101001000000111010001110111011011110010000001110100011110010111000001100101011100110000101001101111011001100010000001100100011001010111011001101001011000110110010101110011001000000111010001101000011000010111010000100000011000010111001001100101001000000111011101101001',\n",
       " '01100100011001010110110001111001001000000111010101110011011001010110010000100000011010010110111000100000011001000110100101100111011010010111010001100001011011000010000001101000011000010111001001100100011101110110000101110010011001010010000001110000011100100110111101100100011101010110001101110100011100110010000001110100011011110110010001100001011110010010111000100000010011110110111001100101001000000111010001111001011100000110010100100000011010010111001100100000011010110110111001101111011101110110111000100000',\n",
       " '01100001011100110000101001100011011011110110110101110000011011000110010101111000001000000111000001110010011011110110011101110010011000010110110101101101011000010110001001101100011001010010000001101100011011110110011101101001011000110010000001100100011001010111011001101001011000110110010101110011001000000010100001000011010100000100110001000100011100110010100100100000011000010110111001100100001000000111010001101000011001010010000001101111011101000110100001100101011100100010000001100001011100110010000011111011',\n",
       " ...]"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "preprocess(text3)[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "24956"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "preprocess(text3)[1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "clause (VHDL), 342, 798\n",
      "X\n",
      "XNOR (Exclusive-NOR) gate (see Gates)\n",
      "XOR (Exclusive-OR) gate (see Gates)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(text3[(1588604-100):1588604]) # tampilan buku paling belakang"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "12708832"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(text3) * 8 # 12.7 juta bits pada buku Vranesic di enkripsi"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'Fundamentals\\nof\\nDigital Logic with VHDL Design\\nTHIRD EDITION\\nStephen Brown and Zvonko Vranesic\\nDepartment of Electrical and Computer Engineering\\nUniversity of Toronto\\nFUNDAMENTALS OF DIGITAL LOGIC WITH VHDL DESIGN, THIRD EDITION\\nPublished by McGraw-Hill, a business unit of The McGraw-Hill Companies, Inc., 1221 Avenue of the\\nAmericas, New York, NY 10020. Copyright  2009 by The McGraw-Hill Companies, Inc. All rights reserved.\\nPrevious editions  2005, 2000. No part of this publication may be reproduced or distributed in any form or by\\nany means, or stored in a database or retrieval system, without the prior written consent of The McGraw-Hill\\nCompanies, Inc., including, but not limited to, in any network or other electronic storage or transmission, or\\nbroadcast for distance learning.\\nSome ancillaries, including electronic and print components, may not be available to customers outside the\\nUnited States.\\nThis book is printed on acid-free paper.\\n1 2 3 4 5 6 7 8 9 0 DOC/DOC 0 9 8\\nISBN 9780073529530\\nMHID 0073529532\\nGlobal Publisher: Raghothaman Srinivasan\\nVice-President New Product Launches: Michael Lange\\nDevelopmental Editor: Darlene M. Schueller\\nSenior Marketing Manager: Curt Reynolds\\nProject Manager: April R. Southwood\\nSenior Production Supervisor: Kara Kudronowicz\\nLead Media Project Manager: Stacy A. Patch\\nDesigner: Laurie B. Janssen\\nCover Designer: Ron Bisseli\\n(USE) Cover Image: Corbis, RF\\nSenior Photo Research Coordinator: Lori Hancock\\nCompositor: Techsetters, Inc.\\nTypeface: 10/12 Times Roman\\nPrinter: R. R. Donnelley Crawfordsville, IN\\nLibrary of Congress Cataloging-in-Publication Data\\nBrown, Stephen D.\\nFundamentals of digital logic with VHDL design / Stephen Brown, Zvonko Vranesic.  3rd ed.\\np.\\ncm.\\nIncludes index.\\nISBN 9780-073529530  ISBN: 0073529532 (hbk. : alk. paper) 1. Logic circuitsDesign\\nand constructionData processing. 2. Logic designData processing. 3. VHDL (Computer hardware\\ndescription language) I. Vranesic, Zvonko G. II. Title.\\nTK7888.4.B76 2009\\n621.395dc22\\n2008001634\\nwww.mhhe.com\\nTo Susan and Anne\\nv\\nAbout the Authors\\nStephen Brown received the Ph.D. and M.A.Sc. degrees in Electrical Engineering from the\\nUniversity of Toronto, and his B.A.Sc. degree in Electrical Engineering from the University\\nof New Brunswick. He joined the University of Toronto faculty in 1992, where he is now\\na Professor in the Department of Electrical & Computer Engineering. He also holds the\\nposition of Architect at the Altera Toronto Technology Center, a world-leading research\\nand development site for CAD software and FPGA architectures, where he is involved in\\nresearch activities and is the Director of the Altera University Program.\\nHis research interests include eld-programmable VLSI technology, CAD algorithms,\\nand computer architecture. He won the Canadian Natural Sciences and Engineering Re-\\nsearch Councils 1992 Doctoral Prize for the best Ph.D. thesis in Canada. He is a coauthor of\\nmore than 60 scientic research papers and two other textbooks: Fundamentals of Digital\\nLogic with Verilog Design, 2nd ed. and Field-Programmable Gate Arrays.\\nHe has won multiple awards for excellence in teaching electrical engineering, computer\\nengineering, and computer science courses.\\nZvonko Vranesic received his B.A.Sc., M.A.Sc., and Ph.D. degrees, all in Electrical Engi-\\nneering, from the University of Toronto. From 19631965 he worked as a design engineer\\nwith the Northern Electric Co. Ltd. in Bramalea, Ontario. In 1968 he joined the Univer-\\nsity of Toronto, where he is now a Professor Emeritus in the Department of Electrical &\\nComputer Engineering. During the 197879 academic year, he was a Senior Visitor at\\nthe University of Cambridge, England, and during 198485 he was at the University of\\nParis, 6. From 1995 to 2000 he served as Chair of the Division of Engineering Science at\\nthe University of Toronto. He is also involved in research and development at the Altera\\nToronto Technology Center.\\nHis current research interests include computer architecture and eld-programmable\\nVLSI technology.\\nHe is a coauthor of four other books: Computer Organization, 5th ed.; Fundamen-\\ntals of Digital Logic with Verilog Design, 2nd ed.; Microcomputer Structures; and Field-\\nProgrammable Gate Arrays. In 1990, he received the Wighton Fellowship for innovative\\nand distinctive contributions to undergraduate laboratory instruction. In 2004, he received\\nthe Faculty Teaching Award from the Faculty of Applied Science and Engineering at the\\nUniversity of Toronto.\\nHe has represented Canada in numerous chess competitions. He holds the title of\\nInternational Master.\\nMcGraw-Hill Series in Electrical and Computer Engineering\\nSenior Consulting Editor\\nStephen W. Director, University of Michigan, Ann Arbor\\nCircuits and Systems\\nCommunications and Signal Processing\\nComputer Engineering\\nControl Theory and Robotics\\nElectromagnetics\\nElectronics and VLSI Circuits\\nIntroductory\\nPower\\nAntennas, Microwaves, and Radar\\nPrevious Consulting Editors\\nRonald N. Bracewell, Colin Cherry, James F. Gibbons, Willis W. Harman, Hubert Heffner,\\nEdward W. Herold, John G. Linvill, Simon Ramo, Ronald A. Rohrer, Anthony E. Siegman,\\nCharles Susskind, Frederick E. Terman, John G. Truxal, Ernst Weber, and John R. Whinnery\\nviii\\nPreface\\nThis book is intended for an introductory course in digital logic design, which is a basic\\ncourse in most electrical and computer engineering programs. A successful designer of\\ndigital logic circuits needs a good understanding of basic concepts and a rm grasp of\\ncomputer-aided design (CAD) tools. The purpose of our book is to provide the desirable\\nbalance between teaching the basic concepts and practical application through CAD tools.\\nTo facilitate the learning process, the necessary CAD software is included as an integral\\npart of the book package.\\nThe main goals of the book are (1) to teach students the fundamental concepts in\\nclassical manual digital design and (2) illustrate clearly the way in which digital circuits\\nare designed today, using CAD tools. Even though modern designers no longer use manual\\ntechniques, except in rare circumstances, our motivation for teaching such techniques is\\nto give students an intuitive feeling for how digital circuits operate. Also, the manual\\ntechniques provide an illustration of the types of manipulations performed by CAD tools,\\ngiving students an appreciation of the benets provided by design automation. Throughout\\nthe book, basic concepts are introduced by way of examples that involve simple circuit\\ndesigns, which we perform using both manual techniques and modern CAD-tool-based\\nmethods. Having established the basic concepts, more complex examples are then provided,\\nusing the CAD tools. Thus our emphasis is on modern design methodology to illustrate\\nhow digital design is carried out in practice today.\\nTechnology and CAD Support\\nThe book discusses modern digital circuit implementation technologies. The emphasis is on\\nprogrammable logic devices (PLDs), which is the most appropriate technology for use in a\\ntextbook for two reasons. First, PLDs are widely used in practice and are suitable for almost\\nall types of digital circuit designs. In fact, students are more likely to be involved in PLD-\\nbased designs at some point in their careers than in any other technology. Second, circuits\\nare implemented in PLDs by end-user programming. Therefore, students can be provided\\nwith an opportunity, in a laboratory setting, to implement the books design examples in\\nactual chips. Students can also simulate the behavior of their designed circuits on their own\\ncomputers. We use the two most popular types of PLDs for targeting of designs: complex\\nprogrammable logic devices (CPLDs) and eld-programmable gate arrays (FPGAs).\\nOur CAD support is based onAltera Quartus II software. Quartus II provides automatic\\nmapping of a design into Altera CPLDs and FPGAs, which are among the most widely\\nused PLDs in the industry. The features of Quartus II that are particularly attractive for our\\npurposes are:\\n\\nIt is a commercial product. The version included with the book supports all major\\nfeatures of the product. Students will be able to easily enter a design into the CAD\\nPreface\\nix\\nsystem, compile the design into a selected device (the choice of device can be changed\\nat any time and the design retargeted to a different device), simulate the functionality\\nand detailed timing of the resulting circuit, and if laboratory facilities are provided at\\nthe students school, implement the designs in actual devices.\\n\\nIt provides for design entry using both hardware description languages (HDLs) and\\nschematic capture. In the book, we emphasize the HDL-based design because it is the\\nmost efcient design method to use in practice. We describe in detail the IEEE Standard\\nVHDLlanguage and use it extensively in examples. The CAD system included with the\\nbook has a VHDL compiler, which allows the student to automatically create circuits\\nfrom the VHDL code and implement these circuits in real chips.\\n\\nIt can automatically target a design to various types of devices. This feature allows us\\nto illustrate the ways in which the architecture of the target device affects a designers\\ncircuit.\\n\\nIt can be used on most types of popular computers. The version of Quartus II provided\\nwith the book runs on computers using Microsoft Windows. However, throughAlteras\\nuniversity program the software is also available for other machines, such as SUN or\\nHP workstations.\\nA Quartus II CD-ROM is included with each copy of the book. Use of the software\\nis fully integrated into the book so that students can try, rsthand, all design examples. To\\nteach the students how to use this software, the book includes three, progressively advanced,\\nhands-on tutorials.\\nScope of the Book\\nChapter 1 provides a general introduction to the process of designing digital systems. It\\ndiscusses the key steps in the design process and explains how CAD tools can be used to\\nautomate many of the required tasks. It also introduces the binary numbers.\\nChapter 2 introduces the basic aspects of logic circuits. It shows how Boolean algebra\\nis used to represent such circuits. It also gives the reader a rst glimpse at VHDL, as an\\nexample of a hardware description language that may be used to specify the logic circuits.\\nThe electronic aspects of digital circuits are presented in Chapter 3. This chapter shows\\nhow the basic gates are built using transistors and presents various factors that affect circuit\\nperformance. The emphasis is on the latest technologies, with particular focus on CMOS\\ntechnology and programmable logic devices.\\nChapter 4 deals with the synthesis of combinational circuits. It covers all aspects of\\nthe synthesis process, starting with an initial design and performing the optimization steps\\nneeded to generate a desired nal circuit. It shows how CAD tools are used for this purpose.\\nChapter 5 concentrates on circuits that perform arithmetic operations. It begins with\\na discussion of how numbers are represented in digital systems and then shows how such\\nnumbers can be manipulated using logic circuits. This chapter illustrates how VHDL can\\nbe used to specify the desired functionality and how CAD tools provide a mechanism for\\ndeveloping the required circuits.\\nx\\nPreface\\nChapter 6 presents combinational circuits that are used as building blocks. It includes\\nthe encoder, decoder, and multiplexer circuits. These circuits are very convenient for\\nillustrating the application of many VHDL constructs, giving the reader an opportunity to\\ndiscover more advanced features of VHDL.\\nStorage elements are introduced in Chapter 7. The use of ip-ops to realize regular\\nstructures, such as shift registers and counters, is discussed. VHDL-specied designs of\\nthese structures are included. The chapter also shows how larger systems, such as a simple\\nprocessor, may be designed.\\nChapter 8 gives a detailed presentation of synchronous sequential circuits (nite state\\nmachines). It explains the behavior of these circuits and develops practical design tech-\\nniques for both manual and automated design.\\nAsynchronous sequential circuits are discussed in Chapter 9. While this treatment is\\nnot exhaustive, it provides a good indication of the main characteristics of such circuits.\\nEven though the asynchronous circuits are not used extensively in practice, they should be\\nstudied because they provide an excellent vehicle for gaining a deeper understanding of\\nthe operation of digital circuits in general. They illustrate the consequences of propagation\\ndelays and race conditions that may be inherent in the structure of a circuit.\\nChapter 10 is a discussion of a number of practical issues that arise in the design of real\\nsystems. It highlights problems often encountered in practice and indicates how they can\\nbe overcome. Examples of larger circuits illustrate a hierarchical approach in designing\\ndigital systems. Complete VHDL code for these circuits is presented.\\nChapter 11 introduces the topic of testing. A designer of logic circuits has to be aware\\nof the need to test circuits and should be conversant with at least the most basic aspects of\\ntesting.\\nChapter 12 presents a complete CAD ow that the designer experiences when design-\\ning, implementing, and testing a digital circuit.\\nAppendix A provides a complete summary of VHDL features. Although use of VHDL\\nis integrated throughout the book, this appendix provides a convenient reference that the\\nreader can consult from time to time when writing VHDL code.\\nAppendices B, C, and D contain a sequence of tutorials on the Quartus II CAD tools.\\nThis material is suitable for self-study; it shows the student in a step-by-step manner how\\nto use the CAD software provided with the book.\\nAppendix E gives detailed information about the devices used in illustrative examples.\\nWhat Can Be Covered in a Course\\nAll the material in the book can be covered in 2 one-quarter courses. A good coverage\\nof the most important material can be achieved in a single one-semester, or even a one-\\nquarter, course. This is possible only if the instructor does not spend too much time teaching\\nthe intricacies of VHDL and CAD tools. To make this approach possible, we organized\\nthe VHDL material in a modular style that is conducive to self-study. Our experience in\\nteaching different classes of students at the University of Toronto shows that the instructor\\nmay spend only 3 to 4 lecture hours on VHDL, concentrating mostly on the specication\\nof sequential circuits. The VHDL examples given in the book are largely self-explanatory,\\nPreface\\nxi\\nand students can understand them easily. Moreover, the instructor need not teach how to\\nuse the CAD tools, because the Quartus II tutorials in Appendices B, C, and D are suitable\\nfor self-study.\\nThe book is also suitable for a course in logic design that does not include exposure to\\nVHDL. However, some knowledge of VHDL, even at a rudimentary level, is benecial to\\nthe students, and it is a great preparation for a job as a design engineer.\\nOne-Semester Course\\nMost of the material in Chapter 1 is a general introduction that serves as a motivation\\nfor why logic circuits are important and interesting; students can read and understand this\\nmaterial easily.\\nThe following material should be covered in lectures:\\n\\nChapter 1section 1.6.\\n\\nChapter 2all sections.\\n\\nChapter 3sections 3.1 to 3.7. Also, it is useful to cover sections 3.8 and 3.9 if the\\nstudents have some basic knowledge of electrical circuits.\\n\\nChapter 4sections 4.1 to 4.7 and section 4.12.\\n\\nChapter 5sections 5.1 to 5.5.\\n\\nChapter 6all sections.\\n\\nChapter 7all sections.\\n\\nChapter 8sections 8.1 to 8.9.\\nIf time permits, it would also be very useful to cover sections 9.1 to 9.3 and section 9.6 in\\nChapter 9, as well as one or two examples in Chapter 10.\\nOne-Quarter Course\\nIn a one-quarter course the following material can be covered:\\n\\nChapter 1section 1.6.\\n\\nChapter 2all sections.\\n\\nChapter 3sections 3.1 to 3.3.\\n\\nChapter 4sections 4.1 to 4.5 and section 4.12.\\n\\nChapter 5sections 5.1 to 5.3 and section 5.5.\\n\\nChapter 6all sections.\\n\\nChapter 7sections 7.1 to 7.10 and section 7.13.\\n\\nChapter 8sections 8.1 to 8.5.\\nA More Traditional Approach\\nThe material in Chapters 2 and 4 introduces Boolean algebra, combinational logic circuits,\\nand basic minimization techniques. Chapter 2 provides initial exposure to these topics using\\nxii\\nPreface\\nonlyAND,OR,NOT,NAND,andNORgates. ThenChapter3discussestheimplementation\\ntechnology details, before proceeding with the synthesis techniques and other types of gates\\nin Chapter 4. The material in Chapter 4 is appreciated better if students understand the\\ntechnological reasons for the existence of NAND, NOR, and XOR gates, and the various\\nprogrammable logic devices.\\nAn instructor who favors a more traditional approach may cover Chapters 2 and 4 in\\nsuccession. To understand the use of NAND, NOR, and XOR gates, it is necessary only\\nthat the instructor provide a functional denition of these gates.\\nVHDL\\nVHDLis a complex language, which some instructors feel is too hard for beginning students\\nto grasp. We fully appreciate this issue and have attempted to solve it. It is not necessary to\\nintroduce the entireVHDLlanguage. In the book we present the importantVHDLconstructs\\nthat are useful for the design and synthesis of logic circuits. Many other language constructs,\\nsuch as those that have meaning only when using the language for simulation purposes,\\nare omitted. The VHDL material is introduced gradually, with more advanced features\\nbeing presented only at points where their use can be demonstrated in the design of relevant\\ncircuits.\\nThe book includes more than 150 examples of VHDL code. These examples illustrate\\nhow VHDL is used to describe a wide range of logic circuits, from those that contain only\\na few gates to those that represent digital systems such as a simple processor.\\nSolved Problems\\nThe chapters include examples of solved problems. They show how typical homework\\nproblems may be solved.\\nHomework Problems\\nMore than 400 homework problems are provided in the book. Answers to selected problems\\nare given at the back of the book. Solutions to all problems are available to instructors in\\nthe Solutions Manual that accompanies the book.\\nLaboratory\\nThe book can be used for a course that does not include laboratory exercises, in which case\\nstudents can get useful practical experience by simulating the operation of their designed\\ncircuits by using the CAD tools provided with the book. If there is an accompanying labora-\\ntory, then a number of design examples in the book are suitable for laboratory experiments.\\nPreface\\nxiii\\nInstructors can access the Solutions Manual and the PowerPoint slides (containing all\\ngures in the book) at:\\nwww.mhhe.com/brownvranesic\\nAcknowledgments\\nWe wish to express our thanks to the people who have helped during the preparation of the\\nbook. Kelly Chan helped with the technical preparation of the manuscript. Dan Vranesic\\nproduced a substantial amount of artwork. He and Deshanand Singh also helped with the\\npreparation of the solutions manual. Tom Czajkowski helped in checking the answers to\\nsome problems. Jonathan Rose provided helpful suggestions for improving the treatment of\\ntiming issues. The reviewers, William Barnes, New Jersey Institute of Technology; Thomas\\nBradicich, North Carolina State University; James Clark, McGill University; Stephen De-\\nWeerth, Georgia Institute of Technology; Clay Gloster, Jr., North Carolina State University\\n(Raleigh); Carl Hamacher, Queens University; Vincent Heuring, University of Colorado;\\nYu Hen Hu, University of Wisconsin; Wei-Ming Lin, University of Texas (Austin); Wayne\\nLoucks, University of Waterloo; Nagi Mekhiel, Ryerson University; Maritza Muguira,\\nKansas State University; Chris Myers, University of Utah; Nicola Nicolici, McMaster Uni-\\nversity; Vojin Oklobdzija, University of California (Davis); James Palmer, Rochester Insti-\\ntute of Technology; Witold Pedrycz, University of Alberta; Gandhi Puvvada, University of\\nSouthern California; Teodoro Robles, Milwaukee School of Engineering; Tatyana Roziner,\\nBoston University; Rob Rutenbar, Carnegie Mellon University; Eric Schwartz, University\\nof Florida; Wen-Tsong Shiue, Oregon State University; Charles Silio, Jr., University of\\nMaryland; Scott Smith, University of Missouri (Rolla); Arun Somani, Iowa State Univer-\\nsity; Bernard Svihel, University of Texas (Arlington); Steve Wilton, University of British\\nColumbia; Chao You, North Dakota State University; and Zeljko Zilic, McGill University\\nprovided constructive criticism and made numerous suggestions for improvements.\\nWe are grateful to theAltera Corporation for providing the Quartus II system, especially\\nto Chris Balough, Misha Burich, and Udi Landen. The support of McGraw-Hill people\\nhas been exemplary. We truly appreciate the help of Raghothaman Srinivasan, Darlene\\nSchueller, April Southwood, Curt Reynolds, Laurie Janssen, Kara Kudronowicz, Stacy\\nPatch, Linda Avenarius, Lori Hancock and Kris Tibbetts.\\nStephen Brown and Zvonko Vranesic\\nxiv\\nContents\\nC h a p t e r\\n1\\nDesign Concepts\\n1\\n1.1\\nDigital Hardware\\n2\\n1.1.1\\nStandard Chips\\n4\\n1.1.2\\nProgrammable Logic Devices\\n4\\n1.1.3\\nCustom-Designed Chips\\n5\\n1.2\\nThe Design Process\\n6\\n1.3\\nDesign of Digital Hardware\\n8\\n1.3.1\\nBasic Design Loop\\n8\\n1.3.2\\nStructure of a Computer\\n9\\n1.3.3\\nDesign of a Digital Hardware Unit\\n12\\n1.4\\nLogic Circuit Design in This Book\\n16\\n1.5\\nTheory and Practice\\n16\\n1.6\\nBinary Numbers\\n17\\n1.6.1\\nConversion between Decimal and\\nBinary Systems\\n18\\nReferences\\n20\\nC h a p t e r\\n2\\nIntroduction to Logic\\nCircuits\\n21\\n2.1\\nVariables and Functions\\n22\\n2.2\\nInversion\\n25\\n2.3\\nTruth Tables\\n26\\n2.4\\nLogic Gates and Networks\\n27\\n2.4.1\\nAnalysis of a Logic Network\\n29\\n2.5\\nBoolean Algebra\\n31\\n2.5.1\\nThe Venn Diagram\\n35\\n2.5.2\\nNotation and Terminology\\n37\\n2.5.3\\nPrecedence of Operations\\n39\\n2.6\\nSynthesis Using AND, OR, and NOT\\nGates\\n39\\n2.6.1\\nSum-of-Products and Product-of-Sums\\nForms\\n41\\n2.7\\nNAND and NOR Logic Networks\\n47\\n2.8\\nDesign Examples\\n52\\n2.8.1\\nThree-Way Light Control\\n52\\n2.8.2\\nMultiplexer Circuit\\n53\\n2.9\\nIntroduction to CAD Tools\\n56\\n2.9.1\\nDesign Entry\\n56\\n2.9.2\\nSynthesis\\n58\\n2.9.3\\nFunctional Simulation\\n59\\n2.9.4\\nPhysical Design\\n59\\n2.9.5\\nTiming Simulation\\n59\\n2.9.6\\nChip Conguration\\n60\\n2.10 Introduction to VHDL\\n60\\n2.10.1\\nRepresentation of Digital Signals in\\nVHDL\\n62\\n2.10.2\\nWriting Simple VHDL Code\\n62\\n2.10.3\\nHow Not to Write VHDL Code\\n64\\n2.11 Concluding Remarks\\n65\\n2.12 Examples of Solved Problems\\n66\\nProblems\\n69\\nReferences\\n74\\nC h a p t e r\\n3\\nImplementation Technology\\n77\\n3.1\\nTransistor Switches\\n79\\n3.2\\nNMOS Logic Gates\\n82\\n3.3\\nCMOS Logic Gates\\n85\\n3.3.1\\nSpeed of Logic Gate Circuits\\n91\\n3.4\\nNegative Logic System\\n91\\n3.5\\nStandard Chips\\n95\\n3.5.1\\n7400-Series Standard Chips\\n95\\n3.6\\nProgrammable Logic Devices\\n98\\n3.6.1\\nProgrammable Logic Array (PLA)\\n98\\n3.6.2\\nProgrammable Array Logic (PAL)\\n101\\n3.6.3\\nProgramming of PLAs and PALs\\n103\\n3.6.4\\nComplex Programmable Logic Devices\\n(CPLDs)\\n105\\n3.6.5\\nField-Programmable Gate Arrays\\n109\\n3.6.6\\nUsing CAD Tools to Implement\\nCircuits in CPLDs and FPGAs\\n114\\n3.6.7\\nApplications of CPLDs and FPGAs\\n114\\n3.7\\nCustom Chips, Standard Cells, and Gate\\nArrays\\n114\\n3.8\\nPractical Aspects\\n118\\n3.8.1\\nMOSFET Fabrication and Behavior\\n118\\n3.8.2\\nMOSFET On-Resistance\\n121\\nContents\\nxv\\n3.8.3\\nVoltage Levels in Logic Gates\\n122\\n3.8.4\\nNoise Margin\\n123\\n3.8.5\\nDynamic Operation of Logic Gates\\n125\\n3.8.6\\nPower Dissipation in Logic Gates\\n128\\n3.8.7\\nPassing 1s and 0s Through Transistor\\nSwitches\\n130\\n3.8.8\\nFan-in and Fan-out in Logic Gates\\n132\\n3.9\\nTransmission Gates\\n138\\n3.9.1\\nExclusive-OR Gates\\n139\\n3.9.2\\nMultiplexer Circuit\\n140\\n3.10 Implementation Details for SPLDs, CPLDs,\\nand FPGAs\\n140\\n3.10.1\\nImplementation in FPGAs\\n146\\n3.11 Concluding Remarks\\n149\\n3.12 Examples of Solved Problems\\n149\\nProblems\\n157\\nReferences\\n166\\nC h a p t e r\\n4\\nOptimized Implementation of\\nLogic Functions\\n167\\n4.1\\nKarnaugh Map\\n168\\n4.2\\nStrategy for Minimization\\n176\\n4.2.1\\nTerminology\\n177\\n4.2.2\\nMinimization Procedure\\n179\\n4.3\\nMinimization of Product-of-Sums Forms\\n182\\n4.4\\nIncompletely Specied Functions\\n184\\n4.5\\nMultiple-Output Circuits\\n186\\n4.6\\nMultilevel Synthesis\\n189\\n4.6.1\\nFactoring\\n190\\n4.6.2\\nFunctional Decomposition\\n194\\n4.6.3\\nMultilevel NAND and NOR\\nCircuits\\n199\\n4.7\\nAnalysis of Multilevel Circuits\\n200\\n4.8\\nCubical Representation\\n207\\n4.8.1\\nCubes and Hypercubes\\n207\\n4.9\\nA Tabular Method for Minimization\\n211\\n4.9.1\\nGeneration of Prime Implicants\\n212\\n4.9.2\\nDetermination of a Minimum Cover\\n213\\n4.9.3\\nSummary of the Tabular Method\\n219\\n4.10 A Cubical Technique for Minimization\\n220\\n4.10.1\\nDetermination of Essential Prime\\nImplicants\\n222\\n4.10.2\\nComplete Procedure for Finding a\\nMinimal Cover\\n224\\n4.11 Practical Considerations\\n227\\n4.12 Examples of Circuits Synthesized from\\nVHDL Code\\n228\\n4.13 Concluding Remarks\\n232\\n4.14 Examples of Solved Problems\\n233\\nProblems\\n241\\nReferences\\n246\\nC h a p t e r\\n5\\nNumber Representation and\\nArithmetic Circuits\\n249\\n5.1\\nNumber Representations in Digital\\nSystems\\n250\\n5.1.1\\nUnsigned Integers\\n250\\n5.1.2\\nOctal and Hexadecimal\\nRepresentations\\n250\\n5.2\\nAddition of Unsigned Numbers\\n252\\n5.2.1\\nDecomposed Full-Adder\\n256\\n5.2.2\\nRipple-Carry Adder\\n256\\n5.2.3\\nDesign Example\\n258\\n5.3\\nSigned Numbers\\n258\\n5.3.1\\nNegative Numbers\\n258\\n5.3.2\\nAddition and Subtraction\\n262\\n5.3.3\\nAdder and Subtractor Unit\\n266\\n5.3.4\\nRadix-Complement Schemes\\n267\\n5.3.5\\nArithmetic Overow\\n271\\n5.3.6\\nPerformance Issues\\n272\\n5.4\\nFast Adders\\n273\\n5.4.1\\nCarry-Lookahead Adder\\n273\\n5.5\\nDesign of Arithmetic Circuits Using CAD\\nTools\\n280\\n5.5.1\\nDesign of Arithmetic Circuits Using\\nSchematic Capture\\n280\\n5.5.2\\nDesign of Arithmetic Circuits Using\\nVHDL\\n283\\n5.5.3\\nRepresentation of Numbers in VHDL\\nCode\\n286\\n5.5.4\\nArithmetic Assignment Statements\\n287\\n5.6\\nMultiplication\\n291\\n5.6.1\\nArray Multiplier for Unsigned\\nNumbers\\n293\\n5.6.2\\nMultiplication of Signed Numbers\\n293\\n5.7\\nOther Number Representations\\n295\\n5.7.1\\nFixed-Point Numbers\\n295\\n5.7.2\\nFloating-Point Numbers\\n297\\nxvi\\nContents\\n5.7.3\\nBinary-Coded-Decimal\\nRepresentation\\n299\\n5.8\\nASCII Character Code\\n302\\n5.9\\nExamples of Solved Problems\\n305\\nProblems\\n312\\nReferences\\n316\\nC h a p t e r\\n6\\nCombinational-Circuit\\nBuilding Blocks\\n317\\n6.1\\nMultiplexers\\n318\\n6.1.1\\nSynthesis of Logic Functions Using\\nMultiplexers\\n323\\n6.1.2\\nMultiplexer Synthesis Using Shannons\\nExpansion\\n326\\n6.2\\nDecoders\\n331\\n6.2.1\\nDemultiplexers\\n335\\n6.3\\nEncoders\\n337\\n6.3.1\\nBinary Encoders\\n337\\n6.3.2\\nPriority Encoders\\n338\\n6.4\\nCode Converters\\n339\\n6.5\\nArithmetic Comparison Circuits\\n340\\n6.6\\nVHDL for Combinational Circuits\\n341\\n6.6.1\\nAssignment Statements\\n341\\n6.6.2\\nSelected Signal Assignment\\n342\\n6.6.3\\nConditional Signal Assignment\\n346\\n6.6.4\\nGenerate Statements\\n350\\n6.6.5\\nConcurrent and Sequential Assignment\\nStatements\\n352\\n6.6.6\\nProcess Statement\\n352\\n6.6.7\\nCase Statement\\n358\\n6.6.8\\nVHDL Operators\\n361\\n6.7\\nConcluding Remarks\\n365\\n6.8\\nExamples of Solved Problems\\n365\\nProblems\\n374\\nReferences\\n379\\nC h a p t e r\\n7\\nFlip-Flops, Registers,\\nCounters, and a Simple\\nProcessor\\n381\\n7.1\\nBasic Latch\\n383\\n7.2\\nGated SR Latch\\n385\\n7.2.1\\nGated SR Latch with NAND Gates\\n387\\n7.3\\nGated D Latch\\n388\\n7.3.1\\nEffects of Propagation Delays\\n390\\n7.4\\nMaster-Slave and Edge-Triggered D\\nFlip-Flops\\n391\\n7.4.1\\nMaster-Slave D Flip-Flop\\n391\\n7.4.2\\nEdge-Triggered D Flip-Flop\\n391\\n7.4.3\\nD Flip-Flops with Clear and Preset\\n395\\n7.4.4\\nFlip-Flop Timing Parameters\\n396\\n7.5\\nT Flip-Flop\\n398\\n7.5.1\\nCongurable Flip-Flops\\n399\\n7.6\\nJK Flip-Flop\\n400\\n7.7\\nSummary of Terminology\\n401\\n7.8\\nRegisters\\n401\\n7.8.1\\nShift Register\\n401\\n7.8.2\\nParallel-Access Shift Register\\n402\\n7.9\\nCounters\\n404\\n7.9.1\\nAsynchronous Counters\\n404\\n7.9.2\\nSynchronous Counters\\n406\\n7.9.3\\nCounters with Parallel Load\\n411\\n7.10 Reset Synchronization\\n411\\n7.11 Other Types of Counters\\n415\\n7.11.1\\nBCD Counter\\n415\\n7.11.2\\nRing Counter\\n416\\n7.11.3\\nJohnson Counter\\n417\\n7.11.4\\nRemarks on Counter Design\\n418\\n7.12 Using Storage Elements with CAD Tools\\n418\\n7.12.1\\nIncluding Storage Elements in\\nSchematics\\n418\\n7.12.2\\nUsing VHDL Constructs for Storage\\nElements\\n421\\n7.13 Using Registers and Counters with CAD\\nTools\\n426\\n7.13.1\\nIncluding Registers and Counters in\\nSchematics\\n426\\n7.13.2\\nRegisters and Counters in VHDL\\nCode\\n428\\n7.13.3\\nUsing VHDL Sequential Statements for\\nRegisters and Counters\\n430\\n7.14 Design Examples\\n438\\n7.14.1\\nBus Structure\\n438\\n7.14.2\\nSimple Processor\\n450\\n7.14.3\\nReaction Timer\\n463\\n7.14.4\\nRegister Transfer Level (RTL) Code\\n468\\n7.15 Timing Analysis of Flip-Flop Circuits\\n469\\n7.16 Concluding Remarks\\n471\\n7.17 Examples of Solved Problems\\n472\\nProblems\\n476\\nReferences\\n483\\nContents\\nxvii\\nC h a p t e r\\n8\\nSynchronous Sequential\\nCircuits\\n485\\n8.1\\nBasic Design Steps\\n487\\n8.1.1\\nState Diagram\\n487\\n8.1.2\\nState Table\\n489\\n8.1.3\\nState Assignment\\n489\\n8.1.4\\nChoice of Flip-Flops and Derivation of\\nNext-State and Output Expressions\\n491\\n8.1.5\\nTiming Diagram\\n492\\n8.1.6\\nSummary of Design Steps\\n494\\n8.2\\nState-Assignment Problem\\n497\\n8.2.1\\nOne-Hot Encoding\\n500\\n8.3\\nMealy State Model\\n502\\n8.4\\nDesign of Finite State Machines Using CAD\\nTools\\n507\\n8.4.1\\nVHDL Code for Moore-Type FSMs\\n508\\n8.4.2\\nSynthesis of VHDL Code\\n510\\n8.4.3\\nSimulating and Testing the Circuit\\n512\\n8.4.4\\nAn Alternative Style of VHDL Code\\n513\\n8.4.5\\nSummary of Design Steps When Using\\nCAD Tools\\n513\\n8.4.6\\nSpecifying the State Assignment in\\nVHDL Code\\n515\\n8.4.7\\nSpecication of Mealy FSMs Using\\nVHDL\\n517\\n8.5\\nSerial Adder Example\\n519\\n8.5.1\\nMealy-Type FSM for Serial Adder\\n520\\n8.5.2\\nMoore-Type FSM for Serial Adder\\n522\\n8.5.3\\nVHDL Code for the Serial Adder\\n524\\n8.6\\nState Minimization\\n528\\n8.6.1\\nPartitioning Minimization\\nProcedure\\n530\\n8.6.2\\nIncompletely Specied FSMs\\n537\\n8.7\\nDesign of a Counter Using the Sequential\\nCircuit Approach\\n539\\n8.7.1\\nState Diagram and State Table for a\\nModulo-8 Counter\\n539\\n8.7.2\\nState Assignment\\n539\\n8.7.3\\nImplementation Using D-Type\\nFlip-Flops\\n541\\n8.7.4\\nImplementation Using JK-Type\\nFlip-Flops\\n542\\n8.7.5\\nExampleA Different Counter\\n547\\n8.8\\nFSM as an Arbiter Circuit\\n549\\n8.8.1\\nImplementation of the Arbiter\\nCircuit\\n553\\n8.8.2\\nMinimizing the Output Delays for an\\nFSM\\n556\\n8.8.3\\nSummary\\n557\\n8.9\\nAnalysis of Synchronous Sequential\\nCircuits\\n557\\n8.10 Algorithmic State Machine (ASM)\\nCharts\\n561\\n8.11 Formal Model for Sequential Circuits\\n565\\n8.12 Concluding Remarks\\n566\\n8.13 Examples of Solved Problems\\n567\\nProblems\\n576\\nReferences\\n581\\nC h a p t e r\\n9\\nAsynchronous Sequential\\nCircuits\\n583\\n9.1\\nAsynchronous Behavior\\n584\\n9.2\\nAnalysis of Asynchronous Circuits\\n588\\n9.3\\nSynthesis of Asynchronous Circuits\\n596\\n9.4\\nState Reduction\\n609\\n9.5\\nState Assignment\\n624\\n9.5.1\\nTransition Diagram\\n627\\n9.5.2\\nExploiting Unspecied Next-State\\nEntries\\n630\\n9.5.3\\nState Assignment Using Additional\\nState Variables\\n634\\n9.5.4\\nOne-Hot State Assignment\\n639\\n9.6\\nHazards\\n640\\n9.6.1\\nStatic Hazards\\n641\\n9.6.2\\nDynamic Hazards\\n645\\n9.6.3\\nSignicance of Hazards\\n646\\n9.7\\nA Complete Design Example\\n648\\n9.7.1\\nThe Vending-Machine Controller\\n648\\n9.8\\nConcluding Remarks\\n653\\n9.9\\nExamples of Solved Problems\\n655\\nProblems\\n663\\nReferences\\n667\\nC h a p t e r\\n10\\nDigital System Design\\n669\\n10.1 Building Block Circuits\\n670\\n10.1.1\\nFlip-Flops and Registers with Enable\\nInputs\\n670\\nxviii\\nContents\\n10.1.2\\nShift Registers with Enable Inputs\\n672\\n10.1.3\\nStatic Random Access Memory\\n(SRAM)\\n674\\n10.1.4\\nSRAM Blocks in PLDs\\n679\\n10.2 Design Examples\\n679\\n10.2.1\\nA Bit-Counting Circuit\\n679\\n10.2.2\\nASM Chart Implied Timing\\nInformation\\n681\\n10.2.3\\nShift-and-Add Multiplier\\n683\\n10.2.4\\nDivider\\n692\\n10.2.5\\nArithmetic Mean\\n702\\n10.2.6\\nSort Operation\\n708\\n10.3 Clock Synchronization\\n719\\n10.3.1\\nClock Skew\\n719\\n10.3.2\\nFlip-Flop Timing Parameters\\n720\\n10.3.3\\nAsynchronous Inputs to Flip-Flops\\n723\\n10.3.4\\nSwitch Debouncing\\n724\\n10.4 Concluding Remarks\\n724\\nProblems\\n726\\nReferences\\n730\\nC h a p t e r\\n11\\nTesting of Logic Circuits\\n731\\n11.1 Fault Model\\n732\\n11.1.1\\nStuck-at Model\\n732\\n11.1.2\\nSingle and Multiple Faults\\n733\\n11.1.3\\nCMOS Circuits\\n733\\n11.2 Complexity of a Test Set\\n733\\n11.3 Path Sensitizing\\n735\\n11.3.1\\nDetection of a Specic Fault\\n737\\n11.4 Circuits with Tree Structure\\n739\\n11.5 Random Tests\\n740\\n11.6 Testing of Sequential Circuits\\n743\\n11.6.1\\nDesign for Testability\\n743\\n11.7 Built-in Self-Test\\n747\\n11.7.1\\nBuilt-in Logic Block Observer\\n751\\n11.7.2\\nSignature Analysis\\n753\\n11.7.3\\nBoundary Scan\\n754\\n11.8 Printed Circuit Boards\\n754\\n11.8.1\\nTesting of PCBs\\n756\\n11.8.2\\nInstrumentation\\n757\\n11.9 Concluding Remarks\\n758\\nProblems\\n758\\nReferences\\n761\\nC h a p t e r\\n12\\nComputer Aided Design\\nTools\\n763\\n12.1 Synthesis\\n764\\n12.1.1\\nNetlist Generation\\n764\\n12.1.2\\nGate Optimization\\n764\\n12.1.3\\nTechnology Mapping\\n766\\n12.2 Physical Design\\n770\\n12.2.1\\nPlacement\\n773\\n12.2.2\\nRouting\\n774\\n12.2.3\\nStatic Timing Analysis\\n775\\n12.3 Concluding Remarks\\n777\\nReferences\\n777\\nA p p e n d i x\\nA\\nVHDL Reference\\n779\\nA.1\\nDocumentation in VHDL Code\\n780\\nA.2\\nData Objects\\n780\\nA.2.1\\nData Object Names\\n780\\nA.2.2\\nData Object Values and Numbers\\n780\\nA.2.3\\nSIGNAL Data Objects\\n781\\nA.2.4\\nBIT and BIT_VECTOR Types\\n781\\nA.2.5\\nSTD_LOGIC and\\nSTD_LOGIC_VECTOR Types\\n782\\nA.2.6\\nSTD_ULOGIC Type\\n782\\nA.2.7\\nSIGNED and UNSIGNED Types\\n783\\nA.2.8\\nINTEGER Type\\n784\\nA.2.9\\nBOOLEAN Type\\n784\\nA.2.10\\nENUMERATION Type\\n784\\nA.2.11\\nCONSTANT Data Objects\\n785\\nA.2.12\\nVARIABLE Data Objects\\n785\\nA.2.13\\nType Conversion\\n785\\nA.2.14\\nArrays\\n786\\nA.3\\nOperators\\n787\\nA.4\\nVHDL Design Entity\\n787\\nA.4.1\\nENTITY Declaration\\n788\\nA.4.2\\nArchitecture\\n788\\nA.5\\nPackage\\n790\\nA.6\\nUsing Subcircuits\\n791\\nA.6.1\\nDeclaring a COMPONENT in a\\nPackage\\n793\\nA.7\\nConcurrent Assignment Statements\\n794\\nA.7.1\\nSimple Signal Assignment\\n795\\nA.7.2\\nAssigning Signal Values Using\\nOTHERS\\n796\\nContents\\nxix\\nA.7.3\\nSelected Signal Assignment\\n797\\nA.7.4\\nConditional Signal Assignment\\n798\\nA.7.5\\nGENERATE Statement\\n799\\nA.8\\nDening an Entity with GENERICs\\n799\\nA.9\\nSequential Assignment Statements\\n800\\nA.9.1\\nPROCESS Statement\\n800\\nA.9.2\\nIF Statement\\n802\\nA.9.3\\nCASE Statement\\n802\\nA.9.4\\nLoop Statements\\n803\\nA.9.5\\nUsing a Process for a Combinational\\nCircuit\\n803\\nA.9.6\\nStatement Ordering\\n805\\nA.9.7\\nUsing a VARIABLE in a PROCESS\\n806\\nA.10 Sequential Circuits\\n811\\nA.10.1\\nA Gated D Latch\\n811\\nA.10.2\\nD Flip-Flop\\n812\\nA.10.3\\nUsing a WAIT UNTIL Statement\\n813\\nA.10.4\\nA Flip-Flop with Asynchronous\\nReset\\n814\\nA.10.5\\nSynchronous Reset\\n814\\nA.10.6\\nRegisters\\n814\\nA.10.7\\nShift Registers\\n817\\nA.10.8\\nCounters\\n819\\nA.10.9\\nUsing Subcircuits with GENERIC\\nParameters\\n819\\nA.10.10 A Moore-Type Finite State Machine\\n822\\nA.10.11\\nA Mealy-Type Finite State Machine\\n824\\nA.11 Common Errors in VHDL Code\\n827\\nA.12 Concluding Remarks\\n830\\nReferences\\n831\\nA p p e n d i x\\nB\\nTutorial 1Introduction to\\nQuartus II CAD Software\\n833\\nB.1\\nIntroduction\\n833\\nB.1.1\\nGetting Started\\n834\\nB.2\\nStarting a New Project\\n836\\nB.3\\nDesign Entry Using Schematic Capture\\n838\\nB.3.1\\nUsing the Block Editor\\n838\\nB.3.2\\nSynthesizing a Circuit from the\\nSchematic\\n846\\nB.3.3\\nSimulating the Designed Circuit\\n848\\nB.4\\nDesign Entry Using VHDL\\n854\\nB.4.1\\nCreate Another Project\\n854\\nB.4.2\\nUsing the Text Editor\\n854\\nB.4.3\\nSynthesizing a Circuit from the VHDL\\nCode\\n856\\nB.4.4\\nPerforming Functional Simulation\\n856\\nB.4.5\\nUsing Quartus II to Debug VHDL\\nCode\\n856\\nB.5\\nMixing Design-Entry Methods\\n857\\nB.5.1\\nUsing Schematic Entry at the Top\\nLevel\\n857\\nB.5.2\\nUsing VHDL at the Top Level\\n860\\nB.6\\nQuartus II Windows\\n861\\nB.7\\nConcluding Remarks\\n862\\nA p p e n d i x\\nC\\nTutorial 2Implementing\\nCircuits in Altera Devices\\n863\\nC.1\\nImplementing a Circuit in a Cyclone II\\nFPGA\\n863\\nC.1.1\\nSelecting a Chip\\n863\\nC.1.2\\nCompiling the Project\\n864\\nC.1.3\\nPerforming Timing Simulation\\n865\\nC.1.4\\nUsing the Chip Planner\\n867\\nC.2\\nMaking Pin Assignments\\n871\\nC.2.1\\nRecompiling the Project with Pin\\nAssignments\\n874\\nC.3\\nProgramming and Conguring the FPGA\\nDevice\\n874\\nC.3.1\\nJTAG Programming\\n874\\nC.4\\nConcluding Remarks\\n877\\nA p p e n d i x\\nD\\nTutorial 3Using Quartus II\\nTools\\n879\\nD.1\\nImplementing an Adder using Quartus II\\n879\\nD.1.1\\nSimulating the Circuit\\n880\\nD.1.2\\nTiming Simulation\\n882\\nD.1.3\\nImplementing the Adder Circuit on the\\nDE2 Board\\n885\\nD.2\\nUsing an LPM Module\\n885\\nD.3\\nDesign of a Finite State Machine\\n892\\nD.4\\nConcluding Remarks\\n897\\nxx\\nContents\\nA p p e n d i x\\nE\\nCommercial Devices\\n899\\nE.1\\nSimple PLDs\\n899\\nE.1.1\\nThe 22V10 PAL Device\\n899\\nE.2\\nComplex PLDs\\n901\\nE.2.1\\nAltera MAX 7000\\n902\\nE.3\\nField-Programmable Gate Arrays\\n904\\nE.3.1\\nAltera FLEX 10K\\n904\\nE.3.2\\nXilinx XC4000\\n908\\nE.3.3\\nAltera APEX 20K\\n909\\nE.3.4\\nAltera Stratix\\n910\\nE.3.5\\nAltera Cyclone, Cyclone II, and\\nCyclone III\\n911\\nE.3.6\\nAltera Stratix II and Stratix III\\n911\\nE.3.7\\nXilinx Virtex\\n912\\nE.3.8\\nXilinx Virtex-II and Virtex-II Pro,\\nVirtex-4, and Virtex-5\\n914\\nE.3.9\\nXilinx Spartan-3\\n914\\nE.4\\nTransistor-Transistor Logic\\n914\\nE.4.1\\nTTL Circuit Families\\n915\\nReferences\\n916\\nAnswers\\n919\\nIndex\\n934\\n1\\nc h a p t e r\\n1\\nDesign Concepts\\nChapter Objectives\\nIn this chapter you will be introduced to:\\n\\nDigital hardware components\\n\\nAn overview of integrated circuit technology\\n\\nThe design process for digital hardware\\n2\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nThis book is about logic circuitsthe circuits from which computers are built. Proper understanding of\\nlogic circuits is vital for todays electrical and computer engineers. These circuits are the key ingredient of\\ncomputers and are also used in many other applications. They are found in commonly used products, such as\\ndigital watches, various household appliances, CD players, and electronic games, as well as in large systems,\\nsuch as the equipment for telephone and television networks.\\nThe material in this book will introduce the reader to the many issues involved in the design of logic\\ncircuits. It explains the key ideas with simple examples and shows how complex circuits can be derived from\\nelementary ones. We cover the classical theory used in the design of logic circuits in great depth because it\\nprovides the reader with an intuitive understanding of the nature of such circuits. But throughout the book we\\nalso illustrate the modern way of designing logic circuits, using sophisticated computer aided design (CAD)\\nsoftware tools. The CAD methodology adopted in the book is based on the industry-standard design language\\ncalled VHDL. Design with VHDL is rst introduced in Chapter 2, and usage of VHDL and CAD tools is an\\nintegral part of each chapter in the book.\\nLogic circuits are implemented electronically, using transistors on an integrated circuit chip. Commonly\\navailable chips that use modern technology may contain hundreds of millions of transistors, as in the case of\\ncomputer processors. The basic building blocks for such circuits are easy to understand, but there is nothing\\nsimple about a circuit that contains hundreds of millions of transistors. The complexity that comes with the\\nlarge size of logic circuits can be handled successfully only by using highly organized design techniques. We\\nintroduce these techniques in this chapter, but rst we briey describe the hardware technology used to build\\nlogic circuits.\\n1.1\\nDigital Hardware\\nLogic circuits are used to build computer hardware, as well as many other types of products.\\nAll such products are broadly classied as digital hardware. The reason that the name digital\\nis used will become clear later in the bookit derives from the way in which information\\nis represented in computers, as electronic signals that correspond to digits of information.\\nThe technology used to build digital hardware has evolved dramatically over the past\\nfour decades. Until the 1960s logic circuits were constructed with bulky components, such\\nas transistors and resistors that came as individual parts. The advent of integrated circuits\\nmade it possible to place a number of transistors, and thus an entire circuit, on a single\\nchip. In the beginning these circuits had only a few transistors, but as the technology\\nimproved they became larger. Integrated circuit chips are manufactured on a silicon wafer,\\nsuch as the one shown in Figure 1.1. The wafer is cut to produce the individual chips,\\nwhich are then placed inside a special type of chip package. By 1970 it was possible to\\nimplement all circuitry needed to realize a microprocessor on a single chip. Although early\\nmicroprocessors had modest computing capability by todays standards, they opened the\\ndoor for the information processing revolution by providing the means for implementation\\nof affordable personal computers. About 30 years ago Gordon Moore, chairman of Intel\\nCorporation, observed that integrated circuit technology was progressing at an astounding\\nrate, doubling the number of transistors that could be placed on a chip every 1.5 to 2 years.\\nThis phenomenon, informally known as Moores law, continues to the present day. Thus in\\nthe early 1990s microprocessors could be manufactured with a few million transistors, and\\n1.1\\nDigital Hardware\\n3\\nFigure 1.1\\nA silicon wafer (courtesy of Altera Corp.).\\nby the late 1990s it became possible to fabricate chips that contain more than 10 million\\ntransistors. Presently chips may have more than one billion transistors.\\nMoores law is expected to continue to hold true for at least the next decade. A\\nconsortium of integrated circuit associations produces a forecast of how the technology is\\nexpected to evolve. Known as the International Technology Roadmap for Semiconductors\\n(ITRS) [1], this forecast discusses many aspects of transistor technology, including the\\nminimum size of features that can be reliably fabricated on an integrated circuit chip. A\\nsample of data from the ITRS is given in Table 1.1. In 2006 the minimum size of some\\nTable 1.1\\nA sample of the International Technology Roadmap for\\nSemiconductors.\\nYear\\n2006\\n2007\\n2008\\n2009\\n2010\\n2012\\nTechnology\\n78 nm\\n68 nm\\n59 nm\\n52 nm\\n45 nm\\n36 nm\\nfeature size\\nTransistors\\n283 M\\n357 M\\n449 M\\n566 M\\n714 M\\n1,133 M\\nper cm2\\nTransistors\\n2,430 M\\n3,061 M\\n3,857 M\\n4,859 M\\n6,122 M\\n9,718 M\\nper chip\\n4\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nchip features which could be reliably fabricated was about 78 nm. The rst row of the table\\nindicates that this feature size is expected to reduce steadily to around 36 nm by the year\\n2012. The minimum feature size determines how many transistors can be placed in a given\\namount of chip area. As shown in the table, 283 million transistors per cm2 were possible\\nin 2006, and 1,133 million transistors per cm2 is expected to be feasible by the year 2012.\\nThe largest size of a chip that can be reliably manufactured is expected to stay the same\\nover this time period, at about 858 mm2, which means that chips with nearly 10 billion\\ntransistors will be possible! There is no doubt that this technology will have a huge impact\\non all aspects of peoples lives.\\nThe designer of digital hardware may be faced with designing logic circuits that can be\\nimplemented on a single chip or, more likely, designing circuits that involve a number of\\nchips placed on a printed circuit board (PCB). Frequently, some of the logic circuits can be\\nrealized in existing chips that are readily available. This situation simplies the design task\\nand shortens the time needed to develop the nal product. Before we discuss the design\\nprocess in more detail, we should introduce the different types of integrated circuit chips\\nthat may be used.\\nThere exists a large variety of chips that implement various functions that are useful\\nin the design of digital hardware. The chips range from very simple ones with low func-\\ntionality to extremely complex chips. For example, a digital hardware product may require\\na microprocessor to perform some arithmetic operations, memory chips to provide storage\\ncapability, and interface chips that allow easy connection to input and output devices. Such\\nchips are available from various vendors.\\nFor most digital hardware products, it is also necessary to design and build some logic\\ncircuits from scratch. For implementing these circuits, three main types of chips may be\\nused: standard chips, programmable logic devices, and custom chips. These are discussed\\nnext.\\n1.1.1\\nStandard Chips\\nNumerous chips are available that realize some commonly used logic circuits. We will\\nrefer to these as standard chips, because they usually conform to an agreed-upon standard\\nin terms of functionality and physical conguration. Each standard chip contains a small\\namount of circuitry (usually involving fewer than 100 transistors) and performs a simple\\nfunction. To build a logic circuit, the designer chooses the chips that perform whatever\\nfunctions are needed and then denes how these chips should be interconnected to realize\\na larger logic circuit.\\nStandard chips were popular for building logic circuits until the early 1980s. However,\\nas integrated circuit technology improved, it became inefcient to use valuable space on\\nPCBs for chips with low functionality. Another drawback of standard chips is that the\\nfunctionality of each chip is xed and cannot be changed.\\n1.1.2\\nProgrammable Logic Devices\\nIn contrast to standard chips that have xed functionality, it is possible to construct chips\\nthat contain circuitry that can be congured by the user to implement a wide range of\\n1.1\\nDigital Hardware\\n5\\nFigure 1.2\\nA eld-programmable gate array chip (courtesy of\\nAltera Corp.).\\ndifferent logic circuits. These chips have a very general structure and include a collection\\nof programmable switches that allow the internal circuitry in the chip to be congured\\nin many different ways. The designer can implement whatever functions are needed for\\na particular application by choosing an appropriate conguration of the switches. The\\nswitches are programmed by the end user, rather than when the chip is manufactured.\\nSuch chips are known as programmable logic devices (PLDs). We will introduce them in\\nChapter 3.\\nMosttypesofPLDscanbeprogrammedmultipletimes. Thiscapabilityisadvantageous\\nbecause a designer who is developing a prototype of a product can program a PLD to perform\\nsome function, but later, when the prototype hardware is being tested, can make corrections\\nby reprogramming the PLD. Reprogramming might be necessary, for instance, if a designed\\nfunction is not quite as intended or if new functions are needed that were not contemplated\\nin the original design.\\nPLDs are available in a wide range of sizes. They can be used to realize much larger\\nlogic circuits than a typical standard chip can realize. Because of their size and the fact that\\nthey can be tailored to meet the requirements of a specic application, PLDs are widely used\\ntoday. One of the most sophisticated types of PLD is known as a eld-programmable gate\\narray (FPGA). FPGAs that contain several hundred million transistors are available [2, 3].\\nA photograph of an FPGA chip is shown in Figure 1.2. The chip consists of a large number\\nof small logic circuit elements, which can be connected together using the programmable\\nswitches. The logic circuit elements are arranged in a regular two-dimensional structure.\\n1.1.3\\nCustom-Designed Chips\\nPLDs are available as off-the-shelf components that can be purchased from different sup-\\npliers. Because they are programmable, they can be used to implement most logic circuits\\nfound in digital hardware. However, PLDs also have a drawback in that the programmable\\nswitches consume valuable chip area and limit the speed of operation of implemented cir-\\n6\\nC H A P T E R\\n1\\n\\nDesign Concepts\\ncuits. Thus in some cases PLDs may not meet the desired performance or cost objectives.\\nIn such situations it is possible to design a chip from scratch; namely, the logic circuitry\\nthat must be included on the chip is designed rst and then an appropriate technology is\\nchosen to implement the chip. Finally, the chip is manufactured by a company that has the\\nfabrication facilities. This approach is known as custom or semi-custom design, and such\\nchips are called custom or semi-custom chips. Such chips are intended for use in specic\\napplications and are sometimes called application-specic integrated circuits (ASICs).\\nThe main advantage of a custom chip is that its design can be optimized for a specic\\ntask; hence it usually leads to better performance. It is possible to include a larger amount\\nof logic circuitry in a custom chip than would be possible in other types of chips. The\\ncost of producing such chips is high, but if they are used in a product that is sold in large\\nquantities, then the cost per chip, amortized over the total number of chips fabricated, may\\nbe lower than the total cost of off-the-shelf chips that would be needed to implement the\\nsame function(s). Moreover, if a single chip can be used instead of multiple chips to achieve\\nthe same goal, then a smaller area is needed on a PCB that houses the chips in the nal\\nproduct. This results in a further reduction in cost.\\nA disadvantage of the custom-design approach is that manufacturing a custom chip\\noften takes a considerable amount of time, on the order of months. In contrast, if a PLD\\ncan be used instead, then the chips are programmed by the end user and no manufacturing\\ndelays are involved.\\n1.2\\nThe Design Process\\nThe availability of computer-based tools has greatly inuenced the design process in a wide\\nvariety of design environments. For example, designing an automobile is similar in the\\ngeneral approach to designing a furnace or a computer. Certain steps in the development\\ncycle must be performed if the nal product is to meet the specied objectives. We will\\nstart by introducing a typical development cycle in the most general terms. Then we will\\nfocus on the particular aspects that pertain to the design of logic circuits.\\nThe owchart in Figure 1.3 depicts a typical development process. We assume that\\nthe process is to develop a product that meets certain expectations. The most obvious\\nrequirements are that the product must function properly, that it must meet an expected\\nlevel of performance, and that its cost should not exceed a given target.\\nThe process begins with the denition of product specications. The essential features\\nof the product are identied, and an acceptable method of evaluating the implemented\\nfeatures in the nal product is established. The specications must be tight enough to\\nensure that the developed product will meet the general expectations, but should not be\\nunnecessarily constraining (that is, the specications should not prevent design choices\\nthat may lead to unforeseen advantages).\\nFrom a complete set of specications, it is necessary to dene the general structure of\\nan initial design of the product. This step is difcult to automate. It is usually performed by\\na human designer because there is no clear-cut strategy for developing a products overall\\nstructureit requires considerable design experience and intuition.\\n1.2\\nThe Design Process\\n7\\nRequired product\\nDene specications\\nInitial design\\nSimulation\\nDesign correct?\\nRedesign\\nPrototype implementation\\nTesting\\nMeets specications?\\nFinished product\\nMinor errors?\\nMake corrections\\nNo\\nYes\\nNo\\nYes\\nYes\\nNo\\nFigure 1.3\\nThe development process.\\n8\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nAfter the general structure is established, CAD tools are used to work out the details.\\nMany types of CAD tools are available, ranging from those that help with the design\\nof individual parts of the system to those that allow the entire systems structure to be\\nrepresented in a computer. When the initial design is nished, the results must be veried\\nagainst the original specications. Traditionally, before the advent of CAD tools, this step\\ninvolved constructing a physical model of the designed product, usually including just the\\nkey parts. Today it is seldom necessary to build a physical model. CAD tools enable\\ndesigners to simulate the behavior of incredibly complex products, and such simulations\\nare used to determine whether the obtained design meets the required specications. If\\nerrors are found, then appropriate changes are made and the verication of the new design\\nis repeated through simulation. Although some design aws may escape detection via\\nsimulation, usually all but the most subtle problems are discovered in this way.\\nWhen the simulation indicates that the design is correct, a complete physical prototype\\nof the product is constructed. The prototype is thoroughly tested for conformance with the\\nspecications. Any errors revealed in the testing must be xed. The errors may be minor,\\nand often they can be eliminated by making small corrections directly on the prototype of\\nthe product. In case of large errors, it is necessary to redesign the product and repeat the\\nsteps explained above. When the prototype passes all the tests, then the product is deemed\\nto be successfully designed and it can go into production.\\n1.3\\nDesign of Digital Hardware\\nOur previous discussion of the development process is relevant in a most general way. The\\nsteps outlined in Figure 1.3 are fully applicable in the development of digital hardware.\\nBefore we discuss the complete sequence of steps in this development environment, we\\nshould emphasize the iterative nature of the design process.\\n1.3.1\\nBasic Design Loop\\nAny design process comprises a basic sequence of tasks that are performed in various\\nsituations. This sequence is presented in Figure 1.4. Assuming that we have an initial\\nconcept about what should be achieved in the design process, the rst step is to generate\\nan initial design. This step often requires a lot of manual effort because most designs have\\nsome specic goals that can be reached only through the designers knowledge, skill, and\\nintuition. The next step is the simulation of the design at hand. There exist excellent CAD\\ntools to assist in this step. To carry out the simulation successfully, it is necessary to have\\nadequate input conditions that can be applied to the design that is being simulated and later\\nto the nal product that has to be tested. Applying these input conditions, the simulator\\ntries to verify that the designed product will perform as required under the original product\\nspecications. If the simulation reveals some errors, then the design must be changed to\\novercome the problems. The redesigned version is again simulated to determine whether\\nthe errors have disappeared. This loop is repeated until the simulation indicates a successful\\ndesign. A prudent designer expends considerable effort to remedy errors during simulation\\n1.3\\nDesign of Digital Hardware\\n9\\nDesign concept\\nSuccessful design\\nInitial design\\nSimulation\\nDesign correct?\\nRedesign\\nNo\\nYes\\nFigure 1.4\\nThe basic design loop.\\nbecause errors are typically much harder to x if they are discovered late in the design\\nprocess. Even so, some errors may not be detected during simulation, in which case they\\nhave to be dealt with in later stages of the development cycle.\\n1.3.2\\nStructure of a Computer\\nTo understand the role that logic circuits play in digital systems, consider the structure of\\na typical computer, as illustrated in Figure 1.5a. The computer case houses a number of\\nprinted circuit boards (PCBs), a power supply, and (not shown in the gure) storage units,\\nlike a hard disk and DVD or CD-ROM drives. Each unit is plugged into a main PCB,\\ncalled the motherboard. As indicated on the bottom of Figure 1.5a, the motherboard holds\\nseveral integrated circuit chips, and it provides slots for connecting other PCBs, such as\\naudio, video, and network boards.\\nFigure 1.5b illustrates the structure of an integrated circuit chip. The chip comprises\\na number of subcircuits, which are interconnected to build the complete circuit. Examples\\nof subcircuits are those that perform arithmetic operations, store data, or control the ow\\nof data. Each of these subcircuits is a logic circuit. As shown in the middle of the gure, a\\nlogic circuit comprises a network of connected logic gates. Each logic gate performs a very\\nsimple function, and more complex operations are realized by connecting gates together.\\n10\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nIntegrated circuits,\\nconnectors, and\\ncomponents\\nPrinted circuit boards\\nPower supply\\nComputer\\nMotherboard\\nMotherboard\\nFigure 1.5\\nA digital hardware system (Part a).\\n1.3\\nDesign of Digital Hardware\\n11\\nTransistor circuit\\nLogic gates\\nSubcircuits\\nTransistor\\n+\\n+ + +\\nin a chip\\non a chip\\nFigure 1.5\\nA digital hardware system (Part b).\\n12\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nLogic gates are built with transistors, which in turn are implemented by fabricating various\\nlayers of material on a silicon chip.\\nThis book is primarily concerned with the center portion of Figure 1.5bthe design\\nof logic circuits. We explain how to design circuits that perform important functions, such\\nas adding, subtracting, or multiplying numbers, counting, storing data, and controlling the\\nprocessing of information. We show how the behavior of such circuits is specied, how\\nthe circuits are designed for minimum cost or maximum speed of operation, and how the\\ncircuits can be tested to ensure correct operation. We also briey explain how transistors\\noperate, and how they are built on silicon chips.\\n1.3.3\\nDesign of a Digital Hardware Unit\\nAs shown in Figure 1.5, digital hardware products usually involve one or more PCBs that\\ncontain many chips and other components. Development of such products starts with the\\ndenition of the overall structure. Then the required integrated circuit chips are selected,\\nand the PCBs that house and connect the chips together are designed. If the selected chips\\ninclude PLDs or custom chips, then these chips must be designed before the PCB-level\\ndesign is undertaken. Since the complexity of circuits implemented on individual chips\\nand on the circuit boards is usually very high, it is essential to make use of good CAD tools.\\nA photograph of a PCB is given in Figure 1.6. The PCB is a part of a large computer\\nsystem designed at the University of Toronto. This computer, called NUMAchine [4,5], is\\na multiprocessor, which means that it contains many processors that can be used together\\nto work on a particular task. The PCB in the gure contains one processor chip and various\\nmemory and support chips. Complex logic circuits are needed to form the interface between\\nthe processor and the rest of the system. A number of PLDs are used to implement these\\nlogic circuits.\\nTo illustrate the complete development cycle in more detail, we will consider the steps\\nneeded to produce a digital hardware unit that can be implemented on a PCB. This hardware\\ncould be viewed as a very complex logic circuit that performs the functions dened by the\\nproduct specications. Figure 1.7 shows the design ow, assuming that we have a design\\nconcept that denes the expected behavior and characteristics of this large circuit.\\nAn orderly way of dealing with the complexity involved is to partition the circuit into\\nsmaller blocks and then to design each block separately. Breaking down a large task into\\nmore manageable smaller parts is known as the divide-and-conquer approach. The design\\nof each block follows the procedure outlined in Figure 1.4. The circuitry in each block is\\ndened, and the chips needed to implement it are chosen. The operation of this circuitry is\\nsimulated, and any necessary corrections are made.\\nHaving successfully designed all blocks, the interconnection between the blocks must\\nbe dened, which effectively combines these blocks into a single large circuit. Now it\\nis necessary to simulate this complete circuit and correct any errors. Depending on the\\nerrors encountered, it may be necessary to go back to the previous steps as indicated by the\\npaths A, B, and C in the owchart. Some errors may be caused by incorrect connections\\nbetween the blocks, in which case these connections have to be redened, following path C.\\nSome blocks may not have been designed correctly, in which case path B is followed and the\\nerroneous blocks are redesigned. Another possibility is that the very rst step of partitioning\\n1.3\\nDesign of Digital Hardware\\n13\\nFigure 1.6\\nA printed circuit board.\\nthe overall large circuit into blocks was not done well, in which case path A is followed.\\nThis may happen, for example, if none of the blocks implement some functionality needed\\nin the complete circuit.\\nSuccessful completion of functional simulation suggests that the designed circuit will\\ncorrectly perform all of its functions. The next step is to decide how to realize this circuit\\non a PCB. The physical location of each chip on the board has to be determined, and the\\nwiring pattern needed to make connections between the chips has to be dened. We refer\\nto this step as the physical design of the PCB. CAD tools are relied on heavily to perform\\nthis task automatically.\\nOnce the placement of chips and the actual wire connections on the PCB have been\\nestablished, it is desirable to see how this physical layout will affect the performance of\\nthe circuit on the nished board. It is reasonable to assume that if the previous functional\\nsimulation indicated that all functions will be performed correctly, then the CAD tools\\n14\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nDene interconnection between blocks\\nFunctional simulation of complete system\\nCorrect?\\nPhysical mapping\\nTiming simulation\\nCorrect?\\nImplementation\\nNo\\nYes\\nNo\\nYes\\nDesign one block\\nDesign one block\\nPartition\\nDesign concept\\nA\\nB\\nC\\nD\\nFigure 1.7\\nDesign ow for logic circuits.\\n1.3\\nDesign of Digital Hardware\\n15\\nused in the physical design step will ensure that the required functional behavior will not\\nbe corrupted by placing the chips on the board and wiring them together to realize the\\nnal circuit. However, even though the functional behavior may be correct, the realized\\ncircuit may operate more slowly than desired and thus lead to inadequate performance. This\\ncondition occurs because the physical wiring on the PCB involves metal traces that present\\nresistance and capacitance to electrical signals and thus may have a signicant impact on the\\nspeed of operation. To distinguish between simulation that considers only the functionality\\nof the circuit and simulation that also considers timing behavior, it is customary to use\\nthe terms functional simulation and timing simulation. A timing simulation may reveal\\npotential performance problems, which can then be corrected by using the CAD tools to\\nmake changes in the physical design of the PCB.\\nHaving completed the design process, the designed circuit is ready for physical im-\\nplementation. The steps needed to implement a prototype board are indicated in Figure\\n1.8. A rst version of the board is built and tested. Most minor errors that are detected can\\nusually be corrected by making changes directly on the prototype board. This may involve\\nchanges in wiring or perhaps reprogramming some PLDs. Larger problems require a more\\nsubstantial redesign. Depending on the nature of the problem, the designer may have to\\nreturn to any of the points A, B, C, or D in the design process of Figure 1.7.\\nWe have described the development process where the nal circuit is implemented\\nusing many chips on a PCB. The material presented in this book is directly applicable to\\nImplementation\\nFinished PCB\\nBuild prototype\\nTesting\\nCorrect?\\nModify prototype\\nNo\\nYes\\nMinor errors?\\nYes\\nGo to A, B, C, or D in Figure 1.7\\nNo\\nFigure 1.8\\nCompletion of PCB development.\\n16\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nthis type of design problem. However, for practical reasons the design examples that appear\\nin the book are relatively small and can be realized in a single integrated circuit, either a\\ncustom-designed chip or a PLD. All the steps in Figure 1.7 are relevant in this case as well,\\nwith the understanding that the circuit blocks to be designed are on a smaller scale.\\n1.4\\nLogic Circuit Design in This Book\\nIn this book we use PLDs extensively to illustrate many aspects of logic circuit design.\\nWe selected this technology because it is widely used in real digital hardware products\\nand because the chips are user programmable. PLD technology is particularly well suited\\nfor educational purposes because many readers have access to facilities for programming\\nPLDs, which enables the reader to actually implement the sample circuits. To illustrate\\npractical design issues, in this book we use two types of PLDsthey are the two types\\nof devices that are widely used in digital hardware products today. One type is known as\\ncomplex programmable logic devices (CPLDs) and the other as eld-programmable gate\\narrays (FPGAs). These chips are introduced in Chapter 3.\\nTo gain practical experience and a deeper understanding of logic circuits, we advise the\\nreader to implement the examples in this book using CAD tools. Most of the major vendors\\nof CAD systems provide their tools through university programs for educational use. Some\\nexamples are Altera, Cadence, Mentor Graphics, Synopsys, Synplicity, and Xilinx. The\\nCAD systems offered by any of these companies can be used equally well with this book.\\nFor those who do not already have access to CAD tools, we includeAlteras Quartus II CAD\\nsystem on a CD-ROM. This state-of-the-art software supports all phases of the design cycle\\nand is powerful and easy to use. The software is easily installed on a personal computer,\\nand we provide a sequence of complete step-by-step tutorials in Appendices B, C, and D to\\nillustrate the use of CAD tools in concert with the book.\\nFor educational purposes, some PLD manufacturers provide laboratory development\\nprinted circuit boards that include one or more PLD chips and an interface to a personal\\ncomputer. Once a logic circuit has been designed using the CAD tools, the circuit can be\\ndownloaded into a PLD on the board. Inputs can then be applied to the PLD by way of\\nsimple switches, and the generated outputs can be examined. These laboratory boards are\\ndescribed on the World Wide Web pages of the PLD suppliers.\\n1.5\\nTheory and Practice\\nModern design of logic circuits depends heavily on CAD tools, but the discipline of logic\\ndesign evolved long before CAD tools were invented. This chronology is quite obvious\\nbecause the very rst computers were built with logic circuits, and there certainly were no\\ncomputers available on which to design them!\\nNumerous manual design techniques have been developed to deal with logic circuits.\\nBoolean algebra, which we will introduce in Chapter 2, was adopted as a mathematical\\nmeans for representing such circuits. An enormous amount of theory was developed,\\n1.6\\nBinary Numbers\\n17\\nshowing how certain design issues may be treated. To be successful, a designer had to\\napply this knowledge in practice.\\nCAD tools not only made it possible to design incredibly complex circuits but also\\nmade the design work much simpler in general. They perform many tasks automatically,\\nwhich may suggest that todays designer need not understand the theoretical concepts used\\nin the tasks performed by CAD tools. An obvious question would then be, Why should one\\nstudy the theory that is no longer needed for manual design? Why not simply learn how to\\nuse the CAD tools?\\nThere are three big reasons for learning the relevant theory. First, although the CAD\\ntools perform the automatic tasks of optimizing a logic circuit to meet particular design\\nobjectives, the designer has to give the original description of the logic circuit. If the\\ndesigner species a circuit that has inherently bad properties, then the nal circuit will also\\nbe of poor quality. Second, the algebraic rules and theorems for design and manipulation\\nof logic circuits are directly implemented in todays CAD tools. It is not possible for a user\\nof the tools to understand what the tools do without grasping the underlying theory. Third,\\nCAD tools offer many optional processing steps that a user can invoke when working on\\na design. The designer chooses which options to use by examining the resulting circuit\\nproduced by the CAD tools and deciding whether it meets the required objectives. The\\nonly way that the designer can know whether or not to apply a particular option in a given\\nsituation is to know what the CAD tools will do if that option is invokedagain, this implies\\nthat the designer must be familiar with the underlying theory. We discuss the classical logic\\ncircuit theory extensively in this book, because it is not possible to become an effective\\nlogic circuit designer without understanding the fundamental concepts.\\nBut there is another good reason to learn some logic circuit theory even if it were not\\nrequired for CAD tools. Simply put, it is interesting and intellectually challenging. In the\\nmodern world lled with sophisticated automatic machinery, it is tempting to rely on tools as\\na substitute for thinking. However, in logic circuit design, as in any type of design process,\\ncomputer-based tools are not a substitute for human intuition and innovation. Computer-\\nbased tools can produce good digital hardware designs only when employed by a designer\\nwho thoroughly understands the nature of logic circuits.\\n1.6\\nBinary Numbers\\nIn section 1.1 we mentioned that information is represented in logic circuits as electronic\\nsignals. Each of these electronic signals can be thought of as providing one digit of infor-\\nmation. To make the design of logic circuits easier, each digit is allowed to take on only two\\npossible values, usually denoted as 0 and 1. This means that all information in logic circuits\\nis represented as combinations of 0 and 1 digits. Before beginning our discussion of logic\\ncircuits, in Chapter 2, it will be helpful to examine how numbers can be represented using\\nonly the digits 0 and 1. At this point we will limit the discussion to just positive integers,\\nbecause these are the simplest kind of numbers.\\nIn the familiar decimal system, a number consists of digits that have 10 possible values,\\nfrom 0 to 9, and each digit represents a multiple of a power of 10. For example, the number\\n8547 represents 8  103 + 5  102 + 4  101 + 7  100. We do not normally write the\\n18\\nC H A P T E R\\n1\\n\\nDesign Concepts\\npowers of 10 with the number, because they are implied by the positions of the digits. In\\ngeneral, a decimal integer is expressed by an n-tuple comprising n decimal digits\\nD = dn1dn2    d1d0\\nwhich represents the value\\nV(D) = dn1  10n1 + dn2  10n2 +    + d1  101 + d0  100\\nThis is referred to as the positional number representation.\\nBecause the digits have 10 possible values and each digit is weighted as a power of\\n10, we say that decimal numbers are base-10, or radix-10 numbers. Decimal numbers\\nare familiar, convenient, and easy to understand. However, since digital circuits represent\\ninformation using only the values 0 and 1, it is not practical to have digits that can assume\\nten values. In logic circuits it is more appropriate to use the binary, or base-2, system,\\nbecause it has only the digits 0 and 1. Each binary digit is called a bit. In the binary number\\nsystem, the same positional number representation is used so that\\nB = bn1bn2    b1b0\\nrepresents an integer that has the value\\nV(B) = bn1  2n1 + bn2  2n2 +    + b1  21 + b0  20\\n[1.1]\\n=\\nn1\\n\\ni=0\\nbi  2i\\nFor example, the binary number 1101 represents the value\\nV = 1  23 + 1  22 + 0  21 + 1  20\\nBecause a particular digit pattern has different meanings for different radices, we will\\nindicate the radix as a subscript when there is potential for confusion. Thus to specify that\\n1101 is a base-2 number, we will write (1101)2. Evaluating the preceding expression for V\\ngives V = 8 + 4 + 1 = 13. Hence\\n(1101)2 = (13)10\\nNote that the range of integers that can be represented by a binary number depends on the\\nnumber of bits used. Table 1.2 lists the rst 15 positive integers and shows their binary\\nrepresentations using four bits. An example of a larger number is (10110111)2 = (183)10.\\nIn general, using n bits allows representation of integers in the range 0 to 2n  1.\\nIn a binary number the right-most bit is usually referred to as the least-signicant bit\\n(LSB). The left-most bit, which has the highest power of 2 associated with it, is called the\\nmost-signicant bit (MSB). In digital systems it is often convenient to consider several bits\\ntogether as a group. Agroup of four bits is called a nibble, and a group of eight bits is called\\na byte.\\n1.6.1\\nConversion between Decimal and Binary Systems\\nA binary number is converted into a decimal number simply by applying Equation 1.1 and\\nevaluating it using decimal arithmetic. Converting a decimal number into a binary number\\n1.6\\nBinary Numbers\\n19\\nTable 1.2\\nNumbers in decimal\\nand binary.\\nDecimal\\nBinary\\nrepresentation\\nrepresentation\\n00\\n0000\\n01\\n0001\\n02\\n0010\\n03\\n0011\\n04\\n0100\\n05\\n0101\\n06\\n0110\\n07\\n0111\\n08\\n1000\\n09\\n1001\\n10\\n1010\\n11\\n1011\\n12\\n1100\\n13\\n1101\\n14\\n1110\\n15\\n1111\\nis not quite as straightforward. The conversion can be performed by successively dividing\\nthe decimal number by 2 as follows. Suppose that a decimal number D = dk1    d1d0,\\nwith a value V, is to be converted into a binary number B = bn1    b2b1b0. Thus\\nV = bn1  2n1 +    + b2  22 + b1  21 + b0\\nIf we divide V by 2, the result is\\nV\\n2 = bn1  2n2 +    + b2  21 + b1 + b0\\n2\\nThe quotient of this integer division is bn1  2n2 +    + b2  2 + b1, and the remainder\\nis b0. If the remainder is 0, then b0 = 0; if it is 1, then b0 = 1. Observe that the quotient\\nis just another binary number, which comprises n  1 bits, rather than n bits. Dividing this\\nnumber by 2 yields the remainder b1. The new quotient is\\nbn1  2n3 +    + b2\\nContinuing the process of dividing the new quotient by 2, and determining one bit in each\\nstep, will produce all bits of the binary number. The process continues until the quotient\\nbecomes 0. Figure 1.9 illustrates the conversion process, using the example (857)10 =\\n(1101011001)2. Note that the least-signicant bit (LSB) is generated rst and the most-\\nsignicant bit (MSB) is generated last.\\nSo far, we have considered only the representation of positive integers. In Chapter\\n5 we will complete the discussion of number representation, by explaining how negative\\nnumbers are handled and how xed-point and oating-point numbers may be represented.\\nWe will also explain how arithmetic operations are performed in computers. But rst, in\\nChapters 2 to 4, we will introduce the basic concepts of logic circuits.\\n20\\nC H A P T E R\\n1\\n\\nDesign Concepts\\nConvert (857)10\\nRemainder\\n857  2\\n=\\n428\\n1\\nLSB\\n428  2\\n=\\n214\\n0\\n214  2\\n=\\n107\\n0\\n107  2\\n=\\n53\\n1\\n53  2\\n=\\n26\\n1\\n26  2\\n=\\n13\\n0\\n13  2\\n=\\n6\\n1\\n6  2\\n=\\n3\\n0\\n3  2\\n=\\n1\\n1\\n1  2\\n=\\n0\\n1\\nMSB\\nResult is (1101011001)2\\nFigure 1.9\\nConversion from decimal to binary.\\nReferences\\n1.\\nInternational Technology Roadmap for Semiconductors, http://www.itrs.net\\n2.\\nAltera Corporation, Stratix III Field Programmable Gate Arrays,\\nhttp://www.altera.com\\n3.\\nXilinx Corporation, Virtex-5 Field Programmable Gate Arrays,\\nhttp://www.xilinx.com\\n4.\\nS. Brown, N. Manjikian, Z. Vranesic, S. Caranci, A. Grbic, R. Grindley, M. Gusat,\\nK. Loveless, Z. Zilic, and S. Srbljic, Experience in Designing a Large-Scale\\nMultiprocessor Using Field-Programmable Devices and Advanced CAD Tools, 33rd\\nIEEE Design Automation Conference, Las Vegas, June 1996.\\n5.\\nA. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux, K. Loveless,\\nN. Manjikian, S. Srbljic, M. Stumm, Z. Vranesic, and Z. Zilic, The Design and\\nImplementation of the NUMAchine Multiprocessor, IEEE Design Automation\\nConference, San Francisco, June 1998.\\n21\\nc h a p t e r\\n2\\nIntroduction to Logic Circuits\\nChapter Objectives\\nIn this chapter you will be introduced to:\\n\\nLogic functions and circuits\\n\\nBoolean algebra for dealing with logic functions\\n\\nLogic gates and synthesis of simple circuits\\n\\nCAD tools and the VHDL hardware description language\\n22\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nThe study of logic circuits is motivated mostly by their use in digital computers. But such circuits also form\\nthe foundation of many other digital systems where performing arithmetic operations on numbers is not of\\nprimary interest. For example, in a myriad of control applications actions are determined by some simple\\nlogical operations on input information, without having to do extensive numerical computations.\\nLogic circuits perform operations on digital signals and are usually implemented as electronic circuits\\nwhere the signal values are restricted to a few discrete values. In binary logic circuits there are only two\\nvalues, 0 and 1. In decimal logic circuits there are 10 values, from 0 to 9. Since each signal value is naturally\\nrepresented by a digit, such logic circuits are referred to as digital circuits. In contrast, there exist analog\\ncircuits where the signals may take on a continuous range of values between some minimum and maximum\\nlevels.\\nIn this book we deal with binary circuits, which have the dominant role in digital technology. We hope to\\nprovide the reader with an understanding of how these circuits work, how are they represented in mathematical\\nnotation, and how are they designed using modern design automation techniques. We begin by introducing\\nsome basic concepts pertinent to the binary logic circuits.\\n2.1\\nVariables and Functions\\nThe dominance of binary circuits in digital systems is a consequence of their simplicity,\\nwhichresultsfromconstrainingthesignalstoassumeonlytwopossiblevalues. Thesimplest\\nbinary element is a switch that has two states. If a given switch is controlled by an input\\nvariable x, then we will say that the switch is open if x = 0 and closed if x = 1, as illustrated\\nin Figure 2.1a. We will use the graphical symbol in Figure 2.1b to represent such switches\\nin the diagrams that follow. Note that the control input x is shown explicitly in the symbol.\\nIn Chapter 3 we will explain how such switches are implemented with transistors.\\nConsider a simple application of a switch, where the switch turns a small lightbulb\\non or off. This action is accomplished with the circuit in Figure 2.2a. A battery provides\\nthe power source. The lightbulb glows when sufcient current passes through its lament,\\nwhich is an electrical resistance. The current ows when the switch is closed, that is, when\\nx\\n1\\n=\\nx\\n0\\n=\\n(a) Two states of a switch\\nS\\nx\\n(b) Symbol for a switch\\nFigure 2.1\\nA binary switch.\\n2.1\\nVariables and Functions\\n23\\n(a) Simple connection to a battery\\nS\\nx\\n(b) Using a ground connection as the return path\\nBattery\\nLight\\nx\\nPower\\nsupply\\nS\\nLight\\nFigure 2.2\\nA light controlled by a switch.\\nx = 1. In this example the input that causes changes in the behavior of the circuit is the\\nswitch control x. The output is dened as the state (or condition) of the light, which we\\nwill denote by the letter L. If the light is on, we will say that L = 1. If the the light is off,\\nwe will say that L = 0. Using this convention, we can describe the state of the light as a\\nfunction of the input variable x. Since L = 1 if x = 1 and L = 0 if x = 0, we can say that\\nL(x) = x\\nThis simple logic expression describes the output as a function of the input. We say that\\nL(x) = x is a logic function and that x is an input variable.\\nThe circuit in Figure 2.2a can be found in an ordinary ashlight, where the switch is a\\nsimple mechanical device. In an electronic circuit the switch is implemented as a transistor\\nand the light may be a light-emitting diode (LED). An electronic circuit is powered by\\na power supply of a certain voltage, perhaps 5 volts. One side of the power supply is\\nconnected to ground, as shown in Figure 2.2b. The ground connection may also be used as\\nthe return path for the current, to close the loop, which is achieved by connecting one side\\nof the light to ground as indicated in the gure. Of course, the light can also be connected\\nby a wire directly to the grounded side of the power supply, as in Figure 2.2a.\\nConsider now the possibility of using two switches to control the state of the light. Let\\nx1 and x2 be the control inputs for these switches. The switches can be connected either\\nin series or in parallel as shown in Figure 2.3. Using a series connection, the light will be\\nturned on only if both switches are closed. If either switch is open, the light will be off.\\nThis behavior can be described by the expression\\nL(x1, x2) = x1  x2\\nwhere\\nL = 1 if x1 = 1 and x2 = 1,\\nL = 0 otherwise.\\n24\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n(a) The logical AND function (series connection)\\nS\\nx1\\nPower\\nsupply\\nS\\nx2\\nS\\nx1\\nPower\\nsupply\\nS\\nx2\\n(b) The logical OR function (parallel connection)\\nLight\\nLight\\nFigure 2.3\\nTwo basic functions.\\nThe  symbol is called theAND operator, and the circuit in Figure 2.3a is said to implement\\na logical AND function.\\nThe parallel connection of two switches is given in Figure 2.3b. In this case the light\\nwill be on if either x1 or x2 switch is closed. The light will also be on if both switches are\\nclosed. The light will be off only if both switches are open. This behavior can be stated as\\nL(x1, x2) = x1 + x2\\nwhere\\nL = 1 if x1 = 1 or x2 = 1 or if x1 = x2 = 1,\\nL = 0 if x1 = x2 = 0.\\nThe + symbol is called the OR operator, and the circuit in Figure 2.3b is said to implement\\na logical OR function.\\nIn the above expressions for AND and OR, the output L(x1, x2) is a logic function with\\ninput variables x1 and x2. The AND and OR functions are two of the most important logic\\nfunctions. Together with some other simple functions, they can be used as building blocks\\nfor the implementation of all logic circuits. Figure 2.4 illustrates how three switches can be\\nused to control the light in a more complex way. This series-parallel connection of switches\\nrealizes the logic function\\nL(x1, x2, x3) = (x1 + x2)  x3\\nThe light is on if x3 = 1 and, at the same time, at least one of the x1 or x2 inputs is equal\\nto 1.\\n2.2\\nInversion\\n25\\nS\\nx1\\nPower\\nsupply\\nS\\nx2\\nLight\\nS\\nx3\\nFigure 2.4\\nA series-parallel connection.\\n2.2\\nInversion\\nSo far we have assumed that some positive action takes place when a switch is closed, such\\nas turning the light on. It is equally interesting and useful to consider the possibility that a\\npositive action takes place when a switch is opened. Suppose that we connect the light as\\nshown in Figure 2.5. In this case the switch is connected in parallel with the light, rather\\nthan in series. Consequently, a closed switch will short-circuit the light and prevent the\\ncurrent from owing through it. Note that we have included an extra resistor in this circuit\\nto ensure that the closed switch does not short-circuit the power supply. The light will be\\nturned on when the switch is opened. Formally, we express this functional behavior as\\nL(x) = x\\nwhere\\nL = 1 if x = 0,\\nL = 0 if x = 1\\nThe value of this function is the inverse of the value of the input variable. Instead of\\nusing the word inverse, it is more common to use the term complement. Thus we say that\\nL(x) is a complement of x in this example. Another frequently used term for the same\\noperation is the NOT operation. There are several commonly used notations for indicating\\nthe complementation. In the preceding expression we placed an overbar on top of x. This\\nnotation is probably the best from the visual point of view. However, when complements\\nS\\nx\\nLight\\nPower\\nsupply\\nR\\nFigure 2.5\\nAn inverting circuit.\\n26\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nare needed in expressions that are typed using a computer keyboard, which is often done\\nwhen using CAD tools, it is impractical to use overbars. Instead, either an apostrophe is\\nplaced after the variable, or the exclamation mark (!) or the tilde character () or the word\\nNOT is placed in front of the variable to denote the complementation. Thus the following\\nare equivalent:\\nx = x = !x = x = NOT x\\nThe complement operation can be applied to a single variable or to more complex\\noperations. For example, if\\nf (x1, x2) = x1 + x2\\nthen the complement of f is\\nf (x1, x2) = x1 + x2\\nThis expression yields the logic value 1 only when neither x1 nor x2 is equal to 1, that is,\\nwhen x1 = x2 = 0. Again, the following notations are equivalent:\\nx1 + x2 = (x1 + x2) = !(x1 + x2) = (x1 + x2) = NOT (x1 + x2)\\n2.3\\nTruth Tables\\nWe have introduced the three most basic logic operationsAND, OR, and complementby\\nrelating them to simple circuits built with switches. This approach gives these operations a\\ncertain physical meaning. The same operations can also be dened in the form of a table,\\ncalled a truth table, as shown in Figure 2.6. The rst two columns (to the left of the heavy\\nvertical line) give all four possible combinations of logic values that the variables x1 and x2\\ncan have. The next column denes theAND operation for each combination of values of x1\\nand x2, and the last column denes the OR operation. Because we will frequently need to\\nrefer to combinations of logic values applied to some variables, we will adopt a shorter\\nterm, valuation, to denote such a combination of logic values.\\nx1\\nx2\\nx1 x2\\nx1 + x2\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\nAND\\nOR\\n\\nFigure 2.6\\nA truth table for the AND and OR operations.\\n2.4\\nLogic Gates and Networks\\n27\\nx1\\nx2\\nx3\\nx1 x2 x3\\nx1 + x2 + x3\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\n\\n\\nFigure 2.7\\nThree-input AND and OR operations.\\nThe truth table is a useful aid for depicting information involving logic functions. We\\nwill use it in this book to dene specic functions and to show the validity of certain func-\\ntional relations. Small truth tables are easy to deal with. However, they grow exponentially\\nin size with the number of variables. A truth table for three input variables has eight rows\\nbecause there are eight possible valuations of these variables. Such a table is given in Figure\\n2.7, which denes three-input AND and OR functions. For four input variables the truth\\ntable has 16 rows, and so on. In general, for n input variables the truth table has 2n rows.\\nThe AND and OR operations can be extended to n variables.\\nAn AND function\\nof variables x1, x2, . . . , xn has the value 1 only if all n variables are equal to 1. An OR\\nfunction of variables x1, x2, . . . , xn has the value 1 if at least one, or more, of the variables\\nis equal to 1.\\n2.4\\nLogic Gates and Networks\\nThethreebasiclogicoperationsintroducedintheprevioussectionscanbeusedtoimplement\\nlogic functions of any complexity. A complex function may require many of these basic\\noperations for its implementation. Each logic operation can be implemented electronically\\nwith transistors, resulting in a circuit element called a logic gate. A logic gate has one or\\nmore inputs and one output that is a function of its inputs. It is often convenient to describe\\na logic circuit by drawing a circuit diagram, or schematic, consisting of graphical symbols\\nrepresenting the logic gates. The graphical symbols for the AND, OR, and NOT gates are\\nshown in Figure 2.8. The gure indicates on the left side how the AND and OR gates are\\ndrawn when there are only a few inputs. On the right side it shows how the symbols are\\naugmented to accommodate a greater number of inputs. We will show how logic gates are\\nbuilt using transistors in Chapter 3.\\nA larger circuit is implemented by a network of gates. For example, the logic function\\nfrom Figure 2.4 can be implemented by the network in Figure 2.9. The complexity of a\\ngiven network has a direct impact on its cost. Because it is always desirable to reduce\\n28\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx1\\nx2\\nxn\\nx1\\nx2\\n\\nxn\\n+\\n+\\n+\\nx1\\nx2\\nx1\\nx2\\n+\\nx1\\nx2\\nxn\\nx1\\nx2\\nx1 x2\\n\\nx1 x2  xn\\n\\n\\n\\n(a) AND gates\\n(b) OR gates\\nx\\nx\\n(c) NOT gate\\nFigure 2.8\\nThe basic gates.\\nx1\\nx2\\nx3\\nf\\nx1\\nx2\\n+\\n(\\n) x3\\n\\n=\\nFigure 2.9\\nThe function from Figure 2.4.\\nthe cost of any manufactured product, it is important to nd ways for implementing logic\\ncircuits as inexpensively as possible. We will see shortly that a given logic function can\\nbe implemented with a number of different networks. Some of these networks are simpler\\nthan others, hence searching for the solutions that entail minimum cost is prudent.\\nIn technical jargon a network of gates is often called a logic network or simply a logic\\ncircuit. We will use these terms interchangeably.\\n2.4\\nLogic Gates and Networks\\n29\\n2.4.1\\nAnalysis of a Logic Network\\nAdesigner of digital systems is faced with two basic issues. For an existing logic network, it\\nmust be possible to determine the function performed by the network. This task is referred\\nto as the analysis process. The reverse task of designing a new network that implements a\\ndesired functional behavior is referred to as the synthesis process. The analysis process is\\nrather straightforward and much simpler than the synthesis process.\\nFigure 2.10a shows a simple network consisting of three gates.\\nTo determine its\\nfunctional behavior, we can consider what happens if we apply all possible input signals to\\nit. Suppose that we start by making x1 = x2 = 0. This forces the output of the NOT gate\\nto be equal to 1 and the output of the AND gate to be 0. Because one of the inputs to the\\nOR gate is 1, the output of this gate will be 1. Therefore, f = 1 if x1 = x2 = 0. If we let\\nx1 = 0 and x2 = 1, then no change in the value of f will take place, because the outputs of\\nthe NOT and AND gates will still be 1 and 0, respectively. Next, if we apply x1 = 1 and\\nx2 = 0, then the output of the NOT gate changes to 0 while the output of the AND gate\\nremains at 0. Both inputs to the OR gate are then equal to 0; hence the value of f will be 0.\\nFinally, let x1 = x2 = 1. Then the output of the AND gate goes to 1, which in turn causes\\nf to be equal to 1. Our verbal explanation can be summarized in the form of the truth table\\nshown in Figure 2.10b.\\nTiming Diagram\\nWe have determined the behavior of the network in Figure 2.10a by considering the four\\npossible valuations of the inputs x1 and x2. Suppose that the signals that correspond to these\\nvaluations are applied to the network in the order of our discussion; that is, (x1, x2) = (0, 0)\\nfollowed by (0, 1), (1, 0), and (1, 1). Then changes in the signals at various points in the\\nnetwork would be as indicated in blue in the gure. The same information can be presented\\nin graphical form, known as a timing diagram, as shown in Figure 2.10c. The time runs\\nfrom left to right, and each input valuation is held for some xed period. The gure shows\\nthe waveforms for the inputs and output of the network, as well as for the internal signals\\nat the points labeled A and B.\\nThe timing diagram in Figure 2.10c shows that changes in the waveforms at points A\\nand B and the output f take place instantaneously when the inputs x1 and x2 change their\\nvalues. These idealized waveforms are based on the assumption that logic gates respond\\nto changes on their inputs in zero time. Such timing diagrams are useful for indicating\\nthe functional behavior of logic circuits. However, practical logic gates are implemented\\nusing electronic circuits which need some time to change their states. Thus, there is a delay\\nbetween a change in input values and a corresponding change in the output value of a gate.\\nIn chapters that follow we will use timing diagrams that incorporate such delays.\\nTiming diagrams are used for many purposes. They depict the behavior of a logic\\ncircuit in a form that can be observed when the circuit is tested using instruments such as\\nlogic analyzers and oscilloscopes. Also, they are often generated by CAD tools to show\\nthe designer how a given circuit is expected to behave before it is actually implemented\\nelectronically. We will introduce the CAD tools later in this chapter and will make use of\\nthem throughout the book.\\n30\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx1\\nx2\\n1\\n1\\n0\\n0\\n\\n\\n\\nf\\n0\\n0\\n0\\n1\\n\\n\\n\\n1\\n1\\n0\\n1\\n\\n\\n\\n0\\n0\\n1\\n1\\n\\n\\n\\n0\\n1\\n0\\n1\\n\\n\\n\\n(a) Network that  implements\\nf\\nx1\\nx1 x2\\n\\n+\\n=\\nx1\\nx2\\nf x1 x2\\n,\\n(\\n)\\n0\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n(b) Truth table\\nA\\nB\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nx1\\nx2\\nA\\nB\\nf\\nTime\\n(c) Timing diagram\\n1\\n1\\n0\\n0\\n\\n\\n\\n0\\n0\\n1\\n1\\n\\n\\n\\n1\\n1\\n0\\n1\\n\\n\\n\\n0\\n1\\n0\\n1\\n\\n\\n\\ng\\nx1\\nx2\\n(d) Network that implements g\\nx1\\nx2\\n+\\n=\\nA\\nB\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n1\\nFigure 2.10\\nAn example of logic networks.\\nFunctionally Equivalent Networks\\nNow consider the network in Figure 2.10d. Going through the same analysis procedure,\\nwe nd that the output g changes in exactly the same way as f does in part (a) of the gure.\\nTherefore, g(x1, x2) = f (x1, x2), which indicates that the two networks are functionally\\nequivalent; the output behavior of both networks is represented by the truth table in Figure\\n2.5\\nBoolean Algebra\\n31\\n2.10b. Since both networks realize the same function, it makes sense to use the simpler\\none, which is less costly to implement.\\nIn general, a logic function can be implemented with a variety of different networks,\\nprobably having different costs. This raises an important question: How does one nd the\\nbest implementation for a given function? Many techniques exist for synthesizing logic\\nfunctions. We will discuss the main approaches in Chapter 4. For now, we should note that\\nsome manipulation is needed to transform the more complex network in Figure 2.10a into\\nthe network in Figure 2.10d. Since f (x1, x2) = x1 + x1  x2 and g(x1, x2) = x1 + x2, there\\nmust exist some rules that can be used to show the equivalence\\nx1 + x1  x2 = x1 + x2\\nWe have already established this equivalence through detailed analysis of the two circuits\\nand construction of the truth table. But the same outcome can be achieved through algebraic\\nmanipulation of logic expressions. In the next section we will discuss a mathematical\\napproach for dealing with logic functions, which provides the basis for modern design\\ntechniques.\\n2.5\\nBoolean Algebra\\nIn1849GeorgeBoolepublishedaschemeforthealgebraicdescriptionofprocessesinvolved\\nin logical thought and reasoning [1]. Subsequently, this scheme and its further renements\\nbecame known as Boolean algebra. It was almost 100 years later that this algebra found\\napplication in the engineering sense. In the late 1930s Claude Shannon showed that Boolean\\nalgebra provides an effective means of describing circuits built with switches [2]. The\\nalgebra can, therefore, be used to describe logic circuits. We will show that this algebra\\nis a powerful tool that can be used for designing and analyzing logic circuits. The reader\\nwill come to appreciate that it provides the foundation for much of our modern digital\\ntechnology.\\nAxioms of Boolean Algebra\\nLike any algebra, Boolean algebra is based on a set of rules that are derived from a\\nsmall number of basic assumptions. These assumptions are called axioms. Let us assume\\nthat Boolean algebra B involves elements that take on one of two values, 0 and 1. Assume\\nthat the following axioms are true:\\n1a.\\n0  0 = 0\\n1b.\\n1 + 1 = 1\\n2a.\\n1  1 = 1\\n2b.\\n0 + 0 = 0\\n3a.\\n0  1 = 1  0 = 0\\n3b.\\n1 + 0 = 0 + 1 = 1\\n4a.\\nIf x = 0, then x = 1\\n4b.\\nIf x = 1, then x = 0\\n32\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nSingle-Variable Theorems\\nFrom the axioms we can dene some rules for dealing with single variables. These\\nrules are often called theorems. If x is a variable in B, then the following theorems hold:\\n5a.\\nx  0 = 0\\n5b.\\nx + 1 = 1\\n6a.\\nx  1 = x\\n6b.\\nx + 0 = x\\n7a.\\nx  x = x\\n7b.\\nx + x = x\\n8a.\\nx  x = 0\\n8b.\\nx + x = 1\\n9.\\nx = x\\nIt is easy to prove the validity of these theorems by perfect induction, that is, by substituting\\nthe values x = 0 and x = 1 into the expressions and using the axioms given above. For\\nexample, in theorem 5a, if x = 0, then the theorem states that 0  0 = 0, which is true\\naccording to axiom 1a. Similarly, if x = 1, then theorem 5a states that 1  0 = 0, which\\nis also true according to axiom 3a. The reader should verify that theorems 5a to 9 can be\\nproven in this way.\\nDuality\\nNotice that we have listed the axioms and the single-variable theorems in pairs. This\\nis done to reect the important principle of duality. Given a logic expression, its dual is\\nobtained by replacing all + operators with  operators, and vice versa, and by replacing\\nall 0s with 1s, and vice versa. The dual of any true statement (axiom or theorem) in\\nBoolean algebra is also a true statement. At this point in the discussion, the reader will\\nnot appreciate why duality is a useful concept. However, this concept will become clear\\nlater in the chapter, when we will show that duality implies that at least two different ways\\nexist to express every logic function with Boolean algebra. Often, one expression leads to\\na simpler physical implementation than the other and is thus preferable.\\nTwo- and Three-Variable Properties\\nTo enable us to deal with a number of variables, it is useful to dene some two- and\\nthree-variable algebraic identities. For each identity, its dual version is also given. These\\nidentities are often referred to as properties. They are known by the names indicated below.\\nIf x, y, and z are the variables in B, then the following properties hold:\\n10a.\\nx  y = y  x\\nCommutative\\n10b.\\nx + y = y + x\\n11a.\\nx  ( y  z) = (x  y)  z\\nAssociative\\n11b.\\nx + ( y + z) = (x + y) + z\\n12a.\\nx  ( y + z) = x  y + x  z\\nDistributive\\n12b.\\nx + y  z = (x + y)  (x + z)\\n13a.\\nx + x  y = x\\nAbsorption\\n2.5\\nBoolean Algebra\\n33\\nx\\ny\\nx\\ny\\nx\\ny\\nx\\ny\\nx + y\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n\\n\\n \\n\\n\\nLHS\\nRHS\\n\\n\\nFigure 2.11\\nProof of DeMorgans theorem in 15a.\\n13b.\\nx  (x + y) = x\\n14a.\\nx  y + x  y = x\\nCombining\\n14b.\\n(x + y)  (x + y) = x\\n15a.\\nx  y = x + y\\nDeMorgans theorem\\n15b.\\nx + y = x  y\\n16a.\\nx + x  y = x + y\\n16b.\\nx  (x + y) = x  y\\n17a.\\nx  y + y  z + x  z = x  y + x  z\\nConsensus\\n17b.\\n(x + y)  (y + z)  (x + z) = (x + y)  (x + z)\\nAgain, we can prove the validity of these properties either by perfect induction or by\\nperforming algebraic manipulation. Figure 2.11 illustrates how perfect induction can be\\nused to prove DeMorgans theorem, using the format of a truth table. The evaluation of\\nleft-hand and right-hand sides of the identity in 15a gives the same result.\\nWe have listed a number of axioms, theorems, and properties. Not all of these are\\nnecessary to dene Boolean algebra. For example, assuming that the + and  operations\\nare dened, it is sufcient to include theorems 5 and 8 and properties 10 and 12. These\\nare sometimes referred to as Huntingtons basic postulates [3]. The other identities can be\\nderived from these postulates.\\nThe preceding axioms, theorems, and properties provide the information necessary for\\nperforming algebraic manipulation of more complex expressions.\\nExample 2.1\\nLet us prove the validity of the logic equation\\n(x1 + x3)  (x1 + x3) = x1  x3 + x1  x3\\nThe left-hand side can be manipulated as follows. Using the distributive property, 12a,\\ngives\\nLHS = (x1 + x3)  x1 + (x1 + x3)  x3\\n34\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nApplying the distributive property again yields\\nLHS = x1  x1 + x3  x1 + x1  x3 + x3  x3\\nNote that the distributive property allows ANDing the terms in parenthesis in a way analo-\\ngous to multiplication in ordinary algebra. Next, according to theorem 8a, the terms x1  x1\\nand x3  x3 are both equal to 0. Therefore,\\nLHS = 0 + x3  x1 + x1  x3 + 0\\nFrom 6b it follows that\\nLHS = x3  x1 + x1  x3\\nFinally, using the commutative property, 10a and 10b, this becomes\\nLHS = x1  x3 + x1  x3\\nwhich is the same as the right-hand side of the initial equation.\\nExample 2.2\\nConsider the logic equation\\nx1  x3 + x2  x3 + x1  x3 + x2  x3 = x1  x2 + x1  x2 + x1  x2\\nThe left-hand side can be manipulated as follows\\nLHS = x1  x3 + x1  x3 + x2  x3 + x2  x3\\nusing 10b\\n= x1  (x3 + x3) + x2  (x3 + x3)\\nusing 12a\\n= x1  1 + x2  1\\nusing 8b\\n= x1 + x2\\nusing 6a\\nThe right-hand side can be manipulated as\\nRHS = x1  x2 + x1  (x2 + x2)\\nusing 12a\\n= x1  x2 + x1  1\\nusing 8b\\n= x1  x2 + x1\\nusing 6a\\n= x1 + x1  x2\\nusing 10b\\n= x1 + x2\\nusing 16a\\nBeing able to manipulate both sides of the initial equation into identical expressions estab-\\nlishes the validity of the equation. Note that the same logic function is represented by either\\nthe left- or the right-hand side of the above equation; namely\\nf (x1, x2, x3) = x1  x3 + x2  x3 + x1  x3 + x2  x3\\n= x1  x2 + x1  x2 + x1  x2\\nAs a result of manipulation, we have found a much simpler expression\\nf (x1, x2, x3) = x1 + x2\\nwhich also represents the same function. This simpler expression would result in a lower-\\ncost logic circuit that could be used to implement the function.\\n2.5\\nBoolean Algebra\\n35\\nExamples 2.1 and 2.2 illustrate the purpose of the axioms, theorems, and properties\\nas a mechanism for algebraic manipulation. Even these simple examples suggest that it is\\nimpractical to deal with highly complex expressions in this way. However, these theorems\\nand properties provide the basis for automating the synthesis of logic functions in CAD\\ntools. To understand what can be achieved using these tools, the designer needs to be aware\\nof the fundamental concepts.\\n2.5.1\\nThe Venn Diagram\\nWe have suggested that perfect induction can be used to verify the theorems and properties.\\nThis procedure is quite tedious and not very informative from the conceptual point of view.\\nA simple visual aid that can be used for this purpose also exists. It is called the Venn\\ndiagram, and the reader is likely to nd that it provides for a more intuitive understanding\\nof how two expressions may be equivalent.\\nThe Venn diagram has traditionally been used in mathematics to provide a graphical\\nillustration of various operations and relations in the algebra of sets. A set s is a collection\\nof elements that are said to be the members of s. In the Venn diagram the elements of\\na set are represented by the area enclosed by a contour such as a square, a circle, or an\\nellipse. For example, in a universe N of integers from 1 to 10, the set of even numbers is\\nE = {2, 4, 6, 8, 10}. Acontour representing E encloses the even numbers. The odd numbers\\nform the complement of E; hence the area outside the contour represents E = {1, 3, 5, 7, 9}.\\nSince in Boolean algebra there are only two values (elements) in the universe, B =\\n{0, 1}, we will say that the area within a contour corresponding to a set s denotes that s = 1,\\nwhile the area outside the contour denotes s = 0. In the diagram we will shade the area\\nwhere s = 1. The concept of the Venn diagram is illustrated in Figure 2.12. The universe B\\nis represented by a square. Then the constants 1 and 0 are represented as shown in parts (a)\\nand (b) of the gure. A variable, say, x, is represented by a circle, such that the area inside\\nthe circle corresponds to x = 1, while the area outside the circle corresponds to x = 0.\\nThis is illustrated in part (c). An expression involving one or more variables is depicted by\\nshading the area where the value of the expression is equal to 1. Part (d) indicates how the\\ncomplement of x is represented.\\nTo represent two variables, x and y, we draw two overlapping circles. Then the area\\nwhere the circles overlap represents the case where x = y = 1, namely, the AND of x and\\ny, as shown in part (e). Since this common area consists of the intersecting portions of x\\nand y, the AND operation is often referred to formally as the intersection of x and y. Part\\n( f ) illustrates the OR operation, where x + y represents the total area within both circles,\\nnamely, where at least one of x or y is equal to 1. Since this combines the areas in the\\ncircles, the OR operation is formally often called the union of x and y.\\nPart (g) depicts the product term x  y, which is represented by the intersection of the\\narea for x with that for y. Part (h) gives a three-variable example; the expression x  y + z\\nis the union of the area for z with that of the intersection of x and y.\\nTo see how we can use Venn diagrams to verify the equivalence of two expressions,\\nlet us demonstrate the validity of the distributive property, 12a, in section 2.5. Figure 2.13\\ngives the construction of the left and right sides of the identity that denes the property\\nx  ( y + z) = x  y + x  z\\n36\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx\\ny\\nz\\nx\\ny\\nx\\ny\\nx\\ny\\nx\\nx\\nx\\nx\\n(a) Constant 1\\n(b) Constant 0\\n(c) Variable x\\n(d)\\n(e)\\n(f)\\n(g)\\n(h)\\nx\\nx\\ny\\n\\nx\\ny\\n+\\nx\\ny\\nz\\n+\\n\\nx\\ny\\n\\nFigure 2.12\\nThe Venn diagram representation.\\nPart (a) shows the area where x = 1. Part (b) indicates the area for y + z. Part (c) gives the\\ndiagram for x  ( y + z), the intersection of shaded areas in parts (a) and (b). The right-hand\\nside is constructed in parts (d ), (e), and ( f ). Parts (d ) and (e) describe the terms x  y and\\nx  z, respectively. The union of the shaded areas in these two diagrams then corresponds\\nto the expression x  y + x  z, as seen in part ( f ). Since the shaded areas in parts (c) and ( f )\\nare identical, it follows that the distributive property is valid.\\nAs another example, consider the identity\\nx  y + x  z + y  z = x  y + x  z\\n2.5\\nBoolean Algebra\\n37\\nx\\ny\\nz\\nx\\ny\\nz\\nx\\ny\\nz\\nx\\ny\\nz\\nx\\ny\\nz\\nx\\ny\\nz\\nx\\nx\\ny\\n\\nx\\ny\\n\\nx\\n+\\nz\\n\\nx\\ny\\nz\\n+\\n(\\n)\\n\\n(a)\\n(d)\\n(c)\\n(f)\\nx z\\n\\ny\\nz\\n+\\n(b)\\n(e)\\nFigure 2.13\\nVerication of the distributive property x  ( y + z) = x  y + x  z.\\nwhich is illustrated in Figure 2.14. Notice that this identity states that the term y  z is fully\\ncovered by the terms x  y and x  z; therefore, this term can be omitted.\\nThe reader should use the Venn diagram to prove some other identities. It is particularly\\ninstructive to prove the validity of DeMorgans theorem in this way.\\n2.5.2\\nNotation and Terminology\\nBoolean algebra is based on the AND and OR operations. We have adopted the symbols\\n and + to denote these operations. These are also the standard symbols for the familiar\\narithmetic multiplication and addition operations. Considerable similarity exists between\\nthe Boolean operations and the arithmetic operations, which is the main reason why the\\nsame symbols are used. In fact, when single digits are involved there is only one signicant\\ndifference; the result of 1 + 1 is equal to 2 in ordinary arithmetic, whereas it is equal to 1\\nin Boolean algebra as dened by theorem 7b in section 2.5.\\nWhen dealing with digital circuits, most of the time the + symbol obviously represents\\nthe OR operation. However, when the task involves the design of logic circuits that perform\\n38\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx\\ny\\nz\\ny\\nx\\nz\\nx\\ny\\nz\\nx\\ny\\n\\ny z\\n\\nx\\ny\\n\\nx\\n+\\nz\\n\\nx z\\n\\nx\\ny\\nz\\nx\\ny\\n\\nx\\ny\\nz\\nx z\\n\\nx\\ny\\n\\nx\\n+\\nz\\ny z\\n\\n+\\n\\nx\\ny\\nz\\nx\\ny\\nz\\nFigure 2.14\\nVerication of x  y + x  z + y  z = x  y + x  z.\\narithmetic operations, some confusion may develop about the use of the + symbol. To avoid\\nsuch confusion, an alternative set of symbols exists for the AND and OR operations. It is\\nquite common to use the  symbol to denote the AND operation, and the  symbol for the\\nOR operation. Thus, instead of x1  x2, we can write x1  x2, and instead of x1 + x2, we can\\nwrite x1  x2.\\nBecause of the similarity with the arithmetic addition and multiplication operations,\\nthe OR and AND operations are often called the logical sum and product operations. Thus\\nx1 + x2 is the logical sum of x1 and x2, and x1  x2 is the logical product of x1 and x2. Instead\\nof saying logical product and logical sum, it is customary to say simply product and\\n2.6\\nSynthesis Using AND, OR, and NOT Gates\\n39\\nsum. Thus we say that the expression\\nx1  x2  x3 + x1  x4 + x2  x3  x4\\nis a sum of three product terms, whereas the expression\\n(x1 + x3)  (x1 + x3)  (x2 + x3 + x4)\\nis a product of three sum terms.\\n2.5.3\\nPrecedence of Operations\\nUsing the three basic operationsAND, OR, and NOTit is possible to construct an innite\\nnumber of logic expressions. Parentheses can be used to indicate the order in which the\\noperations should be performed. However, to avoid an excessive use of parentheses, another\\nconvention denes the precedence of the basic operations. It states that in the absence of\\nparentheses, operations in a logic expression must be performed in the order: NOT, AND,\\nand then OR. Thus in the expression\\nx1  x2 + x1  x2\\nit is rst necessary to generate the complements of x1 and x2. Then the product terms x1  x2\\nand x1  x2 are formed, followed by the sum of the two product terms. Observe that in the\\nabsence of this convention, we would have to use parentheses to achieve the same effect as\\nfollows:\\n(x1  x2) + ((x1)  (x2))\\nFinally, to simplify the appearance of logic expressions, it is customary to omit the \\noperator when there is no ambiguity. Therefore, the preceding expression can be written as\\nx1x2 + x1x2\\nWe will use this style throughout the book.\\n2.6\\nSynthesis Using AND, OR, and NOT Gates\\nArmed with some basic ideas, we can now try to implement arbitrary functions using the\\nAND, OR, and NOT gates. Suppose that we wish to design a logic circuit with two inputs,\\nx1 and x2. Assume that x1 and x2 represent the states of two switches, either of which may\\nbe open (0) or closed (1). The function of the circuit is to continuously monitor the state\\nof the switches and to produce an output logic value 1 whenever the switches (x1, x2) are\\nin states (0, 0), (0, 1), or (1, 1). If the state of the switches is (1, 0), the output should be\\n0. Another way of stating the required functional behavior of this circuit is that the output\\nmust be equal to 0 if the switch x1 is closed and x2 is open; otherwise, the output must be\\n1. We can express the required behavior using a truth table, as shown in Figure 2.15.\\nA possible procedure for designing a logic circuit that implements the truth table is to\\ncreate a product term that has a value of 1 for each valuation for which the output function\\nf has to be 1. Then we can take a logical sum of these product terms to realize f . Let us\\n40\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx1\\nx2\\nf x1 x2\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n(     ,\\n)\\nFigure 2.15\\nA function to be synthesized.\\nbegin with the fourth row of the truth table, which corresponds to x1 = x2 = 1. The product\\nterm that is equal to 1 for this valuation is x1  x2, which is just the AND of x1 and x2. Next\\nconsider the rst row of the table, for which x1 = x2 = 0. For this valuation the value 1 is\\nproduced by the product term x1  x2. Similarly, the second row leads to the term x1  x2.\\nThus f may be realized as\\nf (x1, x2) = x1x2 + x1x2 + x1x2\\nThe logic network that corresponds to this expression is shown in Figure 2.16a.\\nAlthough this network implements f correctly, it is not the simplest such network. To\\nnd a simpler network, we can manipulate the obtained expression using the theorems and\\nproperties from section 2.5. According to theorem 7b, we can replicate any term in a logical\\nf\\n(a) Canonical sum-of-products\\nf\\n(b) Minimal-cost realization\\nx2\\nx1\\nx1\\nx2\\nFigure 2.16\\nTwo implementations of the function in Figure 2.15.\\n2.6\\nSynthesis Using AND, OR, and NOT Gates\\n41\\nsum expression. Replicating the third product term, the above expression becomes\\nf (x1, x2) = x1x2 + x1x2 + x1x2 + x1x2\\nUsing the commutative property 10b to interchange the second and third product terms\\ngives\\nf (x1, x2) = x1x2 + x1x2 + x1x2 + x1x2\\nNow the distributive property 12a allows us to write\\nf (x1, x2) = (x1 + x1)x2 + x1(x2 + x2)\\nApplying theorem 8b we get\\nf (x1, x2) = 1  x2 + x1  1\\nFinally, theorem 6a leads to\\nf (x1, x2) = x2 + x1\\nThe network described by this expression is given in Figure 2.16b. Obviously, the cost of\\nthis network is much less than the cost of the network in part (a) of the gure.\\nThis simple example illustrates two things. First, a straightforward implementation of\\na function can be obtained by using a product term (AND gate) for each row of the truth\\ntable for which the function is equal to 1. Each product term contains all input variables,\\nand it is formed such that if the input variable xi is equal to 1 in the given row, then xi is\\nentered in the term; if xi = 0, then xi is entered. The sum of these product terms realizes\\nthe desired function. Second, there are many different networks that can realize a given\\nfunction. Some of these networks may be simpler than others. Algebraic manipulation can\\nbe used to derive simplied logic expressions and thus lower-cost networks.\\nThe process whereby we begin with a description of the desired functional behavior\\nand then generate a circuit that realizes this behavior is called synthesis. Thus we can\\nsay that we synthesized the networks in Figure 2.16 from the truth table in Figure 2.15.\\nGeneration ofAND-OR expressions from a truth table is just one of many types of synthesis\\ntechniques that we will encounter in this book.\\n2.6.1\\nSum-of-Products and Product-of-Sums Forms\\nHaving introduced the synthesis process by means of a very simple example, we will now\\npresent it in more formal terms using the terminology that is encountered in the technical\\nliterature. We will also show how the principle of duality, which was introduced in section\\n2.5, applies broadly in the synthesis process.\\nIf a function f is specied in the form of a truth table, then an expression that realizes\\nf can be obtained by considering either the rows in the table for which f = 1, as we have\\nalready done, or by considering the rows for which f = 0, as we will explain shortly.\\n42\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nMinterms\\nFor a function of n variables, a product term in which each of the n variables appears\\nonce is called a minterm. The variables may appear in a minterm either in uncomplemented\\nor complemented form. For a given row of the truth table, the minterm is formed by\\nincluding xi if xi = 1 and by including xi if xi = 0.\\nTo illustrate this concept, consider the truth table in Figure 2.17. We have numbered\\nthe rows of the table from 0 to 7, so that we can refer to them easily. From the discussion\\nof the binary number representation in section 1.6, we can observe that the row numbers\\nchosen are just the numbers represented by the bit patterns of variables x1, x2, and x3. The\\ngure shows all minterms for the three-variable table. For example, in the rst row the\\nvariables have the values x1 = x2 = x3 = 0, which leads to the minterm x1x2x3. In the\\nsecond row x1 = x2 = 0 and x3 = 1, which gives the minterm x1x2x3, and so on. To be\\nable to refer to the individual minterms easily, it is convenient to identify each minterm by\\nan index that corresponds to the row numbers shown in the gure. We will use the notation\\nmi to denote the minterm for row number i. Thus m0 = x1x2x3, m1 = x1x2x3, and so on.\\nSum-of-Products Form\\nAfunction f can be represented by an expression that is a sum of minterms, where each\\nminterm is ANDed with the value of f for the corresponding valuation of input variables.\\nFor example, the two-variable minterms are m0 = x1x2, m1 = x1x2, m2 = x1x2, and\\nm3 = x1x2. The function in Figure 2.15 can be represented as\\nf = m0  1 + m1  1 + m2  0 + m3  1\\n= m0 + m1 + m3\\n= x1x2 + x1x2 + x1x2\\nwhich is the form that we derived in the previous section using an intuitive approach. Only\\nthe minterms that correspond to the rows for which f = 1 appear in the resulting expression.\\nAny function f can be represented by a sum of minterms that correspond to the rows\\nin the truth table for which f = 1. The resulting implementation is functionally correct and\\nRow\\nnumber\\nx1\\nx2\\nx3\\nMinterm\\nMaxterm\\n0\\n0\\n0\\n0\\nm0 = x1x2x3\\nM0 = x1 + x2 + x3\\n1\\n0\\n0\\n1\\nm1 = x1x2x3\\nM1 = x1 + x2 + x3\\n2\\n0\\n1\\n0\\nm2 = x1x2x3\\nM2 = x1 + x2 + x3\\n3\\n0\\n1\\n1\\nm3 = x1x2x3\\nM3 = x1 + x2 + x3\\n4\\n1\\n0\\n0\\nm4 = x1x2x3\\nM4 = x1 + x2 + x3\\n5\\n1\\n0\\n1\\nm5 = x1x2x3\\nM5 = x1 + x2 + x3\\n6\\n1\\n1\\n0\\nm6 = x1x2x3\\nM6 = x1 + x2 + x3\\n7\\n1\\n1\\n1\\nm7 = x1x2x3\\nM7 = x1 + x2 + x3\\nFigure 2.17\\nThree-variable minterms and maxterms.\\n2.6\\nSynthesis Using AND, OR, and NOT Gates\\n43\\nunique, but it is not necessarily the lowest-cost implementation of f . A logic expression\\nconsisting of product (AND) terms that are summed (ORed) is said to be of the sum-of-\\nproducts (SOP) form. If each product term is a minterm, then the expression is called a can-\\nonical sum-of-products for the function f . As we have seen in the example of Figure 2.16,\\nthe rst step in the synthesis process is to derive a canonical sum-of-products expression\\nfor the given function. Then we can manipulate this expression, using the theorems and\\nproperties of section 2.5, with the goal of nding a functionally equivalent sum-of-products\\nexpression that has a lower cost.\\nAs another example, consider the three-variable function f (x1, x2, x3), specied by the\\ntruth table in Figure 2.18. To synthesize this function, we have to include the minterms m1,\\nm4, m5, and m6. Copying these minterms from Figure 2.17 leads to the following canonical\\nsum-of-products expression for f\\nf (x1, x2, x3) = x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThis expression can be manipulated as follows\\nf = (x1 + x1)x2x3 + x1(x2 + x2)x3\\n= 1  x2x3 + x1  1  x3\\n= x2x3 + x1x3\\nThis is the minimum-cost sum-of-products expression for f . It describes the circuit shown\\nin Figure 2.19a. A good indication of the cost of a logic circuit is the total number of gates\\nplus the total number of inputs to all gates in the circuit. Using this measure, the cost of\\nthe network in Figure 2.19a is 13, because there are ve gates and eight inputs to the gates.\\nBy comparison, the network implemented on the basis of the canonical sum-of-products\\nwould have a cost of 27; from the preceding expression, the OR gate has four inputs, each\\nof the four AND gates has three inputs, and each of the three NOT gates has one input.\\nMinterms, with their row-number subscripts, can also be used to specify a given func-\\ntion in a more concise form. For example, the function in Figure 2.18 can be specied\\nRow\\nnumber\\nx1\\nx2\\nx3\\nf x1 x2 x3\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n1\\n1\\n2\\n0\\n1\\n0\\n0\\n3\\n0\\n1\\n1\\n0\\n4\\n1\\n0\\n0\\n1\\n5\\n1\\n0\\n1\\n1\\n6\\n1\\n1\\n0\\n1\\n7\\n1\\n1\\n1\\n0\\n(    ,     ,\\n)\\nFigure 2.18\\nA three-variable function.\\n44\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nf\\n(a) A minimal sum-of-products realization\\nf\\n(b) A minimal product-of-sums realization\\nx1\\nx2\\nx3\\nx2\\nx1\\nx3\\nFigure 2.19\\nTwo realizations of the function in Figure 2.18.\\nas\\nf (x1, x2, x3) =\\n\\n(m1, m4, m5, m6)\\nor even more simply as\\nf (x1, x2, x3) =\\n\\nm(1, 4, 5, 6)\\nThe  sign denotes the logical sum operation. This shorthand notation is often used in\\npractice.\\nMaxterms\\nThe principle of duality suggests that if it is possible to synthesize a function f by\\nconsidering the rows in the truth table for which f = 1, then it should also be possible to\\nsynthesize f by considering the rows for which f = 0. This alternative approach uses the\\ncomplements of minterms, which are called maxterms. All possible maxterms for three-\\nvariable functions are listed in Figure 2.17. We will refer to a maxterm Mj by the same row\\nnumber as its corresponding minterm mj as shown in the gure.\\nProduct-of-Sums Form\\nIf a given function f is specied by a truth table, then its complement f can be rep-\\nresented by a sum of minterms for which f = 1, which are the rows where f = 0. For\\n2.6\\nSynthesis Using AND, OR, and NOT Gates\\n45\\nexample, for the function in Figure 2.15\\nf (x1, x2) = m2\\n= x1x2\\nIf we complement this expression using DeMorgans theorem, the result is\\nf = f = x1x2\\n= x1 + x2\\nNote that we obtained this expression previously by algebraic manipulation of the canonical\\nsum-of-products form for the function f . The key point here is that\\nf = m2 = M2\\nwhere M2 is the maxterm for row 2 in the truth table.\\nAs another example, consider again the function in Figure 2.18. The complement of\\nthis function can be represented as\\nf (x1, x2, x3) = m0 + m2 + m3 + m7\\n= x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThen f can be expressed as\\nf = m0 + m2 + m3 + m7\\n= m0  m2  m3  m7\\n= M0  M2  M3  M7\\n= (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)\\nThis expression represents f as a product of maxterms.\\nAlogic expression consisting of sum (OR) terms that are the factors of a logical product\\n(AND) is said to be of the product-of-sums (POS) form. If each sum term is a maxterm, then\\nthe expression is called a canonical product-of-sums for the given function. Any function\\nf can be synthesized by nding its canonical product-of-sums. This involves taking the\\nmaxterm for each row in the truth table for which f = 0 and forming a product of these\\nmaxterms.\\nReturning to the preceding example, we can attempt to reduce the complexity of the\\nderived expression that comprises a product of maxterms. Using the commutative property\\n10b and the associative property 11b from section 2.5, this expression can be written as\\nf = ((x1 + x3) + x2)((x1 + x3) + x2)(x1 + (x2 + x3))(x1 + (x2 + x3))\\nThen, using the combining property 14b, the expression reduces to\\nf = (x1 + x3)(x2 + x3)\\nThe corresponding network is given in Figure 2.19b. The cost of this network is 13. While\\nthis cost happens to be the same as the cost of the sum-of-products version in Figure 2.19a,\\nthe reader should not assume that the cost of a network derived in the sum-of-products form\\n46\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nwill in general be equal to the cost of a corresponding circuit derived in the product-of-sums\\nform.\\nUsing the shorthand notation, an alternative way of specifying our sample function is\\nf (x1, x2, x3) = (M0, M2, M3, M7)\\nor more simply\\nf (x1, x2, x3) = M (0, 2, 3, 7)\\nThe  sign denotes the logical product operation.\\nThe preceding discussion has shown how logic functions can be realized in the form\\nof logic circuits, consisting of networks of gates that implement basic functions. A given\\nfunction may be realized with circuits of a different structure, which usually implies a\\ndifference in cost. An important objective for a designer is to minimize the cost of the\\ndesigned circuit. We will discuss the most important techniques for nding minimum-cost\\nimplementations in Chapter 4.\\nExample 2.3\\nConsider the function\\nf (x1, x2, x3) =\\n\\nm(2, 3, 4, 6, 7)\\nThe canonical SOP expression for the function is derived using minterms\\nf = m2 + m3 + m4 + m6 + m7\\n= x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThis expression can be simplied using the identities in section 2.5 as follows\\nf = x1x2(x3 + x3) + x1(x2 + x2)x3 + x1x2(x3 + x3)\\n= x1x2 + x1x3 + x1x2\\n= (x1 + x1)x2 + x1x3\\n= x2 + x1x3\\nExample 2.4\\nConsider again the function in Example 2.3. Instead of using the minterms, we can specify\\nthis function as a product of maxterms for which f = 0, namely\\nf (x1, x2, x3) = M (0, 1, 5)\\nThen, the canonical POS expression is derived as\\nf = M0  M1  M5\\n= (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)\\n2.7\\nNAND and NOR Logic Networks\\n47\\nA simplied POS expression can be derived as\\nf = ((x1 + x2) + x3)((x1 + x2) + x3)(x1 + (x2 + x3))(x1 + (x2 + x3))\\n= ((x1 + x2) + x3x3)(x1x1 + (x2 + x3))\\n= (x1 + x2)(x2 + x3)\\nNote that by using the distributive property 12b, this expression leads to\\nf = x2 + x1x3\\nwhich is the same as the expression derived in Example 2.3.\\nExample 2.5\\nSuppose that a four-variable function is dened by\\nf (x1, x2, x3, x4) =\\n\\nm(3, 7, 9, 12, 13, 14, 15)\\nThe canonical SOP expression for this function is\\nf = x1x2x3x4 + x1x2x3x4 + x1x2x3x4 + x1x2x3x4 + x1x2x3x4 + x1x2x3x4 + x1x2x3x4\\nA simpler SOP expression can be obtained as follows\\nf = x1(x2 + x2)x3x4 + x1(x2 + x2)x3x4 + x1x2x3(x4 + x4) + x1x2x3(x4 + x4)\\n= x1x3x4 + x1x3x4 + x1x2x3 + x1x2x3\\n= x1x3x4 + x1x3x4 + x1x2(x3 + x3)\\n= x1x3x4 + x1x3x4 + x1x2\\n2.7\\nNAND and NOR Logic Networks\\nWe have discussed the use of AND, OR, and NOT gates in the synthesis of logic circuits.\\nThere are other basic logic functions that are also used for this purpose. Particularly use-\\nful are the NAND and NOR functions which are obtained by complementing the output\\ngenerated by AND and OR operations, respectively. These functions are attractive because\\nthey are implemented with simpler electronic circuits than the AND and OR functions, as\\nwe will see in Chapter 3. Figure 2.20 gives the graphical symbols for the NAND and NOR\\ngates. A bubble is placed on the output side of the AND and OR gate symbols to represent\\nthe complemented output signal.\\nIf NAND and NOR gates are realized with simpler circuits than AND and OR gates,\\nthen we should ask whether these gates can be used directly in the synthesis of logic circuits.\\nIn section 2.5 we introduced DeMorgans theorem. Its logic gate interpretation is shown\\nin Figure 2.21. Identity 15a is interpreted in part (a) of the gure. It species that a\\nNAND of variables x1 and x2 is equivalent to rst complementing each of the variables\\nand then ORing them. Notice on the far-right side that we have indicated the NOT gates\\n48\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx1\\nx2\\nxn\\nx1\\nx2\\n\\nxn\\n+\\n+\\n+\\nx1\\nx2\\nx1\\nx2\\n+\\nx1\\nx2\\nxn\\nx1\\nx2\\nx1 x2\\n\\nx1 x2  xn\\n\\n\\n\\n(a) NAND gates\\n(b) NOR gates\\nFigure 2.20\\nNAND and NOR gates.\\nx1\\nx2\\nx1\\nx2\\nx1\\nx2\\nx1\\nx2\\nx1\\nx2\\nx1\\nx2\\nx1x2\\nx1\\nx2\\n+\\n=\\n(a)\\nx1\\nx2\\n+\\nx1x2\\n=\\n(b)\\nFigure 2.21\\nDeMorgans theorem in terms of logic gates.\\n2.7\\nNAND and NOR Logic Networks\\n49\\nsimply as bubbles, which denote inversion of the logic value at that point. The other half of\\nDeMorgans theorem, identity 15b, appears in part (b) of the gure. It states that the NOR\\nfunction is equivalent to rst inverting the input variables and then ANDing them.\\nIn section 2.6 we explained how any logic function can be implemented either in sum-\\nof-products or product-of-sums form, which leads to logic networks that have either an\\nAND-OR or an OR-AND structure, respectively. We will now show that such networks\\ncan be implemented using only NAND gates or only NOR gates.\\nConsider the network in Figure 2.22 as a representative of general AND-OR networks.\\nThis network can be transformed into a network of NAND gates as shown in the gure.\\nFirst, each connection between the AND gate and an OR gate is replaced by a connection\\nthat includes two inversions of the signal: one inversion at the output of the AND gate and\\nthe other at the input of the OR gate. Such double inversion has no effect on the behavior of\\nthe network, as stated formally in theorem 9 in section 2.5. According to Figure 2.21a, the\\nOR gate with inversions at its inputs is equivalent to a NAND gate. Thus we can redraw\\nthe network using only NAND gates, as shown in Figure 2.22. This example shows that\\nany AND-OR network can be implemented as a NAND-NAND network having the same\\ntopology.\\nFigure 2.23 gives a similar construction for a product-of-sums network, which can be\\ntransformed into a circuit with only NOR gates. The procedure is exactly the same as the\\none described for Figure 2.22 except that now the identity in Figure 2.21b is applied. The\\nconclusion is that any OR-AND network can be implemented as a NOR-NOR network\\nhaving the same topology.\\nx1\\nx2\\nx3\\nx4\\nx5\\nx1\\nx2\\nx3\\nx4\\nx5\\nx1\\nx2\\nx3\\nx4\\nx5\\nFigure 2.22\\nUsing NAND gates to implement a sum-of-products.\\n50\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nx1\\nx2\\nx3\\nx4\\nx5\\nx1\\nx2\\nx3\\nx4\\nx5\\nx1\\nx2\\nx3\\nx4\\nx5\\nFigure 2.23\\nUsing NOR gates to implement a product-of-sums.\\nExample 2.6\\nLet us implement the function\\nf (x1, x2, x3) =\\n\\nm(2, 3, 4, 6, 7)\\nusing NOR gates only. In Example 2.4 we showed that the function can be represented by\\nthe POS expression\\nf = (x1 + x2)(x2 + x3)\\nAn OR-AND circuit that corresponds to this expression is shown in Figure 2.24a. Using\\nthe same structure of the circuit, a NOR-gate version is given in Figure 2.24b. Note that x3\\nis inverted by a NOR gate that has its inputs tied together.\\nExample 2.7\\nLet us now implement the function\\nf (x1, x2, x3) =\\n\\nm(2, 3, 4, 6, 7)\\nusing NAND gates only. In Example 2.3 we derived the SOP expression\\nf = x2 + x1x3\\nwhich is realized using the circuit in Figure 2.25a. We can again use the same structure\\nto obtain a circuit with NAND gates, but with one difference. The signal x2 passes only\\nthrough an OR gate, instead of passing through an AND gate and an OR gate. If we simply\\nreplace the OR gate with a NAND gate, this signal would be inverted which would result\\nin a wrong output value. Since x2 must either not be inverted, or it can be inverted twice,\\n2.7\\nNAND and NOR Logic Networks\\n51\\nx1\\nx2\\nx3\\nx1\\nx2\\nx3\\nf\\n(a) POS implementation\\n(b) NOR implementation\\nf\\nFigure 2.24\\nNOR-gate realization of the function in Example 2.4.\\nx1\\nx2\\nx3\\nx2\\nx3\\nf\\nx1\\nf\\n(a) SOP implementation\\n(b) NAND implementation\\nFigure 2.25\\nNAND-gate realization of the function in Example 2.3.\\n52\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nwe can pass it through two NAND gates as depicted in Figure 2.25b. Observe that for this\\ncircuit the output f is\\nf = x2  x1x3\\nApplying DeMorgans theorem, this expression becomes\\nf = x2 + x1x3\\n2.8\\nDesign Examples\\nLogic circuits provide a solution to a problem. They implement functions that are needed to\\ncarryoutspecictasks. Withintheframeworkofacomputer, logiccircuitsprovidecomplete\\ncapability for execution of programs and processing of data. Such circuits are complex and\\ndifcult to design. But regardless of the complexity of a given circuit, a designer of logic\\ncircuits is always confronted with the same basic issues. First, it is necessary to specify the\\ndesired behavior of the circuit. Second, the circuit has to be synthesized and implemented.\\nFinally, the implemented circuit has to be tested to verify that it meets the specications.\\nThe desired behavior is often initially described in words, which then must be turned into\\na formal specication. In this section we give two simple examples of design.\\n2.8.1\\nThree-Way Light Control\\nAssume that a large room has three doors and that a switch near each door controls a light\\nin the room. It has to be possible to turn the light on or off by changing the state of any one\\nof the switches.\\nAs a rst step, let us turn this word statement into a formal specication using a truth\\ntable. Let x1, x2, and x3 be the input variables that denote the state of each switch. Assume\\nthat the light is off if all switches are open. Closing any one of the switches will turn the\\nlight on. Then turning on a second switch will have to turn off the light. Thus the light\\nwill be on if exactly one switch is closed, and it will be off if two (or no) switches are\\nclosed. If the light is off when two switches are closed, then it must be possible to turn\\nit on by closing the third switch. If f (x1, x2, x3) represents the state of the light, then the\\nrequired functional behavior can be specied as shown in the truth table in Figure 2.26.\\nThe canonical sum-of-products expression for the specied function is\\nf = m1 + m2 + m4 + m7\\n= x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThis expression cannot be simplied into a lower-cost sum-of-products expression. The\\nresulting circuit is shown in Figure 2.27a.\\n2.8\\nDesign Examples\\n53\\nx1\\nx2\\nx3\\nf\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\nFigure 2.26\\nTruth table for the three-way light\\ncontrol.\\nAn alternative realization for this function is in the product-of-sums form. The canon-\\nical expression of this type is\\nf = M0  M3  M5  M6\\n= (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)\\nThe resulting circuit is depicted in Figure 2.27b. It has the same cost as the circuit in part\\n(a) of the gure.\\nWhen the designed circuit is implemented, it can be tested by applying the various\\ninput valuations to the circuit and checking whether the output corresponds to the values\\nspecied in the truth table. A straightforward approach is to check that the correct output\\nis produced for all eight possible input valuations.\\n2.8.2\\nMultiplexer Circuit\\nIn computer systems it is often necessary to choose data from exactly one of a number\\nof possible sources. Suppose that there are two sources of data, provided as input signals\\nx1 and x2. The values of these signals change in time, perhaps at regular intervals. Thus\\nsequences of 0s and 1s are applied on each of the inputs x1 and x2. We want to design a\\ncircuit that produces an output that has the same value as either x1 or x2, dependent on the\\nvalue of a selection control signal s. Therefore, the circuit should have three inputs: x1,\\nx2, and s. Assume that the output of the circuit will be the same as the value of input x1 if\\ns = 0, and it will be the same as x2 if s = 1.\\nBased on these requirements, we can specify the desired circuit in the form of a truth\\ntable given in Figure 2.28a. From the truth table, we derive the canonical sum of products\\nf (s, x1, x2) = sx1x2 + sx1x2 + sx1x2 + sx1x2\\n54\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nf\\n(a) Sum-of-products realization\\n(b) Product-of-sums realization\\nx1\\nx2\\nx3\\nf\\nx1\\nx2\\nx3\\nFigure 2.27\\nImplementation of the function in Figure 2.26.\\nUsing the distributive property, this expression can be written as\\nf = sx1(x2 + x2) + s(x1 + x1)x2\\nApplying theorem 8b yields\\nf = sx1  1 + s  1  x2\\nFinally, theorem 6a gives\\nf = sx1 + sx2\\n2.8\\nDesign Examples\\n55\\ns\\nf s x1 x2\\nf s x1 x2\\n0\\nx1\\n1\\nx2\\n(d) More compact truth-table representation\\ns x1 x2\\n0 0 0\\n0\\n0 0 1\\n0\\n0 1 0\\n1\\n0 1 1\\n1\\n1 0 0\\n0\\n1 0 1\\n1\\n1 1 0\\n0\\n1 1 1\\n1\\n(a) Truth table\\nf\\nx1\\nx2\\ns\\nf\\ns\\nx1\\nx2\\n0\\n1\\n(c) Graphical symbol\\n(b) Circuit\\n(  ,     ,\\n)\\n(  ,     ,\\n)\\nFigure 2.28\\nImplementation of a multiplexer.\\nA circuit that implements this function is shown in Figure 2.28b. Circuits of this type are\\nused so extensively that they are given a special name. A circuit that generates an output\\nthat exactly reects the state of one of a number of data inputs, based on the value of one\\nor more selection control inputs, is called a multiplexer. We say that a multiplexer circuit\\nmultiplexes input signals onto a single output.\\n56\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nIn this example we derived a multiplexer with two data inputs, which is referred to\\nas a 2-to-1 multiplexer. A commonly used graphical symbol for the 2-to-1 multiplexer\\nis shown in Figure 2.28c. The same idea can be extended to larger circuits. A 4-to-1\\nmultiplexer has four data inputs and one output. In this case two selection control inputs\\nare needed to choose one of the four data inputs that is transmitted as the output signal. An\\n8-to-1 multiplexer needs eight data inputs and three selection control inputs, and so on.\\nNote that the statement f = x1 if s = 0, and f = x2 if s = 1 can be presented in a\\nmore compact form of a truth table, as indicated in Figure 2.28d. In later chapters we will\\nhave occasion to use such representation.\\nWe showed how a multiplexer can be built using AND, OR, and NOT gates. The same\\ncircuit structure can be used to implement the multiplexer using NAND gates, as explained\\nin section 2.7. In Chapter 3 we will show other possibilities for constructing multiplexers.\\nIn Chapter 6 we will discuss the use of multiplexers in considerable detail.\\nDesigners of logic circuits rely heavily on CAD tools. We want to encourage the reader\\nto become familiar with the CAD tool support provided with this book as soon as possible.\\nWe have reached a point where an introduction to these tools is useful. The next section\\npresents some basic concepts that are needed to use these tools. We will also introduce, in\\nsection 2.10, a special language for describing logic circuits, called VHDL. This language\\nis used to describe the circuits as an input to the CAD tools, which then proceed to derive\\na suitable implementation.\\n2.9\\nIntroduction to CAD Tools\\nThe preceding sections introduced a basic approach for synthesis of logic circuits. A de-\\nsigner could use this approach manually for small circuits. However, logic circuits found\\nin complex systems, such as todays computers, cannot be designed manuallythey are\\ndesigned using sophisticated CAD tools that automatically implement the synthesis tech-\\nniques.\\nTo design a logic circuit, a number of CAD tools are needed. They are usually packaged\\ntogether into a CAD system, which typically includes tools for the following tasks: design\\nentry, synthesis and optimization, simulation, and physical design. We will introduce some\\nof these tools in this section and will provide additional discussion in later chapters.\\n2.9.1\\nDesign Entry\\nThe starting point in the process of designing a logic circuit is the conception of what the\\ncircuit is supposed to do and the formulation of its general structure. This step is done\\nmanually by the designer because it requires design experience and intuition. The rest\\nof the design process is done with the aid of CAD tools. The rst stage of this process\\ninvolves entering into the CAD system a description of the circuit being designed. This\\nstage is called design entry. We will describe two design entry methods: using schematic\\ncapture and writing source code in a hardware description language.\\n2.9\\nIntroduction to CAD Tools\\n57\\nSchematic Capture\\nA logic circuit can be dened by drawing logic gates and interconnecting them with\\nwires. A CAD tool for entering a designed circuit in this way is called a schematic capture\\ntool. The word schematic refers to a diagram of a circuit in which circuit elements, such\\nas logic gates, are depicted as graphical symbols and connections between circuit elements\\nare drawn as lines.\\nA schematic capture tool uses the graphics capabilities of a computer and a computer\\nmouse to allow the user to draw a schematic diagram. To facilitate inclusion of gates\\nin the schematic, the tool provides a collection of graphical symbols that represent gates\\nof various types with different numbers of inputs. This collection of symbols is called a\\nlibrary. The gates in the library can be imported into the users schematic, and the tool\\nprovides a graphical way of interconnecting the gates to create a logic network.\\nAny subcircuits that have been previously created can be represented as graphical\\nsymbols and included in the schematic. In practice it is common for a CAD system user to\\ncreate a circuit that includes within it other smaller circuits. This methodology is known\\nas hierarchical design and provides a good way of dealing with the complexities of large\\ncircuits.\\nThe schematic-capture facility is described in detail in Appendix B. It is simple to use,\\nbut becomes awkward when large circuits are involved. A better method for dealing with\\nlarge circuits is to write source code using a hardware description language to represent the\\ncircuit.\\nHardware Description Languages\\nA hardware description language (HDL) is similar to a typical computer programming\\nlanguage except that an HDL is used to describe hardware rather than a program to be\\nexecuted on a computer. Many commercial HDLs are available. Some are proprietary,\\nmeaning that they are provided by a particular company and can be used to implement cir-\\ncuits only in the technology provided by that company. We will not discuss the proprietary\\nHDLs in this book. Instead, we will focus on a language that is supported by virtually\\nall vendors that provide digital hardware technology and is ofcially endorsed as an Insti-\\ntute of Electrical and Electronics Engineers (IEEE) standard. The IEEE is a worldwide\\norganization that promotes technical activities to the benet of society in general. One of\\nits activities involves the development of standards that dene how certain technological\\nconcepts can be used in a way that is suitable for a large body of users.\\nTwo HDLs are IEEE standards: VHDL (Very High Speed Integrated Circuit Hardware\\nDescription Language) and Verilog HDL. Both languages are in widespread use in the\\nindustry. We use VHDL in this book, but a Verilog version of the book is also available\\nfrom the same publisher [4]. Although the two languages differ in many ways, the choice\\nof using one or the other when studying logic circuits is not particularly important, because\\nboth offer similar features. Concepts illustrated in this book using VHDL can be directly\\napplied when using Verilog.\\nIn comparison to performing schematic capture, usingVHDLoffers a number of advan-\\ntages. Because it is supported by most organizations that offer digital hardware technology,\\nVHDL provides design portability. Acircuit specied in VHDL can be implemented in dif-\\nferent types of chips and with CAD tools provided by different companies, without having\\n58\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nto change the VHDL specication. Design portability is an important advantage because\\ndigital circuit technology changes rapidly. By using a standard language, the designer can\\nfocus on the functionality of the desired circuit without being overly concerned about the\\ndetails of the technology that will eventually be used for implementation.\\nDesign entry of a logic circuit is done by writing VHDL code. Signals in the circuit\\ncan be represented as variables in the source code, and logic functions are expressed by\\nassigning values to these variables. VHDL source code is plain text, which makes it easy\\nfor the designer to include within the code documentation that explains how the circuit\\nworks. This feature, coupled with the fact that VHDL is widely used, encourages sharing\\nand reuse of VHDL-described circuits. This allows faster development of new products in\\ncases where existing VHDL code can be adapted for use in the design of new circuits.\\nSimilar to the way in which large circuits are handled in schematic capture, VHDL\\ncode can be written in a modular way that facilitates hierarchical design. Both small and\\nlarge logic circuit designs can be efciently represented in VHDL code. VHDL has been\\nused to dene circuits such as microprocessors with millions of transistors.\\nVHDL design entry can be combined with other methods. For example, a schematic-\\ncapture tool can be used in which a subcircuit in the schematic is described using VHDL.\\nWe will introduce VHDL in section 2.10.\\n2.9.2\\nSynthesis\\nSynthesis is the process of generating a logic circuit from an initial specication that may\\nbe given in the form of a schematic diagram or code written in a hardware description\\nlanguage. Synthesis CAD tools generate efcient implementations of circuits from such\\nspecications.\\nThe process of translating, or compiling, VHDL code into a network of logic gates is\\npart of synthesis. The output is a set of logic expressions that describe the logic functions\\nneeded to realize the circuit.\\nRegardlessofwhattypeofdesignentryisused, theinitiallogicexpressionsproducedby\\nthe synthesis tools are not likely to be in an optimal form because they reect the designers\\ninput to the CAD tools. It is impossible for a designer to manually produce optimal results\\nfor large circuits. So, one of the important tasks of the synthesis tools is to manipulate the\\nusers design to automatically generate an equivalent, but better circuit.\\nThe measure of what makes one circuit better than another depends on the particular\\nneeds of a design project and the technology chosen for implementation. In section 2.6\\nwe suggested that a good circuit might be one that has the lowest cost. There are other\\npossible optimization goals, which are motivated by the type of hardware technology used\\nfor implementation of the circuit. We will discuss implementation technologies in Chapter\\n3 and return to the issue of optimization goals in Chapter 4.\\nThe perfomance of a synthesized circuit can be assessed by physically constructing the\\ncircuit and testing it. But, its behavior can also be evaluated by means of simulation.\\n2.9\\nIntroduction to CAD Tools\\n59\\n2.9.3\\nFunctional Simulation\\nA circuit represented in the form of logic expressions can be simulated to verify that it\\nwill function as expected. The tool that performs this task is called a functional simulator.\\nIt uses the logic expressions (often referred to as equations) generated during synthesis,\\nand assumes that these expressions will be implemented with perfect gates through which\\nsignals propagate instantaneously. The simulator requires the user to specify valuations\\nof the circuits inputs that should be applied during simulation. For each valuation, the\\nsimulator evaluates the outputs produced by the expressions. The results of simulation are\\nusually provided in the form of a timing diagram which the user can examine to verify\\nthat the circuit operates as required. The functional simulation is discussed in detail in\\nAppendix B.\\n2.9.4\\nPhysical Design\\nAfter logic synthesis the next step in the design ow is to determine exactly how to imple-\\nment the circuit on a given chip. This step is often called physical design. As we will see\\nin Chapter 3, there are several different technologies that may be used to implement logic\\ncircuits. The physical design tools map a circuit specied in the form of logic expressions\\ninto a realization that makes use of the resources available on the target chip. They deter-\\nmine the placement of specic logic elements, which are not necessarily simple gates of\\nthe type we have encountered so far. They also determine the wiring connections that have\\nto be made between these elements to implement the desired circuit.\\n2.9.5\\nTiming Simulation\\nLogic gates and other logic elements are implemented with electronic circuits, as we will\\ndiscuss in Chapter 3. An electronic circuit cannot perform its function instantaneously.\\nWhen the values of inputs to the circuit change, it takes a certain amount of time before a\\ncorresponding change occurs at the output. This is called a propagation delay of the circuit.\\nThe propagation delay consists of two kinds of delays. Each logic element needs some time\\nto generate a valid output signal whenever there are changes in the values of its inputs. In\\naddition to this delay, there is a delay caused by signals that must propagate through wires\\nthat connect various logic elements. The combined effect is that real circuits exhibit delays,\\nwhich has a signicant impact on their speed of operation.\\nA timing simulator evaluates the expected delays of a designed logic circuit. Its results\\ncan be used to determine if the generated circuit meets the timing requirements of the\\nspecication for the design. If the requirements are not met, the designer can ask the\\nphysical design tools to try again by indicating specic timing constraints that have to be\\nmet. If this does not succeed, then the designer has to try different optimizations in the\\nsynthesis step, or else improve the initial design that is presented to the synthesis tools.\\n60\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n2.9.6\\nChip Conguration\\nHaving ascertained that the designed circuit meets all requirements of the specication,\\nthe circuit is implemented on an actual chip. This step is called chip conguration or\\nprogramming.\\nThe CAD tools discussed in this section are the essential parts of a CAD system. The\\ncomplete design ow that we discussed is illustrated in Figure 2.29. This has been just a\\nbrief introductory discussion. A full presentation of the CAD tools is given in Chapter 12.\\nAt this point the reader should have some appreciation for what is involved when using\\nCAD tools. However, the tools can be fully appreciated only when they are used rsthand.\\nInAppendices B to D, we provide step-by-step tutorials that illustrate how to use the Quartus\\nII CAD system, which is included with this book. We strongly encourage the reader to work\\nthrough the hands-on material in these appendices. Because the tutorials use VHDL for\\ndesign entry, we provide an introduction to VHDL in the following section.\\n2.10\\nIntroduction to VHDL\\nIn the 1980s rapid advances in integrated circuit technology lead to efforts to develop\\nstandard design practices for digital circuits. VHDL was developed as a part of that effort.\\nVHDL has become the industry standard language for describing digital circuits, largely\\nbecause it is an ofcial IEEE standard. The original standard for VHDL was adopted in\\n1987 and called IEEE 1076. Arevised standard was adopted in 1993 and called IEEE 1164.\\nThe standard was subsequently updated in 2000 and 2002.\\nVHDL was originally intended to serve two main purposes. First, it was used as a\\ndocumentation language for describing the structure of complex digital circuits. As an\\nofcial IEEE standard, VHDL provided a common way of documenting circuits designed\\nby numerous designers. Second, VHDL provided features for modeling the behavior of a\\ndigital circuit, which allowed its use as input to software programs that were then used to\\nsimulate the circuits operation.\\nIn recent years, in addition to its use for documentation and simulation, VHDL has\\nalso become popular for use in design entry in CAD systems. The CAD tools are used to\\nsynthesize the VHDL code into a hardware implementation of the described circuit. In this\\nbook our main use of VHDL will be for synthesis.\\nVHDL is a complex, sophisticated language. Learning all of its features is a daunting\\ntask. However, for use in synthesis only a subset of these features is important. To simplify\\nthe presentation, we will focus the discussion on the features of VHDL that are actually\\nused in the examples in the book. The material presented should be sufcient to allow the\\nreader to design a wide range of circuits. The reader who wishes to learn the complete\\nVHDL language can refer to one of the specialized texts [511].\\nVHDL is introduced in several stages throughout the book. Our general approach will\\nbe to introduce particular features only when they are relevant to the design topics covered\\nin that part of the text. In Appendix A we provide a concise summary of the VHDL features\\ncovered in the book. The reader will nd it convenient to refer to that material from time to\\n2.10\\nIntroduction to VHDL\\n61\\nDesign conception\\nVHDL\\nSchematic capture\\nDESIGN ENTRY\\nDesign correct?\\nFunctional simulation\\nNo\\nYes\\nSynthesis\\nTiming requirements met?\\nPhysical design\\nTiming simulation\\nChip configuration\\nYes\\nNo\\nFigure 2.29\\nA typical CAD system.\\n62\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\ntime. In the remainder of this chapter, we discuss the most basic concepts needed to write\\nsimple VHDL code.\\n2.10.1\\nRepresentation of Digital Signals in VHDL\\nWhen using CAD tools to synthesize a logic circuit, the designer can provide the initial\\ndescription of the circuit in several different ways, as we explained in section 2.9.1. One\\nefcient way is to write this description in the form of VHDL source code. The VHDL\\ncompilertranslatesthiscodeintoalogiccircuit. Eachlogicsignalinthecircuitisrepresented\\ninVHDLcode as a data object. Just as the variables declared in any high-level programming\\nlanguage have associated types, such as integers or characters, data objects in VHDL can be\\nof various types. The original VHDL standard, IEEE 1076, includes a data type called BIT.\\nAn object of this type is well suited for representing digital signals because BIT objects can\\nhave only two values, 0 and 1. In this chapter all signals in our examples will be of type\\nBIT. Other data types are introduced in section 4.12 and are listed in Appendix A.\\n2.10.2\\nWriting Simple VHDL Code\\nWe will use an example to illustrate how to write simple VHDL source code. Consider the\\nlogic circuit in Figure 2.30. If we wish to write VHDL code to represent this circuit, the\\nrst step is to declare the input and output signals. This is done using a construct called\\nan entity. An appropriate entity for this example appears in Figure 2.31. An entity must\\nf\\nx3\\nx1\\nx2\\nFigure 2.30\\nA simple logic function.\\nENTITY example1 IS\\nPORT ( x1, x2, x3 : IN\\nBIT ;\\nf\\n: OUT BIT ) ;\\nEND example1 ;\\nFigure 2.31\\nVHDL entity declaration for the circuit in Figure 2.30.\\n2.10\\nIntroduction to VHDL\\n63\\nbe assigned a name; we have chosen the name example1 for this rst example. The input\\nand output signals for the entity are called its ports, and they are identied by the keyword\\nPORT. This name derives from the electrical jargon in which the word port refers to an\\ninput or output connection to an electronic circuit. Each port has an associated mode that\\nspecies whether it is an input (IN) to the entity or an output (OUT) from the entity. Each\\nport represents a signal, hence it has an associated type. The entity example1 has four ports\\nin total. The rst three, x1, x2, and x3, are input signals of type BIT. The port named f is an\\noutput of type BIT.\\nIn Figure 2.31 we have used simple signal names x1, x2, x3, and f for the entitys ports.\\nSimilar to most computer programming languages, VHDL has rules that specify which\\ncharacters are allowed in signal names. A simple guideline is that signal names can include\\nany letter or number, as well as the underscore character _. There are two caveats: a\\nsignal name must begin with a letter, and a signal name cannot be a VHDL keyword.\\nAn entity species the input and output signals for a circuit, but it does not give any\\ndetails as to what the circuit represents. The circuits functionality must be specied with\\na VHDL construct called an architecture. An architecture for our example appears in\\nFigure 2.32. It must be given a name, and we have chosen the name LogicFunc. Although\\nthe name can be any text string, it is sensible to assign a name that is meaningful to the\\ndesigner. In this case we have chosen the name LogicFunc because the architecture species\\nthe functionality of the design using a logic expression. VHDL has built-in support for the\\nfollowing Boolean operators: AND, OR, NOT, NAND, NOR, XOR, and XNOR. (So far we\\nhave introduced AND, OR, NOT, NAND, and NOR operators; the others will be presented\\nin Chapter 3.) Following the BEGIN keyword, our architecture species, using the VHDL\\nsignal assignment operator <=, that output f should be assigned the result of the logic\\nexpression on the right-hand side of the operator. Because VHDL does not assume any\\nprecedence of logic operators, parentheses are used in the expression. One might expect\\nthat an assignment statement such as\\nf <= x1 AND x2 OR NOT x2 AND x3\\nwould have implied parentheses\\nf <= (x1 AND x2) OR ((NOT x2) AND x3)\\nBut for VHDL code this assumption is not true. In fact, without the parentheses the VHDL\\ncompiler would produce a compile-time error for this expression.\\nComplete VHDL code for our example is given in Figure 2.33. This example has\\nillustrated that aVHDLsource code le has two main sections: an entity and an architecture.\\nARCHITECTURE LogicFunc OF example1 IS\\nBEGIN\\nf < = (x1 AND x2) OR (NOT x2 AND x3) ;\\nEND LogicFunc ;\\nFigure 2.32\\nVHDL architecture for the entity in Figure 2.31.\\n64\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nENTITY example1 IS\\nPORT ( x1, x2, x3 : IN\\nBIT ;\\nf\\n: OUT BIT ) ;\\nEND example1 ;\\nARCHITECTURE LogicFunc OF example1 IS\\nBEGIN\\nf <= (x1 AND x2) OR (NOT x2 AND x3) ;\\nEND LogicFunc ;\\nFigure 2.33\\nComplete VHDL code for the circuit in Figure 2.30.\\nENTITY example2 IS\\nPORT ( x1, x2, x3, x4 : IN\\nBIT ;\\nf, g\\n: OUT BIT ) ;\\nEND example2 ;\\nARCHITECTURE LogicFunc OF example2 IS\\nBEGIN\\nf <= (x1 AND x3) OR (x2 AND x4) ;\\ng <= (x1 OR NOT x3) AND (NOT x2 OR x4) ;\\nEND LogicFunc ;\\nFigure 2.34\\nVHDL code for a four-input function.\\nAsimple analogy for what each section represents is that the entity is equivalent to a symbol\\nin a schematic diagram and the architecture species the logic circuitry inside the symbol.\\nA second example of VHDL code is given in Figure 2.34. This circuit has four input\\nsignals, called x1, x2, x3, and x4, and two output signals, named f and g. A logic expression\\nis assigned to each output. Alogic circuit produced by the VHDL compiler for this example\\nis shown in Figure 2.35.\\nThe preceding two examples indicate that one way to assign a value to a signal in\\nVHDL code is by means of a logic expression. In VHDL terminology a logic expression\\nis called a simple assignment statement. We will see later that VHDL also supports several\\nother types of assignment statements and many other features that are useful for describing\\ncircuits that are much more complex.\\n2.10.3\\nHow NOT to Write VHDL Code\\nWhen learning how to use VHDL or other hardware description languages, the tendency for\\nthe novice is to write code that resembles a computer program, containing many variables\\nand loops. It is difcult to determine what logic circuit the CAD tools will produce when\\nsynthesizing such code. This book contains more than 100 examples of complete VHDL\\n2.11\\nConcluding Remarks\\n65\\nf\\ng\\nx3\\nx1\\nx2\\nx4\\nFigure 2.35\\nLogic circuit for the code in Figure 2.34.\\ncode that represent a wide range of logic circuits. In these examples the code is easily\\nrelated to the described logic circuit. The reader is advised to adopt the same style of code.\\nA good general guideline is to assume that if the designer cannot readily determine what\\nlogic circuit is described by the VHDL code, then the CAD tools are not likely to synthesize\\nthe circuit that the designer is trying to model.\\nOnce complete VHDL code is written for a particular design, the reader is encouraged\\nto analyze the resulting circuit synthesized by the CAD tools. Much can be learned about\\nVHDL, logic circuits, and logic synthesis through this process.\\n2.11\\nConcluding Remarks\\nIn this chapter we introduced the concept of logic circuits. We showed that such circuits can\\nbe implemented using logic gates and that they can be described using a mathematical model\\ncalled Boolean algebra. Because practical logic circuits are often large, it is important to\\nhave good CAD tools to help the designer. This book is accompanied by the Quartus II\\nsoftware, which is a CAD tool provided by Altera Corporation. We introduced a few basic\\nfeatures of this tool and urge the reader to start using this software as soon as possible.\\nOur discussion so far has been quite elementary. We will deal with both the logic\\ncircuits and the CAD tools in much more depth in the chapters that follow. But rst, in\\nChapter 3 we will examine the most important electronic technologies used to construct\\nlogic circuits. This material will give the reader an appreciation of practical constraints that\\na designer of logic circuits must face.\\n66\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n2.12\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 2.8\\nProblem: Determine if the following equation is valid\\nx1x3 + x2x3 + x1x2 = x1x2 + x1x3 + x2x3\\nSolution: The equation is valid if the expressions on the left- and right-hand sides represent\\nthe same function. To perform the comparison, we could construct a truth table for each\\nside and see if the truth tables are the same. An algebraic approach is to derive a canonical\\nsum-of-products form for each expression.\\nUsing the fact that x + x = 1 (Theorem 8b), we can manipulate the left-hand side as\\nfollows:\\nLHS = x1x3 + x2x3 + x1x2\\n= x1(x2 + x2)x3 + (x1 + x1)x2x3 + x1x2(x3 + x3)\\n= x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThese product terms represent the minterms 2, 0, 7, 3, 5, and 4, respectively.\\nFor the right-hand side we have\\nRHS = x1x2 + x1x3 + x2x3\\n= x1x2(x3 + x3) + x1(x2 + x2)x3 + (x1 + x1)x2x3\\n= x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThese product terms represent the minterms 3, 2, 7, 5, 4, and 0, respectively. Since both\\nexpressions specify the same minterms, they represent the same function; therefore, the\\nequation is valid. Another way of representing this function is by  m(0, 2, 3, 4, 5, 7).\\nExample 2.9\\nProblem:\\nDesign the minimum-cost product-of-sums expression for the function\\nf (x1, x2, x3, x4) =  m(0, 2, 4, 5, 6, 7, 8, 10, 12, 14, 15).\\nSolution: The function is dened in terms of its minterms. To nd a POS expression we\\nshould start with the denition in terms of maxterms, which is f = M (1, 3, 9, 11, 13).\\nThus,\\nf = M1  M3  M9  M11  M13\\n= (x1 + x2 + x3 + x4)(x1 + x2 + x3 + x4)(x1 + x2 + x3 + x4)(x1 + x2 + x3 + x4)(x1 + x2 + x3 + x4)\\n2.12\\nExamples of Solved Problems\\n67\\nWe can rewrite the product of the rst two maxterms as\\nM1  M3 = (x1 + x2 + x4 + x3)(x1 + x2 + x4 + x3)\\nusing commutative property 10b\\n= x1 + x2 + x4 + x3x3\\nusing distributive property 12b\\n= x1 + x2 + x4 + 0\\nusing theorem 8a\\n= x1 + x2 + x4\\nusing theorem 6b\\nSimilarly, M9  M11 = x1 + x2 + x4. Now, we can use M11 again, according to property 7a,\\nto derive M11  M13 = x1 + x3 + x4. Hence\\nf = (x1 + x2 + x4)(x1 + x2 + x4)(x1 + x3 + x4)\\nApplying 12b again, we get the nal answer\\nf = (x2 + x4)(x1 + x3 + x4)\\nExample 2.10\\nProblem: A circuit that controls a given digital system has three inputs: x1, x2, and x3. It\\nhas to recognize three different conditions:\\n\\nCondition A is true if x3 is true and either x1 is true or x2 is false\\n\\nCondition B is true if x1 is true and either x2 or x3 is false\\n\\nCondition C is true if x2 is true and either x1 is true or x3 is false\\nThe control circuit must produce an output of 1 if at least two of the conditions A, B, and C\\nare true. Design the simplest circuit that can be used for this purpose.\\nSolution: Using 1 for true and 0 for false, we can express the three conditions as follows:\\nA = x3(x1 + x2) = x3x1 + x3x2\\nB = x1(x2 + x3) = x1x2 + x1x3\\nC = x2(x1 + x3) = x2x1 + x2x3\\nThen, the desired output of the circuit can be expressed as f = AB + AC + BC. These\\nproduct terms can be determined as:\\nAB = (x3x1 + x3x2)(x1x2 + x1x3)\\n= x3x1x1x2 + x3x1x1x3 + x3x2x1x2 + x3x2x1x3\\n= x3x1x2 + 0 + x3x2x1 + 0\\n= x1x2x3\\nAC = (x3x1 + x3x2)(x2x1 + x2x3)\\n= x3x1x2x1 + x3x1x2x3 + x3x2x2x1 + x3x2x2x3\\n= x3x1x2 + 0 + 0 + 0\\n= x1x2x3\\n68\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\nBC = (x1x2 + x1x3)(x2x1 + x2x3)\\n= x1x2x2x1 + x1x2x2x3 + x1x3x2x1 + x1x3x2x3\\n= 0 + 0 + x1x3x2 + x1x3x2\\n= x1x2x3\\nTherefore, f can be written as\\nf = x1x2x3 + x1x2x3 + x1x2x3\\n= x1(x2 + x2)x3 + x1x2(x3 + x3)\\n= x1x3 + x1x2\\n= x1(x3 + x2)\\nExample 2.11 Problem: Solve the problem in Example 2.10 by using Venn diagrams.\\nSolution: The Venn diagrams for functions A, B, and C in Example 2.10 are shown in parts\\na to c of Figure 2.36. Since the function f has to be true when two or more of A, B, and C\\nare true, then the Venn diagram for f is formed by identifying the common shaded areas in\\nthe Venn diagrams for A, B, and C. Any area that is shaded in two or more of these diagrams\\nis also shaded in f , as shown in Figure 2.36d. This diagram corresponds to the function\\nf = x1x2 + x1x3 = x1(x2 + x3)\\n(a) Function A\\n(b) Function B\\n(c) Function C\\n(d) Function f\\nx1\\nx1\\nx1\\nx1\\nx2\\nx2\\nx2\\nx2\\nx3\\nx3\\nx3\\nx3\\nFigure 2.36\\nThe Venn diagrams for Example 2.11.\\nProblems\\n69\\nExample 2.12\\nProblem: Derive the simplest sum-of-products expression for the function\\nf = x2x3x4 + x1x3x4 + x1x2x4\\nSolution: Applying the consensus property 17a to the rst two terms yields\\nf = x2x3x4 + x1x3x4 + x2x4x1x4 + x1x2x4\\n= x2x3x4 + x1x3x4 + x1x2x4 + x1x2x4\\nNow, using the combining property 14a for the last two terms gives\\nf = x2x3x4 + x1x3x4 + x1x4\\nFinally, using the absorption property 13a produces\\nf = x2x3x4 + x1x4\\nExample 2.13\\nProblem: Derive the simplest product-of-sums expression for the function\\nf = (x1 + x2 + x3)(x1 + x2 + x4)(x1 + x3 + x4)\\nSolution: Applying the consensus property 17b to the rst two terms yields\\nf = (x1 + x2 + x3)(x1 + x2 + x4)(x1 + x3 + x1 + x4)(x1 + x3 + x4)\\n= (x1 + x2 + x3)(x1 + x2 + x4)(x1 + x3 + x4)(x1 + x3 + x4)\\nNow, using the combining property 14b for the last two terms gives\\nf = (x1 + x2 + x3)(x1 + x2 + x4)(x1 + x3)\\nFinally, using the absorption property 13b on the rst and last terms produces\\nf = (x1 + x2 + x4)(x1 + x3)\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n2.1\\nUse algebraic manipulation to prove that x + yz = (x + y)  (x + z). Note that this is the\\ndistributive rule, as stated in identity 12b in section 2.5.\\n2.2\\nUse algebraic manipulation to prove that (x + y)  (x + y) = x.\\n2.3\\nUse algebraic manipulation to prove that xy + yz + xz = xy + xz. Note that this is the\\nconsensus property 17a in section 2.5.\\n2.4\\nUse the Venn diagram to prove the identity in problem 2.1.\\n70\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n2.5\\nUse the Venn diagram to prove DeMorgans theorem, as given in expressions 15a and 15b\\nin section 2.5.\\n2.6\\nUse the Venn diagram to prove that\\n(x1 + x2 + x3)  (x1 + x2 + x3) = x1 + x2\\n*2.7\\nDetermine whether or not the following expressions are valid, i.e., whether the left- and\\nright-hand sides represent the same function.\\n(a) x1x3 + x1x2x3 + x1x2 + x1x2 = x2x3 + x1x3 + x2x3 + x1x2x3\\n(b) x1x3 + x2x3 + x2x3 = (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)\\n(c) (x1 + x3)(x1 + x2 + x3)(x1 + x2) = (x1 + x2)(x2 + x3)(x1 + x3)\\n2.8\\nDraw a timing diagram for the circuit in Figure 2.19a. Show the waveforms that can be\\nobserved on all wires in the circuit.\\n2.9\\nRepeat problem 2.8 for the circuit in Figure 2.19b.\\n2.10\\nUse algebraic manipulation to show that for three input variables x1, x2, and x3\\n\\nm(1, 2, 3, 4, 5, 6, 7) = x1 + x2 + x3\\n2.11\\nUse algebraic manipulation to show that for three input variables x1, x2, and x3\\nM (0, 1, 2, 3, 4, 5, 6) = x1x2x3\\n*2.12\\nUse algebraic manipulation to nd the minimum sum-of-products expression for the func-\\ntion f = x1x3 + x1x2 + x1x2x3 + x1x2x3.\\n2.13\\nUse algebraic manipulation to nd the minimum sum-of-products expression for the func-\\ntion f = x1x2x3 + x1x2x4 + x1x2x3x4.\\n2.14\\nUse algebraic manipulation to nd the minimum product-of-sums expression for the func-\\ntion f = (x1 + x3 + x4)  (x1 + x2 + x3)  (x1 + x2 + x3 + x4).\\n*2.15\\nUse algebraic manipulation to nd the minimum product-of-sums expression for the func-\\ntion f = (x1 + x2 + x3)  (x1 + x2 + x3)  (x1 + x2 + x3)  (x1 + x2 + x3).\\n2.16\\n(a) Show the location of all minterms in a three-variable Venn diagram.\\n(b) Show a separate Venn diagram for each product term in the function f = x1x2x3 +\\nx1x2 + x1x3. Use the Venn diagram to nd the minimal sum-of-products form of f.\\n2.17\\nRepresent the function in Figure 2.18 in the form of a Venn diagram and nd its minimal\\nsum-of-products form.\\n2.18\\nFigure P2.1 shows two attempts to draw a Venn diagram for four variables. For parts (a)\\nand (b) of the gure, explain why the Venn diagram is not correct. (Hint: the Venn diagram\\nmust be able to represent all 16 minterms of the four variables.)\\n2.19\\nFigure P2.2 gives a representation of a four-variable Venn diagram and shows the location\\nof minterms m0, m1, and m2. Show the location of the other minterms in the diagram.\\nRepresent the function f = x1x2x3x4 + x1x2x3x4 + x1x2 on this diagram.\\nProblems\\n71\\nx1\\nx2\\nx3\\nx4\\n(a)\\nx1\\nx2\\nx3\\nx4\\n(b)\\nFigure P2.1\\nTwo attempts to draw a four-variable Venn diagram.\\nx3\\nx2\\nx1\\nx4\\nx3\\nx2\\nx1\\nm0\\nm1\\nm2\\nFigure P2.2\\nA four-variable Venn diagram.\\n*2.20\\nDesign the simplest sum-of-products circuit that implements the function f (x1, x2, x3) =\\n m(3, 4, 6, 7).\\n2.21\\nDesign the simplest sum-of-products circuit that implements the function f (x1, x2, x3) =\\n m(1, 3, 4, 6, 7).\\n2.22\\nDesign the simplest product-of-sums circuit that implements the function f (x1, x2, x3) =\\nM (0, 2, 5).\\n*2.23\\nDesign the simplest product-of-sums expression for the function f (x1, x2, x3) = M (0, 1,\\n5, 7).\\n2.24\\nDerive the simplest sum-of-products expression for the function f (x1, x2, x3, x4)\\n=\\nx1x3x4 + x2x3x4 + x1x2x3.\\n2.25\\nDerive the simplest sum-of-products expression for the function f (x1, x2, x3, x4, x5) =\\nx1x3x5 + x1x3x4 + x1x4x5 + x1x2x3x5. (Hint: Use the consensus property 17a.)\\n2.26\\nDerive the simplest product-of-sums expression for the function f (x1, x2, x3, x4)\\n=\\n(x1 + x3 + x4)(x2 + x3 + x4)(x1 + x2 + x3). (Hint: Use the consensus property 17b.)\\n72\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n2.27\\nDerive the simplest product-of-sums expression for the function f (x1, x2, x3, x4, x5) =\\n(x2 + x3 + x5)(x1 + x3 + x5)(x1 + x2 + x5)(x1 + x4 + x5). (Hint: Use the consensus\\nproperty 17b.)\\n*2.28\\nDesign the simplest circuit that has three inputs, x1, x2, and x3, which produces an output\\nvalue of 1 whenever two or more of the input variables have the value 1; otherwise, the\\noutput has to be 0.\\n2.29\\nDesign the simplest circuit that has three inputs, x1, x2, and x3, which produces an output\\nvalue of 1 whenever exactly one or two of the input variables have the value 1; otherwise,\\nthe output has to be 0.\\n2.30\\nDesign the simplest circuit that has four inputs, x1, x2, x3, and x4, which produces an output\\nvalue of 1 whenever three or more of the input variables have the value 1; otherwise, the\\noutput has to be 0.\\n2.31\\nFor the timing diagram in Figure P2.3, synthesize the function f (x1, x2, x3) in the simplest\\nsum-of-products form.\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nx1\\nx2\\nTime\\nx3\\nf\\nFigure P2.3\\nA timing diagram representing a logic function.\\n*2.32\\nFor the timing diagram in Figure P2.3, synthesize the function f (x1, x2, x3) in the simplest\\nproduct-of-sums form.\\n*2.33\\nFor the timing diagram in Figure P2.4, synthesize the function f (x1, x2, x3) in the simplest\\nsum-of-products form.\\n2.34\\nFor the timing diagram in Figure P2.4, synthesize the function f (x1, x2, x3) in the simplest\\nproduct-of-sums form.\\n2.35\\nDesign a circuit with output f and inputs x1, x0, y1, and y0. Let X = x1x0 be a number,\\nwhere the four possible values of X, namely, 00, 01, 10, and 11, represent the four numbers\\n0, 1, 2, and 3, respectively. (We discuss representation of numbers in Chapter 5.) Similarly,\\nlet Y = y1y0 represent another number with the same four possible values. The output f\\nshould be 1 if the numbers represented by X and Y are equal. Otherwise, f should be 0.\\n(a) Show the truth table for f.\\n(b) Synthesize the simplest possible product-of-sums expression for f.\\nProblems\\n73\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nx1\\nx2\\nTime\\nx3\\nf\\nFigure P2.4\\nA timing diagram representing a logic function.\\n2.36\\nRepeat problem 2.35 for the case where f should be 1 only if X  Y.\\n(a) Show the truth table for f.\\n(b) Show the canonical sum-of-products expression for f.\\n(c) Show the simplest possible sum-of-products expression for f.\\n2.37\\nImplement the function in Figure 2.26 using only NAND gates.\\n2.38\\nImplement the function in Figure 2.26 using only NOR gates.\\n2.39\\nImplement the circuit in Figure 2.35 using NAND and NOR gates.\\n*2.40\\nDesign the simplest circuit that implements the function f (x1, x2, x3) =  m(3, 4, 6, 7)\\nusing NAND gates.\\n2.41\\nDesign the simplest circuit that implements the function f (x1, x2, x3) =  m(1, 3, 4, 6, 7)\\nusing NAND gates.\\n*2.42\\nRepeat problem 2.40 using NOR gates.\\n2.43\\nRepeat problem 2.41 using NOR gates.\\n2.44\\nUse algebraic manipulation to derive the minimum sum-of-products expression for the\\nfunction f = x1x3 + x1x2 + x1x2 + x2x3.\\n2.45\\nUse algebraic manipulation to derive the minimum sum-of-products expression for the\\nfunction f = x1x2x3 + x1x3 + x2x3 + x1x2x3.\\n2.46\\nUse algebraic manipulation to derive the minimum product-of-sums expression for the\\nfunction f = x2 + x1x3 + x1x3.\\n2.47\\nUse algebraic manipulation to derive the minimum product-of-sums expression for the\\nfunction f = (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3 + x4).\\n2.48\\n(a) Use a schematic capture tool to draw schematics for the following functions\\nf1 = x2x3x4 + x1x2x4 + x1x2x3 + x1x2x3\\nf2 = x2x4 + x1x2 + x2x3\\n(b) Use functional simulation to prove that f1 = f2.\\n74\\nC H A P T E R\\n2\\n\\nIntroduction to Logic Circuits\\n2.49\\n(a) Use a schematic capture tool to draw schematics for the following functions\\nf1 = (x1 + x2 + x4)  (x2 + x3 + x4)  (x1 + x3 + x4)  (x1 + x3 + x4)\\nf2 = (x2 + x4)  (x3 + x4)  (x1 + x4)\\n(b) Use functional simulation to prove that f1 = f2.\\n2.50\\nWrite VHDL code to implement the function f (x1, x2, x3) =  m(0, 1, 3, 4, 5, 6).\\n2.51\\n(a) Write VHDL code to describe the following functions\\nf1 = x1x3 + x2x3 + x3x4 + x1x2 + x1x4\\nf2 = (x1 + x3)  (x1 + x2 + x4)  (x2 + x3 + x4)\\n(b) Use functional simulation to prove that f1 = f2.\\n2.52\\nConsider the following VHDL assignment statements\\nf1 <= ((x1 AND x3) OR (NOT x1 AND NOT x3)) OR ((x2 AND x4) OR\\n(NOT x2 AND NOT x4)) ;\\nf2 <= (x1 AND x2 AND NOT x3 AND NOT x4) OR (NOT x1 AND NOT x2 AND x3 AND x4)\\nOR (x1 AND NOT x2 AND NOT x3 AND x4) OR\\n(NOT x1 AND x2 AND x3 AND NOT x4) ;\\n(a) Write complete VHDL code to implement f1 and f2.\\n(b) Use functional simulation to prove that f 1 = f 2.\\nReferences\\n1.\\nG. Boole, An Investigation of the Laws of Thought, 1854, reprinted by Dover\\nPublications, New York, 1954.\\n2.\\nC. E. Shannon, A Symbolic Analysis of Relay and Switching Circuits, Transactions\\nof AIEE 57 (1938), pp. 713723.\\n3.\\nE. V. Huntington, Sets of Independent Postulates for the Algebra of Logic,\\nTransactions of the American Mathematical Society 5 (1904), pp. 288309.\\n4.\\nS. Brown and Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, 2nd\\ned. (McGraw-Hill: New York, 2007).\\n5.\\nZ. Navabi, VHDLAnalysis and Modeling of Digital Systems, 2nd ed.\\n(McGraw-Hill: New York, 1998).\\n6.\\nD. L. Perry, VHDL, 3rd ed. (McGraw-Hill: New York, 1998).\\n7.\\nJ. Bhasker, A VHDL Primer, 3rd ed. (Prentice-Hall: Englewood Cliffs, NJ, 1998).\\nReferences\\n75\\n8.\\nK. Skahill, VHDL for Programmable Logic (Addison-Wesley: Menlo Park, CA,\\n1996).\\n9.\\nA. Dewey, Analysis and Design of Digital Systems with VHDL (PWS Publishing Co.:\\nBoston, 1997).\\n10.\\nD. J. Smith, HDL Chip Design, (Doone Publications: Madison, AL, 1996).\\n11.\\nP. Ashenden, The Designers Guide to VHDL, 2nd ed. (Morgan Kaufmann: San\\nFrancisco, CA, 2001).\\n77\\nc h a p t e r\\n3\\nImplementation Technology\\nChapter Objectives\\nIn this chapter you will be introduced to:\\n\\nHow transistors operate and form simple switches\\n\\nIntegrated circuit technology\\n\\nCMOS logic gates\\n\\nField-programmable gate arrays and other programmable logic devices\\n\\nBasic characteristics of electronic circuits\\n78\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nIn section 1.2 we said that logic circuits are implemented using transistors and that a number of different\\ntechnologies exist. We now explore technology issues in more detail.\\nLet us rst consider how logic variables can be physically represented as signals in electronic circuits.\\nOur discussion will be restricted to binary variables, which can take on only the values 0 and 1. In a circuit\\nthese values can be represented either as levels of voltage or current. Both alternatives are used in different\\ntechnologies. We will focus on the simplest and most popular representation, using voltage levels.\\nThe most obvious way of representing two logic values as voltage levels is to dene a threshold voltage;\\nany voltage below the threshold represents one logic value, and voltages above the threshold correspond to\\nthe other logic value. It is an arbitrary choice as to which logic value is associated with the low and high\\nvoltage levels. Usually, logic 0 is represented by the low voltage levels and logic 1 by the high voltages.\\nThis is known as a positive logic system. The opposite choice, in which the low voltage levels are used to\\nrepresent logic 1 and the higher voltages are used for logic 0 is known as a negative logic system. In this\\nbook we use only the positive logic system, but negative logic is discussed briey in section 3.4.\\nUsing the positive logic system, the logic values 0 and 1 are referred to simply as low and high.\\nTo implement the threshold-voltage concept, a range of low and high voltage levels is dened, as shown in\\nFigure 3.1. The gure gives the minimum voltage, called VSS, and the maximum voltage, called VDD, that\\ncan exist in the circuit. We will assume that VSS is 0 volts, corresponding to electrical ground, denoted Gnd.\\nThe voltage VDD represents the power supply voltage. The most common levels for VDD are between 5 volts\\nand 1 volt. In this chapter we will mostly use the value VDD = 5 V. Figure 3.1 indicates that voltages in the\\nrange Gnd to V0,max represent logic value 0. The name V0,max means the maximum voltage level that a logic\\ncircuit must recognize as low. Similarly, the range from V1,min to VDD corresponds to logic value 1, and V1,min\\nis the minimum voltage level that a logic circuit must interpret as high. The exact levels of V0,max and V1,min\\nLogic value 1\\nUndefined\\nLogic value 0\\nVoltage\\nVDD\\nV1,min\\nV0,max\\nVSS (Gnd)\\nFigure 3.1\\nRepresentation of logic values by voltage levels.\\n3.1\\nTransistor Switches\\n79\\ndepend on the particular technology used; a typical example might set V0,max to 40 percent of VDD and V1,min\\nto 60 percent of VDD. The range of voltages between V0,max and V1,min is undened. Logic signals do not\\nnormally assume voltages in this range except in transition from one logic value to the other. We will discuss\\nthe voltage levels used in logic circuits in more depth in section 3.8.3.\\n3.1\\nTransistor Switches\\nLogic circuits are built with transistors. A full treatment of transistor behavior is beyond\\nthe scope of this text; it can be found in electronics textbooks, such as [1] and [2]. For\\nthe purpose of understanding how logic circuits are built, we can assume that a transistor\\noperatesasasimpleswitch. Figure3.2ashowsaswitchcontrolledbyalogicsignal, x. When\\nx is low, the switch is open, and when x is high, the switch is closed. The most popular type\\nof transistor for implementing a simple switch is the metal oxide semiconductor eld-effect\\ntransistor (MOSFET). There are two different types of MOSFETs, known as n-channel,\\nabbreviated NMOS, and p-channel, denoted PMOS.\\nDrain\\nSource\\nx = low\\nx = high\\n(a) A simple switch controlled by the input x\\nVD\\nVS\\n(b) NMOS transistor\\nGate\\n(c) Simplied symbol for an NMOS transistor\\nVG\\nSubstrate (Body)\\nFigure 3.2\\nNMOS transistor as a switch.\\n80\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nFigure 3.2b gives a graphical symbol for an NMOS transistor. It has four electrical\\nterminals, called the source, drain, gate, and substrate. In logic circuits the substrate (also\\ncalled body) terminal is connected to Gnd. We will use the simplied graphical symbol in\\nFigure 3.2c, which omits the substrate node. There is no physical difference between the\\nsource and drain terminals. They are distinguished in practice by the voltage levels applied\\nto the transistor; by convention, the terminal with the lower voltage level is deemed to be\\nthe source.\\nA detailed explanation of how the transistor operates will be presented in section 3.8.1.\\nFor now it is sufcient to know that it is controlled by the voltage VG at the gate terminal.\\nIf VG is low, then there is no connection between the source and drain, and we say that\\nthe transistor is turned off. If VG is high, then the transistor is turned on and acts as a\\nclosed switch that connects the source and drain terminals. In section 3.8.2 we show how\\nto calculate the resistance between the source and drain terminals when the transistor is\\nturned on, but for now assume that the resistance is 0 .\\nPMOS transistors have the opposite behavior of NMOS transistors. The former are\\nused to realize the type of switch illustrated in Figure 3.3a, where the switch is open when\\nthe control input x is high and closed when x is low. A symbol is shown in Figure 3.3b.\\nIn logic circuits the substrate of the PMOS transistor is always connected to VDD, leading\\nGate\\nx = high\\nx = low\\n(a) A switch with the opposite behavior of Figure 3.2a\\nVG\\nVD\\nVS\\n(b) PMOS transistor\\n(c) Simplied symbol for an PMOS transistor\\nVDD\\nDrain\\nSource\\nSubstrate (Body)\\nFigure 3.3\\nPMOS transistor as a switch.\\n3.1\\nTransistor Switches\\n81\\nto the simplied symbol in Figure 3.3c. If VG is high, then the PMOS transistor is turned\\noff and acts like an open switch. When VG is low, the transistor is turned on and acts as a\\nclosed switch that connects the source and drain. In the PMOS transistor the source is the\\nnode with the higher voltage.\\nFigure 3.4 summarizes the typical use of NMOS and PMOS transistors in logic circuits.\\nAn NMOS transistor is turned on when its gate terminal is high, while a PMOS transistor\\nis turned on when its gate is low. When the NMOS transistor is turned on, its drain is\\npulled down to Gnd, and when the PMOS transistor is turned on, its drain is pulled up to\\nVDD. Because of the way the transistors operate, an NMOS transistor cannot be used to\\npull its drain terminal completely up to VDD. Similarly, a PMOS transistor cannot be used\\nto pull its drain terminal completely down to Gnd. We discuss the operation of MOSFETs\\nin considerable detail in section 3.8.\\n(a) NMOS transistor\\nVG\\nVD\\nVS = 0 V\\nVS = VDD\\nVD\\nVG\\nClosed switch\\nwhen VG = VDD\\nVD = 0 V\\nOpen switch\\nwhen VG = 0 V\\nVD\\nOpen switch\\nwhen VG = VDD\\nVD\\nVDD\\nClosed switch\\nwhen VG = 0 V\\nVD = VDD\\nVDD\\n(b) PMOS transistor\\nFigure 3.4\\nNMOS and PMOS transistors in logic circuits.\\n82\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.2\\nNMOS Logic Gates\\nThe rst schemes for building logic gates with MOSFETs became popular in the 1970s\\nand relied on either PMOS or NMOS transistors, but not both. Since the early 1980s, a\\ncombination of both NMOS and PMOS transistors has been used. We will rst describe\\nhow logic circuits can be built using NMOS transistors because these circuits are easier\\nto understand.\\nSuch circuits are known as NMOS circuits.\\nThen we will show how\\nNMOS and PMOS transistors are combined in the presently popular technology known as\\ncomplementary MOS, or CMOS.\\nIn the circuit in Figure 3.5a, when Vx = 0 V, the NMOS transistor is turned off. No\\ncurrent ows through the resistor R, and Vf = 5 V. On the other hand, when Vx = 5 V, the\\ntransistor is turned on and pulls Vf to a low voltage level. The exact voltage level of Vf\\nin this case depends on the amount of current that ows through the resistor and transistor.\\nTypically, Vf is about 0.2 V (see section 3.8.3). If Vf is viewed as a function of Vx, then the\\ncircuit is an NMOS implementation of a NOT gate. In logic terms this circuit implements\\nthe function f = x. Figure 3.5b gives a simplied circuit diagram in which the connection\\nto the positive terminal on the power supply is indicated by an arrow labeled VDD and the\\n(b) Simplied circuit diagram\\nVx\\nVf\\nVDD\\nx\\nf\\n(c) Graphical symbols\\nx\\nf\\nR\\nVx\\nVf\\nR\\n+\\n-\\n(a) Circuit diagram\\n5 V\\nFigure 3.5\\nA NOT gate built using NMOS technology.\\n3.2\\nNMOS Logic Gates\\n83\\nconnection to the negative power-supply terminal is indicated by the Gnd symbol. We will\\nuse this simplied style of circuit diagram throughout this chapter.\\nThe purpose of the resistor in the NOT gate circuit is to limit the amount of current that\\nows when Vx = 5 V. Rather than using a resistor for this purpose, a transistor is normally\\nused. We will discuss this issue in more detail in section 3.8.3. In subsequent diagrams\\na dashed box is drawn around the resistor R as a reminder that it is implemented using a\\ntransistor.\\nFigure 3.5c presents the graphical symbols for a NOT gate. The left symbol shows the\\ninput, output, power, and ground terminals, and the right symbol is simplied to show only\\nthe input and output terminals. In practice only the simplied symbol is used. Another\\nname often used for the NOT gate is inverter. We use both names interchangeably in this\\nbook.\\nIn section 2.1 we saw that a series connection of switches corresponds to the logicAND\\nfunction, while a parallel connection represents the OR function. Using NMOS transistors,\\nwe can implement the series connection as depicted in Figure 3.6a. If Vx1 = Vx2 = 5 V,\\nVf\\nVDD\\n(a) Circuit\\n(c) Graphical symbols\\n(b) Truth table\\nf\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n0\\nx1 x2\\nf\\nVx2\\nVx1\\nx1\\nx2\\nx1\\nx2\\nFigure 3.6\\nNMOS realization of a NAND gate.\\n84\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nboth transistors will be on and Vf will be close to 0 V. But if either Vx1 or Vx2 is 0, then no\\ncurrent will ow through the series-connected transistors and Vf will be pulled up to 5 V.\\nThe resulting truth table for f , provided in terms of logic values, is given in Figure 3.6b.\\nThe realized function is the complement of the AND function, called the NAND function,\\nfor NOT-AND. The circuit realizes a NAND gate. Its graphical symbols are shown in Fig-\\nure 3.6c.\\nThe parallel connection of NMOS transistors is given in Figure 3.7a. Here, if either\\nVx1 = 5 V or Vx2 = 5 V, then Vf will be close to 0 V. Only if both Vx1 and Vx2 are 0 will Vf\\nbe pulled up to 5 V. A corresponding truth table is given in Figure 3.7b. It shows that the\\ncircuit realizes the complement of the OR function, called the NOR function, for NOT-OR.\\nThe graphical symbols for the NOR gate appear in Figure 3.7c.\\nIn addition to the NAND and NOR gates just described, the reader would naturally\\nbe interested in the AND and OR gates that were used extensively in the previous chapter.\\nFigure 3.8 indicates how an AND gate is built in NMOS technology by following a NAND\\ngate with an inverter. Node A realizes the NAND of inputs x1 and x2, and f represents the\\nAND function. In a similar fashion an OR gate is realized as a NOR gate followed by an\\ninverter, as depicted in Figure 3.9.\\nVx1\\nVx2\\nVf\\nVDD\\n(a) Circuit\\n(c) Graphical symbols\\n(b) Truth table\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\nx1 x2\\nf\\nf\\nx1\\nx2\\nx1\\nx2\\nFigure 3.7\\nNMOS realization of a NOR gate.\\n3.3\\nCMOS Logic Gates\\n85\\n(a) Circuit\\n(c) Graphical symbols\\n(b) Truth table\\nf\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n1\\nx1 x2\\nf\\nVf\\nVDD\\nA\\nVx1\\nVx2\\nx1\\nx2\\nx1\\nx2\\nVDD\\nFigure 3.8\\nNMOS realization of an AND gate.\\n3.3\\nCMOS Logic Gates\\nSo far we have considered how to implement logic gates using NMOS transistors. For\\neach of the circuits that has been presented, it is possible to derive an equivalent circuit\\nthat uses PMOS transistors. However, it is more interesting to consider how both NMOS\\nand PMOS transistors can be used together. The most popular such approach is known as\\nCMOS technology. We will see in section 3.8 that CMOS technology offers some attractive\\npractical advantages in comparison to NMOS technology.\\nInNMOScircuitsthelogicfunctionsarerealizedbyarrangementsofNMOStransistors,\\ncombined with a pull-up device that acts as a resistor. We will refer to the part of the circuit\\nthat involves NMOS transistors as the pull-down network (PDN). Then the structure of the\\n86\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n(a) Circuit\\n(c) Graphical symbols\\n(b) Truth table\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\nx1 x2\\nf\\nf\\nVf\\nVDD\\nVx2\\nVx1\\nx1\\nx2\\nx1\\nx2\\nVDD\\nFigure 3.9\\nNMOS realization of an OR gate.\\ncircuits in Figures 3.5 through 3.9 can be characterized by the block diagram in Figure\\n3.10. The concept of CMOS circuits is based on replacing the pull-up device with a pull-up\\nnetwork (PUN) that is built using PMOS transistors, such that the functions realized by the\\nPDN and PUN networks are complements of each other. Then a logic circuit, such as a\\ntypical logic gate, is implemented as indicated in Figure 3.11. For any given valuation of\\nthe input signals, either the PDN pulls Vf down to Gnd or the PUN pulls Vf up to VDD. The\\nPDN and the PUN have equal numbers of transistors, which are arranged so that the two\\nnetworks are duals of one another. Wherever the PDN has NMOS transistors in series, the\\nPUN has PMOS transistors in parallel, and vice versa.\\nThe simplest example of a CMOS circuit, a NOT gate, is shown in Figure 3.12. When\\nVx = 0 V, transistor T2 is off and transistor T1 is on. This makes Vf = 5 V, and since T2 is\\noff, no current ows through the transistors. When Vx = 5 V, T2 is on and T1 is off. Thus\\nVf = 0 V, and no current ows because T1 is off.\\nA key point is that no current ows in a CMOS inverter when the input is either low or\\nhigh. This is true for all CMOS circuits; no current ows, and hence no power is dissipated\\n3.3\\nCMOS Logic Gates\\n87\\nVf\\nVDD\\nPull-down network\\nVx1\\nVxn\\n(PDN)\\nFigure 3.10\\nStructure of an NMOS circuit.\\nVf\\nVDD\\nPull-down network\\nPull-up network\\nVx1\\nVxn\\n(PUN)\\n(PDN)\\nFigure 3.11\\nStructure of a CMOS circuit.\\nunder steady state conditions. This property has led to CMOS becoming the most popular\\ntechnology in use today for building logic circuits. We will discuss current ow and power\\ndissipation in detail in section 3.8.\\nFigure 3.13 provides a circuit diagram of a CMOS NAND gate. It is similar to the\\nNMOS circuit presented in Figure 3.6 except that the pull-up device has been replaced by\\nthe PUN with two PMOS transistors connected in parallel. The truth table in the gure\\n88\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n(a) Circuit\\nVf\\nVDD\\nVx\\n(b) Truth table and transistor states\\non\\noff\\noff\\non\\n1\\n0\\n0\\n1\\nf\\nx\\nT 1\\nT 2\\nT 1 T 2\\nFigure 3.12\\nCMOS realization of a NOT gate.\\n(a) Circuit\\nVf\\nVDD\\n(b) Truth table and transistor states\\non\\non\\non\\noff\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\noff\\noff\\non\\noff\\noff\\non\\nf\\noff\\non\\n1\\n1\\n1\\n0\\noff\\noff\\non\\non\\nVx1\\nVx2\\nT 1\\nT 2\\nT 3\\nT 4\\nx1 x2\\nT 1 T 2 T 3 T 4\\nFigure 3.13\\nCMOS realization of a NAND gate.\\nspecies the state of each of the four transistors for each logic valuation of inputs x1 and\\nx2. The reader can verify that the circuit properly implements the NAND function. Under\\nstatic conditions no path exists for current ow from VDD to Gnd.\\nThe circuit in Figure 3.13 can be derived from the logic expression that denes the\\nNAND operation, f = x1x2. This expression species the conditions for which f = 1;\\n3.3\\nCMOS Logic Gates\\n89\\nhence it denes the PUN. Since the PUN consists of PMOS transistors, which are turned\\non when their control (gate) inputs are set to 0, an input variable xi turns on a transistor if\\nxi = 0. From DeMorgans law, we have\\nf = x1x2 = x1 + x2\\nThus f = 1 when either input x1 or x2 has the value 0, which means that the PUN must have\\ntwo PMOS transistors connected in parallel. The PDN must implement the complement of\\nf , which is\\nf = x1x2\\nSince f = 1 when both x1 and x2 are 1, it follows that the PDN must have two NMOS\\ntransistors connected in series.\\nThe circuit for a CMOS NOR gate is derived from the logic expression that denes the\\nNOR operation\\nf = x1 + x2 = x1x2\\nSince f = 1 only if both x1 and x2 have the value 0, then the PUN consists of two PMOS\\ntransistors connected in series. The PDN, which realizes f = x1 + x2, has two NMOS\\ntransistors in parallel, leading to the circuit shown in Figure 3.14.\\nA CMOS AND gate is built by connecting a NAND gate to an inverter, as illustrated\\nin Figure 3.15. Similarly, an OR gate is constructed with a NOR gate followed by a NOT\\ngate.\\n(a) Circuit\\nVf\\nVDD\\n(b) Truth table and transistor states\\non\\non\\non\\noff\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\noff\\noff\\non\\noff\\noff\\non\\nf\\noff\\non\\n1\\n0\\n0\\n0\\noff\\noff\\non\\non\\nVx1\\nVx2\\nT 1\\nT 2\\nT 3\\nT 4\\nx1 x2\\nT 1 T 2 T 3 T 4\\nFigure 3.14\\nCMOS realization of a NOR gate.\\n90\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nVf\\nVDD\\nVx1\\nVx2\\nVDD\\nFigure 3.15\\nCMOS realization of an AND gate.\\nThe above procedure for deriving a CMOS circuit can be applied to more general logic\\nfunctions to create complex gates. This process is illustrated in the following two examples.\\nExample 3.1\\nConsider the function\\nf = x1 + x2x3\\nSince all variables appear in their complemented form, we can directly derive the PUN.\\nIt consists of a PMOS transistor controlled by x1 in parallel with a series combination of\\nPMOS transistors controlled by x2 and x3. For the PDN we have\\nf = x1 + x2x3 = x1(x2 + x3)\\nThis expression gives the PDN that has an NMOS transistor controlled by x1 in series with\\na parallel combination of NMOS transistors controlled by x2 and x3. The circuit is shown\\nin Figure 3.16.\\nExample 3.2\\nConsider the function\\nf = x1 + (x2 + x3)x4\\nThen\\nf = x1(x2x3 + x4)\\nThese expressions lead directly to the circuit in Figure 3.17.\\n3.4\\nNegative Logic System\\n91\\nVf\\nVDD\\nVx1\\nVx2\\nVx3\\nFigure 3.16\\nThe circuit for Example 3.1.\\nThecircuitsinFigures3.16and3.17showthatitispossibletoimplementfairlycomplex\\nlogic functions using combinations of series and parallel connections of transistors (acting\\nas switches), without implementing each series or parallel connection as a complete AND\\n(using the structure introduced in Figure 3.15) or OR gate.\\n3.3.1\\nSpeed of Logic Gate Circuits\\nIn the preceding sections we have assumed that transistors operate as ideal switches that\\npresent no resistance to current ow. Hence, while we have derived circuits that realize\\nthe functionality needed in logic gates, we have ignored the important issue of the speed of\\noperation of the circuits. In reality transistor switches have a signicant resistance when\\nturned on. Also, transistor circuits include capacitors, which are created as a side effect\\nof the manufacturing process. These factors affect the amount of time required for signal\\nvalues to propagate through logic gates. We provide a detailed discussion of the speed of\\nlogic circuits, as well as a number of other practical issues, in section 3.8.\\n3.4\\nNegative Logic System\\nAt the beginning of this chapter, we said that logic values are represented as two distinct\\nranges of voltage levels. We are using the convention that the higher voltage levels represent\\n92\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nVf\\nVDD\\nVx1\\nVx2\\nVx3\\nVx4\\nFigure 3.17\\nThe circuit for Example 3.2.\\nlogic value 1 and the lower voltages represent logic value 0. This convention is known\\nas the positive logic system, and it is the one used in most practical applications. In this\\nsection we briey consider the negative logic system in which the association between\\nvoltage levels and logic values is reversed.\\nLet us reconsider the CMOS circuit in Figure 3.13, which is reproduced in Figure\\n3.18a. Part (b) of the gure gives a truth table for the circuit, but the table shows voltage\\nlevels instead of logic values. In this table, L refers to the low voltage level in the circuit,\\nwhich is 0 V, and H represents the high voltage level, which is VDD. This is the style of\\ntruth table that manufacturers of integrated circuits often use in data sheets to describe the\\nfunctionality of the chips. It is entirely up to the user of the chip as to whether L and H are\\ninterpreted in terms of logic values such that L = 0 and H = 1, or L = 1 and H = 0.\\nFigure 3.19a illustrates the positive logic interpretation in which L = 0 and H = 1.\\nAs we already know from the discussions of Figure 3.13, the circuit represents a NAND\\ngate under this interpretation. The opposite interpretation is shown in Figure 3.19b. Here\\nnegative logic is used so that L = 1 and H = 0. The truth table species that the circuit\\n3.4\\nNegative Logic System\\n93\\n(a) Circuit\\nVf\\nVDD\\n(b) Voltage levels\\nL\\nH\\nL\\nL\\nH\\nH\\nL\\nH\\nH\\nH\\nH\\nL\\nVx1\\nVx2\\nV x1 V x2\\nV f\\nFigure 3.18\\nVoltage levels in the circuit in Figure 3.13.\\n(a) Positive logic truth table and gate symbol\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n0\\nx1 x2\\nf\\nx1\\nx2\\n(b) Negative logic truth table and gate symbol\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n0\\n1\\nx1 x2\\nf\\nf\\nx1\\nx2\\nFigure 3.19\\nInterpretation of the circuit in Figure 3.18.\\n94\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nrepresents a NOR gate in this case. Note that the truth table rows are listed in the opposite\\norder from what we normally use, to be consistent with the L and H values in Figure 3.18b.\\nFigure 3.19b also gives the logic gate symbol for the NOR gate, which includes small\\ntriangles on the gates terminals to indicate that the negative logic system is used.\\nAs another example, consider again the circuit in Figure 3.15. Its truth table, in terms\\nof voltage levels, is given in Figure 3.20a. Using the positive logic system, this circuit\\nrepresents an AND gate, as indicated in Figure 3.20b. But using the negative logic system,\\nthe circuit represents an OR gate, as depicted in Figure 3.20c.\\nIt is possible to use a mixture of positive and negative logic in a single circuit, which\\nis known as a mixed logic system. In practice, the positive logic system is used in most\\napplications. We will not consider the negative logic system further in this book.\\n(b) Positive logic\\nf\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n1\\nx1 x2\\nf\\nx1\\nx2\\n(c) Negative logic\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\nx1 x2\\nf\\nf\\nx1\\nx2\\n(a) Voltage levels\\nL\\nH\\nL\\nL\\nH\\nH\\nL\\nH\\nL\\nL\\nL\\nH\\nV x1 V x2\\nV f\\nFigure 3.20\\nInterpretation of the circuit in Figure 3.15.\\n3.5\\nStandard Chips\\n95\\n3.5\\nStandard Chips\\nIn Chapter 1 we mentioned that several different types of integrated circuit chips are avail-\\nable for implementation of logic circuits. We now discuss the available choices in some\\ndetail.\\n3.5.1\\n7400-Series Standard Chips\\nAn approach used widely until the mid-1980s was to connect together multiple chips, each\\ncontaining only a few logic gates. A wide assortment of chips, with different types of logic\\ngates, is available for this purpose. They are known as 7400-series parts because the chip\\npart numbers always begin with the digits 74. An example of a 7400-series part is given\\nin Figure 3.21. Part (a) of the gure shows a type of package that the chip is provided in,\\ncalled a dual-inline package (DIP). Part (b) illustrates the 7404 chip, which comprises six\\nNOT gates. The chips external connections are called pins or leads. Two pins are used\\nto connect to VDD and Gnd, and other pins provide connections to the NOT gates. Many\\n7400-series chips exist, and they are described in the data books produced by manufacturers\\nof these chips [37]. Diagrams of some of the chips are also included in several textbooks,\\nsuch as [812].\\n(a) Dual-inline package\\n(b) Structure of 7404 chip\\nVDD\\nGnd\\nFigure 3.21\\nA 7400-series chip.\\n96\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nThe 7400-series chips are produced in standard forms by a number of integrated circuit\\nmanufacturers, using agreed-upon specications. Competition among various manufac-\\nturers works to the designers advantage because it tends to lower the price of chips and\\nensures that parts are always readily available. For each specic 7400-series chip, several\\nvariants are built with different technologies. For instance, the part called 74LS00 is built\\nwith a technology called transistor-transistor logic (TTL), which is described in Appendix\\nE, whereas the 74HC00 is fabricated using CMOS technology. In general, the most popular\\nchips used today are the CMOS variants.\\nAs an example of how a logic circuit can be implemented using 7400-series chips,\\nconsider the function f = x1x2 + x2x3, which is shown in the form of a logic diagram\\nin Figure 2.30. A NOT gate is required to produce x2, as well as 2 two-input AND gates\\nand a two-input OR gate. Figure 3.22 shows three 7400-series chips that can be used to\\nimplement the function. We assume that the three input signals x1, x2, and x3 are produced\\nas outputs by some other circuitry that can be connected by wires to the three chips. Notice\\nthat power and ground connections are included for all three chips. This example makes\\nuse of only a portion of the gates available on the three chips, hence the remaining gates\\ncan be used to realize other functions.\\nVDD\\nx1\\nx2\\nx3\\nf\\n7404\\n7408\\n7432\\nFigure 3.22\\nAn implementation of f = x1x2 + x2x3.\\n3.5\\nStandard Chips\\n97\\nBecause of their low logic capacity, the standard chips are seldom used in practice\\ntoday, with one exception. Many modern products include standard chips that contain\\nbuffers. Buffers are logic gates that are usually used to improve the speed of circuits. An\\nexample of a buffer chip is depicted in Figure 3.23. It is the 74244 chip, which comprises\\neight tri-state buffers. We describe how tri-state buffers work in section 3.8.8. Rather than\\nshowing how the buffers are arranged inside the chip package, as we did for the NOT gates\\nin Figure 3.21, we show only the pin numbers of the package pins that are connected to the\\nbuffers. The package has 20 pins, and they are numbered in the same manner as shown for\\nFigure 3.21; Gnd and VDD connections are provided on pins 10 and 20, respectively. Many\\nother buffer chips also exist. For example, the 162244 chip has 16 tri-state buffers. It is\\npart of a family of devices that are similar to the 7400-series chips but with twice as many\\ngates in each chip. These chips are available in multiple types of packages, with the most\\npopular being a small-outline integrated circuit (SOIC) package. An SOIC package has a\\nsimilar shape to a DIP, but the SOIC is considerably smaller in physical size.\\nAs integrated circuit technology has improved over time, a system of classifying chips\\naccording to their size has evolved. The earliest chips produced, such as the 7400-series\\nchips, comprise only a few logic gates. The technology used to produce these chips is\\nreferred to as small-scale integration (SSI). Chips that include slightly more logic circuitry,\\ntypically about 10 to 100 gates, represent medium-scale integration (MSI). Until the mid-\\n1980s chips that were too large to qualify as MSI were classied as large-scale integration\\n(LSI). In recent years the concept of classifying circuits according to their size has become\\nof little practical use. Most integrated circuits today contain many thousands or millions\\nof transistors. Regardless of their exact size, these large chips are said to be made with\\nvery large scale integration (VLSI) technology. The trend in digital hardware products is\\nto integrate as much circuitry as possible onto a single chip. Thus most of the chips used\\ntoday are built with VLSI technology, and the older types of chips are used rarely.\\nPin 2\\nPin 4\\nPin 6\\nPin 8\\nPin 1\\nPin 12\\nPin 14\\nPin 16\\nPin 18\\nPin 11\\nPin 13\\nPin 15\\nPin 17\\nPin 19\\nPin 3\\nPin 5\\nPin 7\\nPin 9\\nFigure 3.23\\nThe 74244 buffer chip.\\n98\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.6\\nProgrammable Logic Devices\\nThe function provided by each of the 7400-series parts is xed and cannot be tailored to suit\\na particular design situation. This fact, coupled with the limitation that each chip contains\\nonly a few logic gates, makes these chips inefcient for building large logic circuits. It is\\npossible to manufacture chips that contain relatively large amounts of logic circuitry with\\na structure that is not xed. Such chips were rst introduced in the 1970s and are called\\nprogrammable logic devices (PLDs).\\nA PLD is a general-purpose chip for implementing logic circuitry. It contains a col-\\nlection of logic circuit elements that can be customized in different ways. A PLD can be\\nviewed as a black box that contains logic gates and programmable switches, as illustrated\\nin Figure 3.24. The programmable switches allow the logic gates inside the PLD to be\\nconnected together to implement whatever logic circuit is needed.\\n3.6.1\\nProgrammable Logic Array (PLA)\\nSeveral types of PLDs are commercially available.\\nThe rst developed was the pro-\\ngrammable logic array (PLA). The general structure of a PLA is depicted in Figure 3.25.\\nBased on the idea that logic functions can be realized in sum-of-products form, a PLA\\ncomprises a collection of AND gates that feeds a set of OR gates. As shown in the gure,\\nthe PLAs inputs x1, . . . , xn pass through a set of buffers (which provide both the true value\\nand complement of each input) into a circuit block called an AND plane, or AND array.\\nThe AND plane produces a set of product terms P1, . . . , Pk. Each of these terms can be\\ncongured to implement any AND function of x1, . . . , xn. The product terms serve as the\\ninputs to an OR plane, which produces the outputs f1, . . . , fm. Each output can be cong-\\nLogic gates\\nand\\nprogrammable\\nswitches\\nInputs\\n(logic variables)\\nOutputs\\n(logic functions)\\nFigure 3.24\\nProgrammable logic device as a black box.\\n3.6\\nProgrammable Logic Devices\\n99\\nf1\\nAND plane\\nOR plane\\nInput buffers\\ninverters\\nand\\nP1\\nPk\\nfm\\nx1 x2\\nxn\\nx1 x1\\nxn xn\\nFigure 3.25\\nGeneral structure of a PLA.\\nured to realize any sum of P1, . . . , Pk and hence any sum-of-products function of the PLA\\ninputs.\\nA more detailed diagram of a small PLA is given in Figure 3.26, which shows a PLA\\nwith three inputs, four product terms, and two outputs. Each AND gate in the AND plane\\nhas six inputs, corresponding to the true and complemented versions of the three input\\nsignals. Each connection to an AND gate is programmable; a signal that is connected to\\nan AND gate is indicated with a wavy line, and a signal that is not connected to the gate is\\nshown with a broken line. The circuitry is designed such that any unconnected AND-gate\\ninputs do not affect the output of the AND gate. In commercially available PLAs, several\\nmethods of realizing the programmable connections exist. Detailed explanation of how a\\nPLA can be built using transistors is given in section 3.10.\\nIn Figure 3.26 the AND gate that produces P1 is shown connected to the inputs x1 and\\nx2. Hence P1 = x1x2. Similarly, P2 = x1x3, P3 = x1x2x3, and P4 = x1x3. Programmable\\nconnections also exist for the OR plane.\\nOutput f1 is connected to product terms P1,\\nP2, and P3. It therefore realizes the function f1 = x1x2 + x1x3 + x1x2x3. Similarly, output\\nf2 = x1x2+x1x2x3+x1x3. Although Figure 3.26 depicts the PLAprogrammed to implement\\nthe functions described above, by programming the AND and OR planes differently, each\\nof the outputs f1 and f2 could implement various functions of x1, x2, and x3. The only\\nconstraint on the functions that can be implemented is the size of the AND plane because it\\nproduces only four product terms. Commercially available PLAs come in larger sizes than\\nwe have shown here. Typical parameters are 16 inputs, 32 product terms, and eight outputs.\\n100\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nf1\\nP1\\nP2\\nf2\\nx1\\nx2\\nx3\\nOR plane\\nProgrammable\\nAND plane\\nconnections\\nP3\\nP4\\nFigure 3.26\\nGate-level diagram of a PLA.\\nAlthough Figure 3.26 illustrates clearly the functional structure of a PLA, this style of\\ndrawing is awkward for larger chips. Instead, it has become customary in technical literature\\nto use the style shown in Figure 3.27. Each AND gate is depicted as a single horizontal\\nline attached to an AND-gate symbol. The possible inputs to the AND gate are drawn as\\nvertical lines that cross the horizontal line. At any crossing of a vertical and horizontal\\nline, a programmable connection, indicated by an X, can be made. Figure 3.27 shows the\\nprogrammable connections needed to implement the product terms in Figure 3.26. Each\\nOR gate is drawn in a similar manner, with a vertical line attached to an OR-gate symbol.\\nTheAND-gate outputs cross these lines, and corresponding programmable connections can\\nbe formed. The gure illustrates the programmable connections that produce the functions\\nf1 and f2 from Figure 3.26.\\nThe PLAis efcient in terms of the area needed for its implementation on an integrated\\ncircuit chip. For this reason, PLAs are often included as part of larger chips, such as\\nmicroprocessors. In this case a PLA is created so that the connections to the AND and OR\\n3.6\\nProgrammable Logic Devices\\n101\\nf1\\nP1\\nP2\\nf2\\nx1\\nx2\\nx3\\nOR plane\\nAND plane\\nP3\\nP4\\nFigure 3.27\\nCustomary schematic for the PLA in Figure 3.26.\\ngates are xed, rather than programmable. In section 3.10 we will show that both xed and\\nprogrammable PLAs can be created with similar structures.\\n3.6.2\\nProgrammable Array Logic (PAL)\\nIn a PLA both the AND and OR planes are programmable. Historically, the programmable\\nswitches presented two difculties for manufacturers of these devices: they were hard to\\nfabricate correctly, and they reduced the speed-performance of circuits implemented in the\\nPLAs. These drawbacks led to the development of a similar device in which theAND plane\\nis programmable, but the OR plane is xed. Such a chip is known as a programmable array\\nlogic (PAL) device. Because they are simpler to manufacture, and thus less expensive than\\nPLAs, and offer better performance, PALs have become popular in practical applications.\\nAn example of a PAL with three inputs, four product terms, and two outputs is given\\nin Figure 3.28. The product terms P1 and P2 are hardwired to one OR gate, and P3 and P4\\nare hardwired to the other OR gate. The PAL is shown programmed to realize the two logic\\nfunctions f1 = x1x2x3 + x1x2x3 and f2 = x1x2 + x1x2x3. In comparison to the PLA in Figure\\n3.27, the PAL offers less exibility; the PLA allows up to four product terms per OR gate,\\n102\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nf1\\nP1\\nP2\\nf2\\nx1\\nx2\\nx3\\nAND plane\\nP3\\nP4\\nFigure 3.28\\nAn example of a PAL.\\nwhereas the OR gates in the PAL have only two inputs. To compensate for the reduced\\nexibility, PALs are manufactured in a range of sizes, with various numbers of inputs and\\noutputs, and different numbers of inputs to the OR gates. An example of a commercial PAL\\nis given in Appendix E.\\nSo far we have assumed that the OR gates in a PAL, as in a PLA, connect directly to\\nthe output pins of the chip. In many PALs extra circuitry is added at the output of each OR\\ngate to provide additional exibility. It is customary to use the term macrocell to refer to\\nthe OR gate combined with the extra circuitry. An example of the exibility that may be\\nprovided in a macrocell is given in Figure 3.29. The symbol labeled ip-op represents a\\nmemory element. It stores the value produced by the OR gate output at a particular point\\nin time and can hold that value indenitely. The ip-op is controlled by the signal called\\nclock. When clock makes a transition from logic value 0 to 1, the ip-op stores the value\\nat its D input at that time and this value appears at the ip-ops Q output. Flip-ops are\\nused for implementing many types of logic circuits, as we will show in Chapter 7.\\nIn section 2.8.2 we discussed a 2-to-1 multiplexer circuit. It has two data inputs, a\\nselect input, and one output. The select input is used to choose one of the data inputs as\\nthe multiplexers output. In Figure 3.29 a 2-to-1 multiplexer selects as an output from the\\nPAL either the OR-gate output or the ip-op output. The multiplexers select line can be\\nprogrammed to be either 0 or 1. Figure 3.29 shows another logic gate, called a tri-state\\nbuffer, connected between the multiplexer and the PAL output. We discuss tri-state buffers\\n3.6\\nProgrammable Logic Devices\\n103\\nf1\\nTo AND plane\\nD\\nQ\\nClock\\nSelect\\nEnable\\nFlip-op\\nFigure 3.29\\nExtra circuitry added to OR-gate outputs from Figure 3.28.\\nin section 3.8.8. Finally, the multiplexers output is fed back to the AND plane in the\\nPAL. This feedback connection allows the logic function produced by the multiplexer to be\\nused internally in the PAL, which allows the implementation of circuits that have multiple\\nstages, or levels, of logic gates.\\nA number of companies manufacture PLAs or PALs, or other, similar types of simple\\nPLDs (SPLDs). Apartial list of companies, and the types of SPLDs that they manufacture, is\\ngiven inAppendix E.An interested reader can examine the information that these companies\\nprovide on their products, which is available on the World Wide Web (WWW). The WWW\\nlocator for each company is given in Table E.1 in Appendix E.\\n3.6.3\\nProgramming of PLAs and PALs\\nIn Figures 3.27 and 3.28, each connection between a logic signal in a PLA or PAL and the\\nAND/OR gates is shown as an X. We describe how these switches are implemented using\\ntransistors in section 3.10. Users circuits are implemented in the devices by conguring,\\nor programming, these switches. Commercial chips contain a few thousand programmable\\nswitches; hence it is not feasible for a user of these chips to specify manually the desired\\nprogrammingstateofeachswitch. Instead, CADsystemsareemployedforthispurpose. We\\nintroduced CAD tools in Chapter 2 and described methods for design entry and simulation\\nof circuits. For CAD systems that support targeting of circuits to PLDs, the tools have the\\ncapability to automatically produce the necessary information for programming each of the\\nswitches in the device. A computer system that runs the CAD tools is connected by a cable\\nto a dedicated programming unit. Once the user has completed the design of a circuit, the\\nCAD tools generate a le, often called a programming le or fuse map, that species the\\nstate that each switch in the PLD should have, to realize correctly the designed circuit. The\\n104\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nPLD is placed into the programming unit, and the programming le is transferred from the\\ncomputer system. The programming unit then places the chip into a special programming\\nmode and congures each switch individually. A photograph of a programming unit is\\nshown in Figure 3.30. Several adaptors are shown beside the main unit; each adaptor is\\nused for a specic type of chip package.\\nThe programming procedure may take a few minutes to complete. Usually, the pro-\\ngramming unit can automatically read back the state of each switch after programming,\\nto verify that the chip has been programmed correctly. A detailed discussion of the process\\ninvolved in using CAD tools to target designed circuits to programmable chips is given in\\nAppendices B, C, and D.\\nPLAs or PALs used as part of a logic circuit usually reside with other chips on a printed\\ncircuit board (PCB). The procedure described above assumes that the chip can be removed\\nfrom the circuit board for programming in the programming unit. Removal is made possible\\nby using a socket on the PCB, as illustrated in Figure 3.31. Although PLAs and PALs are\\navailable in the DIP packages shown in Figure 3.21a, they are also available in another\\npopular type of package, called a plastic-leaded chip carrier (PLCC), which is depicted in\\nFigure 3.31. On all four of its sides, the PLCC package has pins that wrap around the\\nedges of the chip, rather than extending straight down as in the case of a DIP. The socket\\nthat houses the PLCC is attached by solder to the circuit board, and the PLCC is held in the\\nsocket by friction.\\nInstead of relying on a programming unit to congure a chip, it would be advantageous\\ntobeabletoperformtheprogrammingwhilethechipisstillattachedtoitscircuitboard. This\\nmethod of programming is called in-system programming (ISP). It is not usually provided\\nfor PLAs or PALs, but is available for the more sophisticated chips that are described below.\\nFigure 3.30\\nA PLD programming unit (courtesy of Data IO Corp.).\\n3.6\\nProgrammable Logic Devices\\n105\\nPrinted circuit board\\nFigure 3.31\\nA PLCC package with socket.\\n3.6.4\\nComplex Programmable Logic Devices (CPLDs)\\nPLAs and PALs are useful for implementing a wide variety of small digital circuits. Each\\ndevice can be used to implement circuits that do not require more than the number of inputs,\\nproduct terms, and outputs that are provided in the particular chip. These chips are limited\\nto fairly modest sizes, typically supporting a combined number of inputs plus outputs of not\\nmore than 32. For implementation of circuits that require more inputs and outputs, either\\nmultiple PLAs or PALs can be employed or else a more sophisticated type of chip, called\\na complex programmable logic device (CPLD), can be used.\\nA CPLD comprises multiple circuit blocks on a single chip, with internal wiring re-\\nsources to connect the circuit blocks. Each circuit block is similar to a PLA or a PAL; we\\nwill refer to the circuit blocks as PAL-like blocks. An example of a CPLD is given in Figure\\n3.32. It includes four PAL-like blocks that are connected to a set of interconnection wires.\\nEach PAL-like block is also connected to a subcircuit labeled I/O block, which is attached\\nto a number of the chips input and output pins.\\nFigure 3.33 shows an example of the wiring structure and the connections to a PAL-like\\nblock in a CPLD. The PAL-like block includes 3 macrocells (real CPLDs typically have\\nabout 16 macrocells in a PAL-like block), each consisting of a four-input OR gate (real\\nCPLDs usually provide between 5 and 20 inputs to each OR gate). The OR-gate output\\nis connected to another type of logic gate that we have not yet introduced. It is called an\\nExclusive-OR (XOR) gate. We discuss XOR gates in section 3.9.1. The behavior of an\\nXOR gate is the same as for an OR gate except that if both of the inputs are 1, the XOR gate\\n106\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nPAL-like\\nblock\\nI/O block\\nPAL-like\\nblock\\nI/O block\\nPAL-like\\nblock\\nI/O block\\nPAL-like\\nblock\\nI/O block\\nInterconnection wires\\nFigure 3.32\\nStructure of a complex programmable logic device (CPLD).\\nproduces a 0. One input to the XOR gate in Figure 3.33 can be programmably connected\\nto 1 or 0; if 1, then the XOR gate complements the OR-gate output, and if 0, then the XOR\\ngate has no effect. The macrocell also includes a ip-op, a multiplexer, and a tri-state\\nbuffer. As we mentioned in the discussion for Figure 3.29, the ip-op is used to store the\\noutput value produced by the OR gate. Each tri-state buffer (see section 3.8.8) is connected\\nto a pin on the CPLD package. The tri-state buffer acts as a switch that allows each pin to\\nbe used either as an output from the CPLD or as an input. To use a pin as an output, the\\ncorresponding tri-state buffer is enabled, acting as a switch that is turned on. If the pin is\\nto be used as an input, then the tri-state buffer is disabled, acting as a switch that is turned\\noff. In this case an external source can drive a signal onto the pin, which can be connected\\nto other macrocells using the interconnection wiring.\\nThe interconnection wiring contains programmable switches that are used to connect\\nthe PAL-like blocks. Each of the horizontal wires can be connected to some of the vertical\\nwires that it crosses, but not to all of them. Extensive research has been done to decide\\nhow many switches should be provided for connections between the wires. The number\\nof switches is chosen to provide sufcient exibility for typical circuits without wasting\\nmany switches in practice. One detail to note is that when a pin is used as an input, the\\nmacrocell associated with that pin cannot be used and is therefore wasted. Some CPLDs\\ninclude additional connections between the macrocells and the interconnection wiring that\\navoids wasting macrocells in such situations.\\nCommercial CPLDs range in size from only 2 PAL-like blocks to more than 100 PAL-\\nlike blocks. They are available in a variety of packages, including the PLCC package that\\nis shown in Figure 3.31. Figure 3.34a shows another type of package used to house CPLD\\nchips, called a quad at pack (QFP). Like a PLCC package, the QFP package has pins on all\\n3.6\\nProgrammable Logic Devices\\n107\\nD Q\\nD Q\\nD Q\\nPAL-like block (details not shown)\\nPAL-like block\\nFigure 3.33\\nA section of the CPLD in Figure 3.32.\\nfour sides, but whereas the PLCCs pins wrap around the edges of the package, the QFPs\\npins extend outward from the package, with a downward-curving shape. The QFPs pins\\nare much thinner than those on a PLCC, which means that the package can support a larger\\nnumber of pins; QFPs are available with more than 200 pins, whereas PLCCs are limited\\nto fewer than 100 pins.\\nMost CPLDs contain the same type of programmable switches that are used in SPLDs,\\nwhich are described in section 3.10. Programming of the switches may be accomplished\\nusing the same techniquedescribedinsection3.6.3, inwhichthechipisplacedintoaspecial-\\npurpose programming unit. However, this programming method is rather inconvenient for\\nlarge CPLDs for two reasons. First, large CPLDs may have more than 200 pins on the chip\\n108\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n(a) CPLD in a Quad Flat Pack (QFP) package\\nPrinted\\ncircuit board\\nTo computer\\n(b) JTAG programming\\nFigure 3.34\\nCPLD packaging and programming.\\npackage, and these pins are often fragile and easily bent. Second, to be programmed in a\\nprogramming unit, a socket is required to hold the chip. Sockets for large QFP packages\\nare very expensive; they sometimes cost more than the CPLD device itself. For these\\nreasons, CPLD devices usually support the ISP technique. A small connector is included\\non the PCB that houses the CPLD, and a cable is connected between that connector and a\\ncomputer system. The CPLD is programmed by transferring the programming information\\ngenerated by a CAD system through the cable, from the computer into the CPLD. The\\ncircuitry on the CPLD that allows this type of programming has been standardized by the\\nIEEE and is usually called a JTAG port. It uses four wires to transfer information between\\nthe computer and the device being programmed. The term JTAG stands for Joint TestAction\\nGroup. Figure 3.34b illustrates the use of a JTAG port for programming two CPLDs on a\\ncircuit board. The CPLDs are connected together so that both can be programmed using\\nthe same connection to the computer system. Once a CPLD is programmed, it retains the\\nprogrammed state permanently, even when the power supply for the chip is turned off. This\\nproperty is called nonvolatile programming.\\nCPLDs are used for the implementation of many types of digital circuits. In industrial\\ndesigns that employ some type of PLD device, CPLDs are used often, while SPLDs are\\nbecoming less common. Anumber of companies offer competing CPLDs. Appendix E lists,\\n3.6\\nProgrammable Logic Devices\\n109\\nin Table E.2, the names of the major companies involved and shows the companies WWW\\nlocators. The reader is encouraged to examine the product information that each company\\nprovides on its Web pages. An example of a popular commercial CPLD is described in\\ndetail in Appendix E.\\n3.6.5\\nField-Programmable Gate Arrays\\nThe types of chips described above, 7400 series, SPLDs, and CPLDs, are useful for im-\\nplementation of a wide range of logic circuits. Except for CPLDs, these devices are rather\\nsmall and are suitable only for relatively simple applications. Even for CPLDs, only mod-\\nerately large logic circuits can be accommodated in a single chip. For cost and performance\\nreasons, it is prudent to implement a desired logic circuit using as few chips as possible, so\\nthe amount of circuitry on a given chip and its functional capability are important. One way\\nto quantify a circuits size is to assume that the circuit is to be built using only simple logic\\ngates and then estimate how many of these gates are needed. A commonly used measure is\\nthe total number of two-input NAND gates that would be needed to build the circuit; this\\nmeasure is often called the number of equivalent gates.\\nUsing the equivalent-gates metric, the size of a 7400-series chip is simple to measure\\nbecause each chip contains only simple gates. For SPLDs and CPLDs the typical measure\\nused is that each macrocell represents about 20 equivalent gates. Thus a typical PAL that\\nhas eight macrocells can accommodate a circuit that needs up to about 160 gates, and a\\nlarge CPLD that has 500 macrocells can implement circuits of up to about 10,000 equivalent\\ngates.\\nBy modern standards, a logic circuit with 10,000 gates is not large. To implement\\nlarger circuits, it is convenient to use a different type of chip that has a larger logic capacity.\\nA eld-programmable gate array (FPGA) is a programmable logic device that supports\\nimplementation of relatively large logic circuits. FPGAs are quite different from SPLDs\\nand CPLDs because FPGAs do not contain AND or OR planes. Instead, FPGAs provide\\nlogic blocks for implementation of the required functions. The general structure of an FPGA\\nis illustrated in Figure 3.35a. It contains three main types of resources: logic blocks, I/O\\nblocks for connecting to the pins of the package, and interconnection wires and switches.\\nThe logic blocks are arranged in a two-dimensional array, and the interconnection wires\\nare organized as horizontal and vertical routing channels between rows and columns of\\nlogic blocks. The routing channels contain wires and programmable switches that allow\\nthe logic blocks to be interconnected in many ways. Figure 3.35a shows two locations for\\nprogrammable switches; the blue boxes adjacent to logic blocks hold switches that connect\\nthe logic block input and output terminals to the interconnection wires, and the blue boxes\\nthat are diagonally between logic blocks connect one interconnection wire to another (such\\nas a vertical wire to a horizontal wire). Programmable connections also exist between the\\nI/O blocks and the interconnection wires. The actual number of programmable switches\\nand wires in an FPGA varies in commercially available chips.\\nFPGAs can be used to implement logic circuits of more than a million equivalent\\ngates in size. Some examples of commercial FPGA products, from Altera and Xilinx, are\\ndescribed in Appendix E. FPGA chips are available in a variety of packages, including the\\n110\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n(b) Pin grid array (PGA) package (bottom view)\\nLogic block\\nInterconnection switches\\n(a) General structure of an FPGA\\nI/O block\\nI/O block\\nI/O block\\nI/O block\\nFigure 3.35\\nA eld-programmable gate array (FPGA).\\nPLCC and QFP packages described earlier. Figure 3.35b depicts another type of package,\\ncalled a pin grid array (PGA). A PGA package may have up to a few hundred pins in\\ntotal, which extend straight outward from the bottom of the package, in a grid pattern. Yet\\nanother packaging technology that has emerged is known as the ball grid array (BGA).\\nThe BGA is similar to the PGA except that the pins are small round balls, instead of posts.\\n3.6\\nProgrammable Logic Devices\\n111\\nThe advantage of BGA packages is that the pins are very small; hence more pins can be\\nprovided on a relatively small package.\\nEach logic block in an FPGA typically has a small number of inputs and outputs. A\\nvariety of FPGA products are on the market, featuring different types of logic blocks. The\\nmost commonly used logic block is a lookup table (LUT), which contains storage cells that\\nare used to implement a small logic function. Each cell is capable of holding a single logic\\nvalue, either 0 or 1. The stored value is produced as the output of the storage cell. LUTs\\nof various sizes may be created, where the size is dened by the number of inputs. Figure\\n3.36a shows the structure of a small LUT. It has two inputs, x1 and x2, and one output, f .\\nIt is capable of implementing any logic function of two variables. Because a two-variable\\ntruth table has four rows, this LUT has four storage cells. One cell corresponds to the output\\nvalue in each row of the truth table. The input variables x1 and x2 are used as the select inputs\\nof three multiplexers, which, depending on the valuation of x1 and x2, select the content of\\none of the four storage cells as the output of the LUT. We introduced multiplexers in section\\n2.8.2 and will discuss storage cells in Chapter 10.\\nTo see how a logic function can be realized in the two-input LUT, consider the truth\\ntable in Figure 3.36b. The function f1 from this table can be stored in the LUTas illustrated in\\n(a) Circuit for a two-input LUT\\nx1\\nx2\\nf\\n0/1\\n0/1\\n0/1\\n0/1\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\nx1 x2\\n(b) f 1\\nx1x2\\nx1x2\\n+\\n=\\n(c) Storage cell contents in the LUT\\nx1\\nx2\\n1\\n0\\n0\\n1\\nf 1\\nf 1\\nFigure 3.36\\nA two-input lookup table (LUT).\\n112\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nFigure 3.36c. The arrangement of multiplexers in the LUT correctly realizes the function f1.\\nWhen x1 = x2 = 0, the output of the LUT is driven by the top storage cell, which represents\\nthe entry in the truth table for x1x2 = 00. Similarly, for all valuations of x1 and x2, the logic\\nvalue stored in the storage cell corresponding to the entry in the truth table chosen by the\\nparticular valuation appears on the LUT output. Providing access to the contents of storage\\ncells is only one way in which multiplexers can be used to implement logic functions. A\\ndetailed presentation of the applications of multiplexers is given in Chapter 6.\\nFigure 3.37 shows a three-input LUT. It has eight storage cells because a three-variable\\ntruth table has eight rows. In commercial FPGA chips, LUTs usually have either four or\\nve inputs, which require 16 and 32 storage cells, respectively. In Figure 3.29 we showed\\nthat PALs usually have extra circuitry included with their AND-OR gates. The same is true\\nfor FPGAs, which usually have extra circuitry, besides a LUT, in each logic block. Figure\\n3.38 shows how a ip-op may be included in an FPGA logic block. As discussed for\\nx1\\nf\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\nx2\\nx3\\nFigure 3.37\\nA three-input LUT.\\nOut\\nD\\nQ\\nClock\\nSelect\\nFlip-op\\nIn1\\nIn2\\nIn3\\nLUT\\nFigure 3.38\\nInclusion of a ip-op in an FPGA logic block.\\n3.6\\nProgrammable Logic Devices\\n113\\nFigure 3.29, the ip-op is used to store the value of its D input under control of its clock\\ninput. Examples of logic blocks in commercial FPGAs are presented in Appendix E.\\nFor a logic circuit to be realized in an FPGA, each logic function in the circuit must be\\nsmall enough to t within a single logic block. In practice, a users circuit is automatically\\ntranslated into the required form by using CAD tools (see Chapter 12). When a circuit\\nis implemented in an FPGA, the logic blocks are programmed to realize the necessary\\nfunctions and the routing channels are programmed to make the required interconnections\\nbetween logic blocks. FPGAs are congured by using the ISP method, which we explained\\nin section 3.6.4. The storage cells in the LUTs in an FPGA are volatile, which means that\\nthey lose their stored contents whenever the power supply for the chip is turned off. Hence\\nthe FPGA has to be programmed every time power is applied. Often a small memory\\nchip that holds its data permanently, called a programmable read-only memory (PROM),\\nis included on the circuit board that houses the FPGA. The storage cells in the FPGA are\\nloaded automatically from the PROM when power is applied to the chips.\\nA small FPGA that has been programmed to implement a circuit is depicted in Figure\\n3.39. The FPGA has two-input LUTs, and there are four wires in each routing channel.\\nThe gure shows the programmed states of both the logic blocks and wiring switches in\\na section of the FPGA. Programmable wiring switches are indicated by an X. Each switch\\nshown in blue is turned on and makes a connection between a horizontal and vertical wire.\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n1\\nx1\\nx2\\nx2\\nx3\\nf 1\\nf 2\\nf 1\\nf 2\\nf\\nx1\\nx2\\nx3\\nf\\nFigure 3.39\\nA section of a programmed FPGA.\\n114\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nThe switches shown in black are turned off. We describe how the switches are implemented\\nby using transistors in section 3.10.1. The truth tables programmed into the logic blocks in\\nthe top row of the FPGA correspond to the functions f1 = x1x2 and f2 = x2x3. The logic\\nblock in the bottom right of the gure is programmed to produce f = f1 +f2 = x1x2 +x2x3.\\n3.6.6\\nUsing CAD Tools to Implement Circuits in CPLDs\\nand FPGAs\\nIn section 2.9 we suggested the reader should work through Tutorial 1, in Appendix B,\\nto gain some experience using real CAD tools.\\nTutorial 1 covers the steps of design\\nentry and functional simulation. Now that we have discussed some of the details of the\\nimplementation of circuits in chips, the reader may wish to experiment further with the\\nCAD tools. In Tutorials 2 and 3 (Appendices C and D) we show how circuits designed with\\nCAD tools can be implemented in CPLD and FPGA chips.\\n3.6.7\\nApplications of CPLDs and FPGAs\\nCPLDs and FPGAs are used today in many diverse applications, such as consumer products\\nlike DVD players and high-end television sets, controller circuits for automobile factories\\nand test equipment, Internet routers and high-speed network switches, and computer equip-\\nment like large tape and disk storage systems.\\nIn a given design situation a CPLD may be chosen when the needed circuit is not very\\nlarge, or when the device has to perform its function immediately upon application of power\\nto the circuit. FPGAs are not a good choice for this latter case because, as we mentioned\\nbefore, they are congured by volatile storage elements that lose their stored contents when\\nthe power is turned off. This property results in a delay before the FPGA chip can perform\\nits function when turned on.\\nFPGAs are suitable for implementation of circuits over a large range of size, from\\nabout 1000 to more than a million equivalent logic gates. In addition to size a designer\\nwill consider other criteria, such as the needed speed of operation of a circuit, power\\ndissipation constraints, and the cost of the chips. When FPGAs do not meet one or more of\\nthe requirements, the user may choose to create a custom-manufactured chip as described\\nbelow.\\n3.7\\nCustom Chips, Standard Cells, and Gate Arrays\\nThe key factor that limits the size of a circuit that can be accommodated in a PLD is the\\nexistence of programmable switches. Although these switches provide the important benet\\nof user programmability, they consume a signicant amount of space on the chip, which\\nleads to increased cost. They also result in a reduction in the speed of operation of circuits,\\nand an increase in power consumption. In this section we will introduce some integrated\\ncircuit technologies that do not contain programmable switches.\\n3.7\\nCustom Chips, Standard Cells, and Gate Arrays\\n115\\nTo provide the largest number of logic gates, highest circuit speed, or lowest power, a\\nso-called custom chip can be manufactured. Whereas a PLD is prefabricated, containing\\nlogic gates and programmable switches that are programmed to realize a users circuit, a\\ncustom chip is created from scratch. The designer of a custom chip has complete exibility\\nto decide the size of the chip, the number of transistors the chip contains, the placement of\\neach transistor on the chip, and the way the transistors are connected together. The process\\nof dening exactly where on the chip each transistor and wire is situated is called chip\\nlayout. For a custom chip the designer may create any layout that is desired. A custom chip\\nrequires a large amount of design effort and is therefore expensive. Consequently, such\\nchips are produced only when standard parts like FPGAs do not meet the requirements. To\\njustify the expense of a custom chip, the product being designed must be expected to sell in\\nsufcient quantities to recoup the cost. Two examples of products that are usually realized\\nwith custom chips are microprocessors and memory chips.\\nIn situations where the chip designer does not need complete exibility for the layout\\nof each individual transistor in a custom chip, some of the design effort can be avoided\\nby using a technology known as standard cells. Chips made using this technology are\\noften called application-specic integrated circuits (ASICs). This technology is illustrated\\nin Figure 3.40, which depicts a small portion of a chip. The rows of logic gates may be\\nconnected by wires that are created in the routing channels between the rows of gates. In\\ngeneral, many types of logic gates may be used in such a chip. The available gates are\\nprebuilt and are stored in a library that can be accessed by the designer. In Figure 3.40 the\\nwires are drawn in two colors. This scheme is used because metal wires can be created\\non integrated circuits in multiple layers, which makes it possible for two wires to cross\\none another without creating a short circuit. The blue wires represent one layer of metal\\nwires, and the black wires are a different layer. Each blue square represents a hard-wired\\nconnection (called a via) between a wire on one layer and a wire on the other layer. In\\ncurrent technology it is possible to have eight or more layers of metal wiring. Some of the\\nf 1\\nf 2\\nx1\\nx3\\nx2\\nFigure 3.40\\nA section of two rows in a standard-cell chip.\\n116\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nmetal layers can be placed on top of the transistors in the logic gates, resulting in a more\\nefcient chip layout.\\nLike a custom chip, a standard-cell chip is created from scratch according to a users\\nspecications. The circuitry shown in Figure 3.40 implements the two logic functions\\nthat we realized in a PLA in Figure 3.26, namely, f1 = x1x2 + x1x3 + x1x2x3 and f2 =\\nx1x2 + x1x2x3 + x1x3. Because of the expense involved, a standard-cell chip would never\\nbe created for a small circuit such as this one, and thus the gure shows only a portion\\nof a much larger chip. The layout of individual gates (standard cells) is predesigned and\\nxed. The chip layout can be created automatically by CAD tools because of the regular\\narrangement of the logic gates (cells) in rows. A typical chip has many long rows of logic\\ngates with a large number of wires between each pair of rows. The I/O blocks around the\\nperiphery connect to the pins of the chip package, which is usually a QFP, PGA, or BGA\\npackage.\\nAnother technology, similar to standard cells, is the gate-array technology. In a gate\\narray parts of the chip are prefabricated, and other parts are custom fabricated for a par-\\nticular users circuit. This concept exploits the fact that integrated circuits are fabricated\\nin a sequence of steps, some steps to create transistors and other steps to create wires to\\nconnect the transistors together. In gate-array technology, the manufacturer performs most\\nof the fabrication steps, typically those involved in the creation of the transistors, without\\nconsidering the requirements of a users circuit. This process results in a silicon wafer (see\\nFigure 1.1) of partially nished chips, called the gate-array template. Later the template is\\nmodied, usually by fabricating wires that connect the transistors together, to create a users\\ncircuit in each nished chip. The gate-array approach provides cost savings in comparison\\nto the custom-chip approach because the gate-array manufacturer can amortize the cost of\\nchip fabrication over a large number of template wafers, all of which are identical. Many\\nvariants of gate-array technology exist. Some have relatively large logic cells, while others\\nare congurable at the level of a single transistor.\\nAn example of a gate-array template is given in Figure 3.41. The gate array contains a\\ntwo-dimensional array of logic cells. The chips general structure is similar to a standard-\\ncell chip except that in the gate array all logic cells are identical. Although the types of logic\\ncells used in gate arrays vary, one common example is a two- or three-input NAND gate.\\nIn some gate arrays empty spaces exist between the rows of logic cells to accommodate\\nthe wires that will be added later to connect the logic cells together. However, most gate\\narrays do not have spaces between rows of logic cells, and the interconnection wires are\\nfabricated on top of the logic cells. This design is possible because, as discussed for Figure\\n3.40, metal wires can be created on a chip in multiple layers. This approach is known as the\\nsea-of-gates technology. Figure 3.42 depicts a small section of a gate array that has been\\ncustomized to implement the logic function f = x2x3 + x1x3. As we showed in section 2.7,\\nit is easy to verify that this circuit with only NAND gates is equivalent to the AND-OR\\nform of the circuit.\\n3.7\\nCustom Chips, Standard Cells, and Gate Arrays\\n117\\nFigure 3.41\\nA sea-of-gates gate array.\\nf 1\\nx1\\nx3\\nx2\\nFigure 3.42\\nThe logic function f1 = x2x3 + x1x3 in the gate array of Figure 3.41.\\n118\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.8\\nPractical Aspects\\nSo far in this chapter, we have described the basic operation of logic gate circuits and given\\nexamples of commercial chips. In this section we provide more detailed information on\\nseveral aspects of digital circuits. We describe how transistors are fabricated in silicon and\\ngive a detailed explanation of how transistors operate. We discuss the robustness of logic\\ncircuits and discuss the important issues of signal propagation delays and power dissipation\\nin logic gates.\\n3.8.1\\nMOSFET Fabrication and Behavior\\nTo understand the operation of NMOS and PMOS transistors, we need to consider how\\nthey are built in an integrated circuit. Integrated circuits are fabricated on silicon wafers.\\nA silicon wafer (see Figure 1.1) is usually 6, 8, or 12 inches in diameter and is somewhat\\nsimilar in appearance to an audio compact disc (CD). Many integrated circuit chips are\\nfabricated on one wafer, and the wafer is then cut to provide the individual chips.\\nSilicon is an electrical semiconductor, which means that it can be manipulated such\\nthat it sometimes conducts electrical current and at other times does not. A transistor is\\nfabricated by creating areas in the silicon substrate that have an excess of either positive\\nor negative electrical charge. Negatively charged areas are called type n, and positively\\ncharged areas are type p. Figure 3.43 illustrates the structure of an NMOS transistor. It has\\ntype n silicon for both the source and drain terminals, and type p for the substrate terminal.\\nMetal wiring is used to make electrical connections to the source and drain terminals.\\nWhen MOSFETs were invented, the gate terminal was made of metal. Now a material\\nknown as polysilicon is used. Like metal, polysilicon is a conductor, but polysilicon is\\npreferable to metal because the former has properties that allow MOSFETs to be fabricated\\nwith extremely small dimensions. The gate is electrically isolated from the rest of the\\ntransistor by a layer of silicon dioxide (SiO2), which is a type of glass that acts as an electrical\\ninsulator between the gate terminal and the substrate of the transistor. The transistors\\noperation is governed by electrical elds caused by voltages applied to its terminals, as\\ndiscussed below.\\nIn Figure 3.43 the voltage levels applied at the source, gate, and drain terminals are\\nlabeled VS, VG, and VD, respectively. Consider rst the situation depicted in Figure 3.43a in\\nwhich both the source and gate are connected to Gnd (VS = VG = 0 V). The type n source\\nand type n drain are isolated from one another by the type p substrate. In electrical terms two\\ndiodes exist between the source and drain. One diode is formed by the pn junction between\\nthe substrate and source, and the other diode is formed by the pn junction between the\\nsubstrate and drain. These back-to-back diodes represent a very high resistance (about 1012\\n [1]) between the drain and source that prevents current ow. We say that the transistor\\nis turned off, or cut off, in this state.\\nNext consider the effect of increasing the voltage at the gate terminal with respect to\\nthe voltage at the source. Let VGS represent the gate-to-source voltage. If VGS is greater\\nthan a certain minimum positive voltage, called the threshold voltage VT, then the transistor\\nchanges from an open switch to a closed switch, as explained below. The exact level of VT\\ndepends on many factors, but it is typically about 0.2 VDD.\\n3.8\\nPractical Aspects\\n119\\n+ + + + + + + + + + + + + + + +\\n+ + +\\n+ + + + + +\\n+ + + + + +\\n+ + + + + +\\n+ + + + + +\\n+ + + + + + + + +\\n+ + + + + + + + +\\n+ + + + + + + + + + +\\n+ + + + + + + + + + +\\nDrain (type n)\\nSource (type n)\\nSubstrate ( type p)\\nSIO2\\n(a) When VGS = 0 V, the transistor is off\\n+ + + + + + + + + +\\n+ + +\\n+ + + + + +\\n+ + + + + +\\n+ + + + + +\\n+ + + + + + + + +\\n+ + + + + + + + + +\\n+ + + + + + + + + + + + + + + + + + + + + + + + + + + +\\nChannel (n-type)\\nSIO2\\nVDD\\n(b) When VGS = 5 V, the transistor is on\\n+ + + + + + + + +\\nV S\\n0 V\\n=\\nV G\\n0 V\\n=\\nV D\\nV D\\n0 V\\n=\\nV G\\n5 V\\n=\\nV S\\n0 V\\n=\\n+ + + + + +\\nFigure 3.43\\nPhysical structure of an NMOS transistor.\\nThe transistors state when VGS > VT is illustrated in Figure 3.43b. The gate terminal\\nis connected to VDD, resulting in VGS = 5 V. The positive voltage on the gate attracts free\\nelectrons that exist in the type n source terminal, as well as in other areas of the transistor,\\ntoward the gate. Because the electrons cannot pass through the layer of glass under the\\ngate, they gather in the region of the substrate between the source and drain, which is called\\nthe channel. This concentration of electrons inverts the silicon in the area of the channel\\nfrom type p to type n, which effectively connects the source and the drain. The size of\\nthe channel is determined by the length and width of the gate. The channel length L is the\\ndimension of the gate between the source and drain, and the channel width W is the other\\n120\\nC H A P T E R\\n3\\n\\nImplementation Technology\\ndimension. The channel can also be thought of as having a depth, which is dependent on\\nthe applied voltages at the source, gate, and drain.\\nNo current can ow through the gate node of the transistor, because of the layer of\\nglass that insulates the gate from the substrate. A current ID may ow from the drain node\\nto the source. For a xed value of VGS > VT, the value of ID depends on the voltage\\napplied across the channel VDS. If VDS = 0 V, then no current ows. As VDS is increased,\\nID increases approximately linearly with the applied VDS, as long as VD is sufciently small\\nto provide at least VT volts across the drain end of the channel, that is VGD > VT. In this\\nrange of voltages, namely, 0 < VDS < (VGS  VT), the transistor is said to operate in the\\ntriode region, also called the linear region. The relationship between voltage and current\\nis approximated by the equation\\nID = k\\nn\\nW\\nL\\n\\n(VGS  VT)VDS  1\\n2V 2\\nDS\\n\\n[3.1]\\nThe symbol k\\nn is called the process transconductance parameter. It is a constant that\\ndepends on the technology being used and has the units A/V 2.\\nAs VD is increased, the current ow through the transistor increases, as given by equa-\\ntion 3.1, but only to a certain point. When VDS = VGS VT, the current reaches its maximum\\nvalue. For larger values of VDS, the transistor is no longer operating in the triode region.\\nSince the current is at its saturated (maximum) value, we say that the transistor is in the\\nsaturation region. The current is now independent of VDS and is given by the expression\\nID = 1\\n2k\\nn\\nW\\nL (VGS  VT)2\\n[3.2]\\nFigure 3.44 shows the shape of the current-voltage relationship in the NMOS transistor\\nfor a xed value of VGS > VT. The gure indicates the point at which the transistor leaves\\nthe triode region and enters the saturation region, which occurs at VDS = VGS  VT.\\nID\\n0\\nTriode\\nVDS\\nSaturation\\nV GS\\nV T\\n\\nFigure 3.44\\nThe current-voltage relationship in the NMOS transistor.\\n3.8\\nPractical Aspects\\n121\\nExample 3.3\\nAssume the values k\\nn = 60 A/V2, W/L = 2.0 m/0.5 m, VS = 0 V, VG = 5 V, and\\nVT = 1 V. If VD = 2.5 V, the current in the transistor is given by equation 3.1 as ID  1.7\\nmA. If VD = 5 V, the saturation current is calculated using equation 3.2 as ID  2 mA.\\nThe PMOS Transistor\\nThe behavior of PMOS transistors is the same as for NMOS except that all voltages and\\ncurrents are reversed. The source terminal of the PMOS transistor is the terminal with the\\nhigher voltage level (recall that for an NMOS transistor the source terminal is the one with\\nthe lower voltage level), and the threshold voltage required to turn the transistor on has a\\nnegative value. PMOS transistors have the same physical construction as NMOS transistors\\nexcept that wherever the NMOS transistor has type n silicon, the PMOS transistor has type\\np, and vice versa. For a PMOS transistor the equivalent of Figure 3.43a is to connect\\nboth the source and gate nodes to VDD, in which case the transistor is turned off. To turn\\nthe PMOS transistor on, equivalent to Figure 3.43b, we would set the gate node to Gnd,\\nresulting in VGS = 5 V.\\nBecause the channel is type p silicon, instead of type n, the physical mechanism for\\ncurrent conduction in PMOS transistors is different from that in NMOS transistors. A\\ndetailed discussion of this issue is beyond the scope of this book, but one implication has to\\nbe mentioned. Equations 3.1 and 3.2 use the parameter k\\nn. The corresponding parameter\\nfor a PMOS transistor is k\\np, but current ows more readily in type n silicon than in type p,\\nwith the result that in a typical technology k\\np  0.4  k\\nn. For a PMOS transistor to have\\ncurrent capacity equal to that of an NMOS transistor, we must use W/L of about two to\\nthree times larger in the PMOS transistor. In logic gates the sizes of NMOS and PMOS\\ntransistors are usually chosen to account for this factor.\\n3.8.2\\nMOSFET On-Resistance\\nIn section 3.1 we considered MOSFETs as ideal switches that have innite resistance when\\nturned off and zero resistance when on. The actual resistance in the channel when the\\ntransistor is turned on, referred to as the on-resistance, is given by VDS/ID. Using equation\\n3.1 we can calculate the on-resistance in the triode region, as shown in Example 3.4.\\nExample 3.4\\nConsider a CMOS inverter in which the input voltage Vx is equal to 5V.The NMOS transistor\\nis turned on, and the output voltage Vf is close to 0 V. Hence VDS for the NMOS transistor\\nis close to zero and the transistor is operating in the triode region. In the curve in Figure\\n3.44, the transistor is operating at a point very close to the origin. Although the value of\\nVDS is small, it is not exactly zero. In the next section we explain that VDS would typically\\nbe about 0.1 mV. Hence the current ID is not exactly zero; it is dened by equation 3.1. In\\nthis equation we can ignore the term involving V 2\\nDS because VDS is small. In this case the\\n122\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nVDD\\n(b) Vx = 5 V\\nIstat\\nR\\nRDS\\nV f\\nV OL\\n=\\n(a) NMOS NOT gate\\nVf\\nVDD\\nVx\\nFigure 3.45\\nVoltage levels in the NMOS inverter.\\non-resistance is approximated by\\nRDS = VDS/ID = 1/\\n\\nk\\nn\\nW\\nL (VGS  VT)\\n\\n[3.3]\\nAssuming the values k\\nn = 60 A/V2, W/L = 2.0 m/0.5 m, VGS = 5 V, and VT = 1 V,\\nwe get RDS  1 k.\\n3.8.3\\nVoltage Levels in Logic Gates\\nIn Figure 3.1 we showed that the logic values are represented by a range of voltage levels.\\nWe should now consider the issue of voltage levels more carefully.\\nThe high and low voltage levels in a logic family are characterized by the operation\\nof its basic inverter. Figure 3.45a reproduces the circuit in Figure 3.5 for an inverter built\\nwith NMOS technology. When Vx = 0 V, the NMOS transistor is turned off. No current\\nows; hence Vf = 5 V. When Vx = VDD, the NMOS transistor is turned on. To calculate\\nthe value of Vf , we can represent the NMOS transistor by a resistor with the value RDS, as\\nillustrated in Figure 3.45b. Then Vf is given by the voltage divider\\nVf = VDD\\nRDS\\nRDS + R\\nExample 3.5\\nAssume that R = 25 k. Using the result from Example 3.4, RDS = 1 k, which gives\\nVf  0.2 V.\\n3.8\\nPractical Aspects\\n123\\nAs indicated in Figure 3.45b, a current Istat ows through the NMOS inverter under the\\nstatic condition Vx = VDD. This current is given by\\nIstat = Vf /RDS = 0.2 V/1 k = 0.2 mA\\nThis static current has important implications, which we discuss in section 3.8.6.\\nIn modern NMOS circuits, the pull-up device R is implemented using a PMOS transis-\\ntor. Such circuits are referred to as pseudo-NMOS circuits. They are fully compatible with\\nCMOS circuits; hence a single chip may contain both CMOS and pseudo-NMOS gates.\\nExample 3.13 shows the circuit for a pseudo-NMOS inverter and discusses how to calculate\\nits output voltage levels.\\nThe CMOS Inverter\\nIt is customary to use the symbols VOH and VOL to characterize the voltage levels in\\na logic circuit. The meaning of VOH is the voltage produced when the output is high.\\nSimilarly, VOL refers to the voltage produced when the output is low. As discussed above,\\nin the NMOS inverter VOH = VDD and VOL is about 0.2 V.\\nConsideragaintheCMOSinverterinFigure3.12a. Itsoutput-inputvoltagerelationship\\nis summarized by the voltage transfer characteristic shown in Figure 3.46. The curve gives\\nthe steady-state value of Vf for each value of Vx. When Vx = 0 V, the NMOS transistor\\nis off. No current ows; hence Vf = VOH = VDD. When Vx = VDD, the PMOS transistor\\nis off, no current ows, and Vf = VOL = 0 V. For completeness we should mention that\\neven when a transistor is turned off, a small current, called the leakage current, may ow\\nthrough it. This current has a slight effect on VOH and VOL. For example, a typical value of\\nVOL is 0.1 mV, rather than 0 V [1].\\nFigure 3.46 includes labels at the points where the output voltage begins to change from\\nhigh to low, and vice versa. The voltage VIL represents the point where the output voltage\\nis high and the slope of the curve equals 1. This voltage level is dened as the maximum\\ninput voltage level that the inverter will interpret as low, hence producing a high output.\\nSimilarly, the voltage VIH, which is the other point on the curve where the slope equals 1,\\nis the minimum input voltage level that the inverter will interpret as high, hence producing\\na low output. The parameters VOH, VOL, VIL, and VIH are important for quantifying the\\nrobustness of a logic family, as discussed below.\\n3.8.4\\nNoise Margin\\nConsider the two NOT gates shown in Figure 3.47a. Let us refer to the gates on the left\\nand right as N1 and N2, respectively. Electronic circuits are constantly subjected to random\\nperturbations, called noise, which can alter the output voltage levels produced by the gate\\nN1. It is essential that this noise not cause the gate N2 to misinterpret a low logic value as\\na high one, or vice versa. Consider the case where N1 produces its low voltage level VOL.\\nThe presence of noise may alter the voltage level, but as long as it remains less than VIL,\\nit will be interpreted correctly by N2. The ability to tolerate noise without affecting the\\n124\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nVf\\nVx\\nV OL\\n0 V\\n=\\nV OH\\nV DD\\n=\\nV T\\nV IL\\nV IH\\nV DD\\nV T\\n\\n(\\n) V DD\\nV DD\\n2\\n-----------\\nSlope\\n1\\n\\n=\\nFigure 3.46\\nThe voltage transfer characteristic for the CMOS inverter.\\ncorrect operation of the circuit is known as noise margin. For the low output voltage, we\\ndene the low noise margin as\\nNML = VIL  VOL\\nA similar situation exists when N1 produces its high output voltage VOH. Any existing\\nnoise in the circuit may alter the voltage level, but it will be interpreted correctly by N2 as\\nlong as the voltage is greater than VIH. The high noise margin is dened as\\nNMH = VOH  VIH\\nExample 3.6\\nFor a given technology the voltage transfer characteristic of the basic inverter determines the\\nlevels VOH, VOL, VIL, and VIH. For CMOS we showed in Figure 3.46 that VOH = VDD and\\nVOL = 0 V. By nding the two points where the slope of the voltage transfer characteristic\\nis equal to 1, it can be shown [1] that VIL = 1\\n8(3VDD + 2VT) and VIH = 1\\n8(5VDD  2VT).\\nFor the typical value VT = 0.2 VDD, this gives\\nNML = NMH = 0.425  VDD\\n3.8\\nPractical Aspects\\n125\\nHence the available noise margin depends on the power supply voltage level. For VDD = 5\\nV, the noise margin is 2.1 V, and for VDD = 3.3 V, the noise margin is 1.4 V.\\n3.8.5\\nDynamic Operation of Logic Gates\\nIn Figure 3.47a the node between the two gates is labeled A. Because of the way in which\\ntransistors are constructed in silicon, N2 has the effect of contributing to a capacitive load at\\nnodeA. Figure3.43showsthattransistorsareconstructedbyusingseverallayersofdifferent\\nmaterials. Wherever two types of material meet or overlap inside the transistor, a capacitor\\nmay be effectively created. This capacitance is called parasitic, or stray, capacitance\\nbecause it results as an undesired side effect of transistor fabrication. In Figure 3.47 we\\nare interested in the capacitance that exists at node A. A number of parasitic capacitors are\\nattached to this node, some caused by N1 and others caused by N2. One signicant parasitic\\ncapacitor exists between the input of inverter N2 and ground. The value of this capacitor\\ndepends on the sizes of the transistors in N2. Each transistor contributes a gate capacitance,\\nCg = W  L  Cox. The parameter Cox, called the oxide capacitance, is a constant for\\nthe technology being used and has the units fF/m2. Additional capacitance is caused by\\nthe transistors in N1 and by the metal wiring that is attached to node A. It is possible to\\n(b) The capacitive load at node A\\nVf\\nVDD\\nVx\\nVDD\\nC\\nx\\nf\\nA\\n(a) A NOT gate driving another NOT gate\\nVA\\nN 1\\nN 2\\nFigure 3.47\\nParasitic capacitance in integrated circuits.\\n126\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nrepresent all of the parasitic capacitance by a single equivalent capacitance between node\\nA and ground [2]. In Figure 3.47b this equivalent capacitance is labeled C.\\nThe existence of stray capacitance has a negative effect on the speed of operation of\\nlogic circuits. Voltage across a capacitor cannot change instantaneously. The time needed to\\ncharge or discharge a capacitor depends on the size of the capacitance C and on the amount\\nof current through the capacitor. In the circuit of Figure 3.47b, when the PMOS transistor in\\nN1 is turned on, the capacitor is charged to VDD; it is discharged when the NMOS transistor\\nis turned on. In each case the current ow ID through the involved transistor and the value\\nof C determine the rate of charging and discharging the capacitor.\\nChapter 2 introduced the concept of a timing diagram, and Figure 2.10 shows a timing\\ndiagram in which waveforms have perfectly vertical edges in transition from one logic level\\nto the other. In real circuits, waveforms do not have this ideal shape, but instead have\\nthe appearance of those in Figure 3.48. The gure gives a waveform for the input Vx in\\nFigure 3.47b and shows the resulting waveform at node A. We assume that Vx is initially at\\nthe voltage level VDD and then makes a transition to 0. Once Vx reaches a sufciently low\\nvoltage, N1 begins to drive voltage VA toward VDD. Because of the parasitic capacitance,\\nVA cannot change instantaneously and a waveform with the shape indicated in the gure\\nresults. The time needed for VA to change from low to high is called the rise time, tr, which\\nis dened as the time elapsed from when VA is at 10 percent of VDD until it reaches 90\\npercent of VDD. Figure 3.48 also denes the total amount of time needed for the change at\\nVx to cause a change in VA. This interval is called the propagation delay, often written tp,\\nof the inverter. It is the time from when Vx reaches 50 percent of VDD until VA reaches the\\nsame level.\\nPropagation delay\\nVDD\\nVDD\\nGnd\\nGnd\\nVx\\nVA\\n50%\\n50%\\n90%\\nPropagation delay\\n10%\\ntr\\n50%\\n90%\\n50%\\n10%\\ntf\\nFigure 3.48\\nVoltage waveforms for logic gates.\\n3.8\\nPractical Aspects\\n127\\nAfter remaining at 0 V for some time, Vx then changes back to VDD, causing N1 to\\ndischarge C to Gnd. In this case the transition time at node A pertains to a change from\\nhigh to low, which is referred to as the fall time, tf , from 90 percent of VDD to 10 percent\\nof VDD. As indicated in the gure, there is a corresponding propagation delay for the new\\nchange in Vx to affect VA. In a given logic gate, the relative sizes of the PMOS and NMOS\\ntransistors are usually chosen such that tr and tf have about the same value.\\nEquations 3.1 and 3.2 specify the amount of current ow through an NMOS transistor.\\nGiven the value of C in Figure 3.47, it is possible to calculate the propagation delay for a\\nchange in VA from high to low. For simplicity, assume that Vx is initially 0 V; hence the\\nPMOS transistor is turned on, and VA = 5 V. Then Vx changes to VDD at time 0, causing\\nthe PMOS transistor to turn off and the NMOS to turn on. The propagation delay is then\\nthe time required to discharge C through the NMOS transistor to the voltage VDD/2. When\\nVx rst changes to VDD, VA = 5 V; hence the NMOS transistor will have VDS = VDD and\\nwill be in the saturation region. The current ID is given by equation 3.2. Once VA drops\\nbelow VDD  VT, the NMOS transistor will enter the triode region where ID is given by\\nequation 3.1. For our purposes, we can approximate the current ow as VA changes from\\nVDD to VDD/2 by nding the average of the values given by equation 3.2 with VDS = VDD\\nand equation 3.1 with VDS = VDD/2. Using the basic expression for the time needed to\\ncharge a capacitor (see Example 3.11), we have\\ntp = CV\\nID\\n= CVDD/2\\nID\\nSubstituting for the average value of ID as discussed above, yields [1]\\ntp =\\n1.7 C\\nkn\\nW\\nL VDD\\n[3.4]\\nThis expression species that the speed of the circuit depends both on the value of C and\\non the dimensions of the transistor. The delay can be reduced by making C smaller or by\\nmaking the ratio W/L larger. The expression shows the propagation time when the output\\nchanges from a high level to a low level. The low-to-high propagation time is given by the\\nsame expression but using k\\np and W/L of the PMOS transistor.\\nIn logic circuits, L is usually set to the minimum value that is permitted according to the\\nspecications of the fabrication technology used. The value of W is chosen depending on\\nthe amount of current ow, hence propagation delay, that is desired. Figure 3.49 illustrates\\ntwo sizes of transistors. Part (a) depicts a minimum-size transistor, which would be used\\nin a circuit wherever capacitive loading is small or where speed of operation is not critical.\\nFigure 3.49b shows a larger transistor, which has the same length as the transistor in part\\n(a) but a larger width. There is a trade-off involved in choosing transistor sizes, because\\na larger transistor takes more space on a chip than a smaller one. Also, increasing W not\\nonly increases the amount of current ow in the transistor but also results in an increase\\nin the parasitic capacitance (recall that the capacitance Cg between the gate terminal and\\nground is proportional to W  L), which tends to offset some of the expected improvement\\nin performance. In logic circuits large transistors are used where high capacitive loads must\\nbe driven and where signal propagation delays must be minimized.\\n128\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n(a) Small transistor\\nL\\nW1\\nL\\nW2\\n(b) Larger transistor\\nFigure 3.49\\nTransistor sizes.\\nExample 3.7\\nIn the circuit in Figure 3.47, assume that C = 70 fF and that W/L = 2.0 m/0.5 m. Also,\\nk\\nn = 60 A/V2 and VDD = 5 V. Using equation 3.4, the high-to-low propagation delay of\\nthe inverter is tp  0.1 ns.\\n3.8.6\\nPower Dissipation in Logic Gates\\nIn an electronic circuit it is important to consider the amount of electrical power consumed\\nby the transistors. Integrated circuit technology allows fabrication of millions of transistors\\non a single chip; hence the amount of power used by an individual transistor must be small.\\nPower dissipation is an important consideration in all applications of logic circuits, but it\\nis crucial in situations that involve battery-operated equipment, such as portable computers\\nand the like.\\nConsider again the NMOS inverter in Figure 3.45. When Vx = 0, no current ows and\\nhence no power is used. But when Vx = 5 V, power is consumed because of the current\\nIstat. The power consumed in the steady state is given by PS = IstatVDD. In Example 3.5\\nwe calculated Istat = 0.2 mA. The power consumed is then PS = 0.2 mA 5 V = 1.0 mW.\\nIf we assume that a chip contains, say, the equivalent of 10,000 inverters, then the total\\npower consumption is 10 W! Because of this large power consumption, NMOS-style gates\\nare used only in special-purpose applications, which we discuss in section 3.8.8.\\nTo distinguish between power consumed during steady-state conditions and power\\nconsumed when signals are changing, it is customary to dene two types of power. Static\\npower is dissipated by the current that ows in the steady state, and dynamic power is\\nconsumed when the current ows because of changes in signal levels. NMOS circuits\\nconsume static power as well as dynamic power, while CMOS circuits consume only\\ndynamic power.\\nConsider the CMOS inverter presented in Figure 3.12a. When the input Vx is low, no\\ncurrent ows because the NMOS transistor is off. When Vx is high, the PMOS transistor is\\n3.8\\nPractical Aspects\\n129\\noff and again no current ows. Hence no current ows in a CMOS circuit under steady-state\\nconditions. Current does ow in CMOS circuits, however, for a short time when signals\\nchange from one voltage level to another.\\nFigure 3.50a depicts the following situation. Assume that Vx has been at 0 V for some\\ntime; hence Vf = 5 V. Now let Vx change to 5 V. The NMOS transistor turns on, and it\\npulls Vf toward Gnd. Because of the parasitic capacitance C at node f , voltage Vf does not\\nchange instantaneously, and current ID ows through the NMOS transistor for a short time\\nwhile the capacitor is being discharged. A similar situation occurs when Vx changes from\\n5 V to 0, as illustrated in Figure 3.50b. Here the capacitor C initially has 0 volts across it\\nand is then charged to 5 V by the PMOS transistor. Current ows from the power supply\\nthrough the PMOS transistor while the capacitor is being charged.\\nThe voltage transfer characteristic for the CMOS inverter, shown in Figure 3.46, indi-\\ncates that a range of input voltage Vx exists for which both transistors in the inverter are\\nturned on. Within this voltage range, specically VT < Vx < (VDD  VT), current ows\\nfrom VDD to Gnd through both transistors. This current is often referred to as the short-\\ncircuit current in the gate. In comparison to the amount of current used to (dis)charge the\\ncapacitor C, the short-circuit current is negligible in most cases.\\nThe power used by a single CMOS inverter is extremely small. Consider again the\\nsituation in Figure 3.50a when Vf = VDD. The amount of energy stored in the capacitor is\\nequal to CV 2\\nDD/2 (see Example 3.12). When the capacitor is discharged to 0 V, this stored\\nenergy is dissipated in the NMOS transistor. Similarly, for the situation in Figure 3.50b, the\\nenergy CV 2\\nDD/2 is dissipated in the PMOS transistor when C is charged up to VDD. Thus for\\neach cycle in which the inverter charges and discharges C, the amount of energy dissipated\\nis equal to CV 2\\nDD. Since power is dened as energy used per unit time, the power dissi-\\npated in the inverter is the product of the energy used in one discharge/charge cycle times the\\nVDD\\nVf\\nVx\\nID\\nVx\\nVf\\nID\\n(a) Current ow when input Vx\\nchanges from 0 V to 5 V\\n(b) Current ow when input Vx\\nchanges from 5 V to 0 V\\nFigure 3.50\\nDynamic current ow in CMOS circuits.\\n130\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nnumber of such cycles per second, f . Hence the dynamic power consumed is\\nPD = fCV 2\\nDD\\nIn practice, the total amount of dynamic power used in CMOS circuits is signicantly lower\\nthan the total power needed in other technologies, such as NMOS. For this reason, virtually\\nall large integrated circuits fabricated today are based on CMOS technology.\\nExample 3.8\\nFor a CMOS inverter, assume that C = 70 fF and f = 100 MHz. The dynamic power\\nconsumed by the gate is PD = 175 W. If we assume that a chip contains the equivalent of\\n10,000invertersandthat, onaverage, 20percentofthegateschangevaluesatanygiventime,\\nthen the total amount of dynamic power used in the chip is PD = 0.210,000175 W =\\n0.35 W.\\n3.8.7\\nPassing 1s and 0s Through Transistor Switches\\nIn Figure 3.4 we showed that NMOS transistors are used as pull-down devices and PMOS\\ntransistors are used as pull-up devices. We now consider using the transistors in the opposite\\nway, that is, using an NMOS transistor to drive an output high and using a PMOS transistor\\nto drive an output low.\\nFigure 3.51a illustrates the case of an NMOS transistor for which both the gate terminal\\nand one side of the switch are driven to VDD. Let us assume initially that both VG and node\\nA are at 0 V, and we then change VG to 5 V. Node A is the transistors source terminal\\nbecause it has the lowest voltage. Since VGS = VDD, the transistor is turned on and drives\\nnode A toward VDD. When the voltage at node A rises, VGS decreases until the point when\\nVGS is no longer greater than VT. At this point the transistor turns off. Thus in the steady\\nstate VA = VDD  VT, which means that an NMOS transistor can only partially pass a high\\nvoltage signal.\\n(a) NMOS transistor\\nVDD\\n(b) PMOS transistor\\nVDD\\nA\\nB\\nFigure 3.51\\nNMOS and PMOS transistors used in the opposite way\\nfrom Figure 3.4.\\n3.8\\nPractical Aspects\\n131\\nA similar situation occurs when a PMOS transistor is used to pass a low voltage level,\\nas depicted in Figure 3.51b. Here assume that initially both VG and node B are at 5 V. Then\\nwe change VG to 0 V so that the transistor turns on and drives the source node (node B)\\ntoward 0 V. When node B is decreased to VT, the transistor turns off; hence the steady-state\\nvoltage is equal to VT.\\nIn section 3.1 we said that for an NMOS transistor the substrate (body) terminal is\\nconnected to Gnd and for a PMOS transistor the substrate is connected to VDD. The voltage\\nbetween the source and substrate terminals, VSB, which is called the substrate bias voltage,\\nis normally equal to 0 V in a logic circuit. But in Figure 3.51 both the NMOS and PMOS\\ntransistors have VSB = VDD. The bias voltage has the effect of increasing the threshold\\nvoltage in the transistor VT by a factor of about 1.5 or higher [2, 1]. This issue is known as\\nthe body effect.\\nConsider the logic gate shown in Figure 3.52. In this circuit the VDD and Gnd con-\\nnections are reversed from the way in which they were used in previously discussed cir-\\ncuits. When both Vx1 and Vx2 are high, then Vf is pulled up to the high output voltage,\\nVOH = VDD  1.5VT. If VDD = 5 V and VT = 1 V, then VOH = 3.5 V. When either Vx1 or\\nVx2 is low, then Vf is pulled down to the low output voltage, VOL = 1.5VT, or about 1.5 V.\\nAs shown by the truth table in the gure, the circuit represents anAND gate. In comparison\\nto the normalAND gate shown in Figure 3.15, the circuit in Figure 3.52 appears to be better\\nbecause it requires fewer transistors. But a drawback of this circuit is that it offers a lower\\nnoise margin because of the poor levels of VOH and VOL.\\nAnother important weakness of the circuit in Figure 3.52 is that it causes static power\\ndissipation, unlike a normal CMOSAND gate. Assume that the output of such anAND gate\\ndrives the input of a CMOS inverter. When Vf = 3.5 V, the NMOS transistor in the inverter\\nis turned on and the inverter output has a low voltage level. But the PMOS transistor in\\n(a) An AND gate circuit\\nVf\\nVDD\\n(b) Truth table and voltage levels\\n1.5 V\\n1.5 V\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n1.5 V\\n3.5 V\\nf\\n0\\n0\\n0\\n1\\nVx1\\nVx2\\nx1 x2\\nV f\\nVoltage\\nLogic\\nvalue\\nLogic\\nvalue\\nFigure 3.52\\nA poor implementation of a CMOS AND gate.\\n132\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nthe inverter is not turned off, because its gate-to-source voltage is 1.5 V, which is larger\\nthan VT. Static current ows from VDD to Gnd through the inverter. A similar situation\\noccurs when the AND gate produces the low output Vf = 1.5 V. Here the PMOS transistor\\nin the inverter is turned on, but the NMOS transistor is not turned off. The AND gate\\nimplementation in Figure 3.52 is not used in practice.\\n3.8.8\\nFan-in and Fan-out in Logic Gates\\nThe fan-in of a logic gate is dened as the number of inputs to the gate. Depending on how\\na logic gate is constructed, it may be impractical to increase the number of inputs beyond\\na small number. For example, consider the NMOS NAND gate in Figure 3.53, which\\nhas k inputs. We wish to consider the effect of k on the propagation delay tp through the\\ngate. Assume that all k NMOS transistors have the same width W and length L. Because\\nthe transistors are connected in series, we can consider them to be equivalent to one long\\ntransistor with length k L and width W. Using equation 3.4 (which can be applied to both\\nVf\\nVDD\\nVx2\\nVx1\\nVx3\\nVxk\\nFigure 3.53\\nHigh fan-in NMOS NAND gate.\\n3.8\\nPractical Aspects\\n133\\nCMOS and NMOS gates), the propagation delay is given by\\ntp =\\n1.7 C\\nkn\\nW\\nL VDD\\n k\\nHere C is the equivalent capacitance at the output of the gate, including the parasitic\\ncapacitance contributed by each of the k transistors. The performance of the gate can be\\nimproved somewhat by increasing W for each NMOS transistor. But this change further\\nincreases C and comes at the expense of chip area. Another drawback of the circuit is that\\neach NMOS transistor has the effect of increasing VOL, hence reducing the noise margin. It\\nis practical to build NAND gates in this manner only if the fan-in is small.\\nAs another example of fan-in, Figure 3.54 shows an NMOS k-input NOR gate. In this\\ncase the k NMOS transistors connected in parallel can be viewed as one large transistor\\nwith width k  W and length L. According to equation 3.4, the propagation delay should\\nbe decreased by the factor k. However, the parallel-connected transistors increase the load\\ncapacitance C at the gates output and, more importantly, it is extremely unlikely that all of\\nthe transistors would be turned on when Vf is changing from a high to low level. It is thus\\npractical to build high fan-in NOR gates in NMOS technology. We should note, however,\\nthat in an NMOS gate the low-to-high propagation delay may be slower than the high-to-\\nlow delay as a result of the current-limiting effect of the pull-up device (see Examples 3.13\\nand 3.14).\\nHigh fan-in CMOS logic gates always require either k NMOS or k PMOS transistors\\nin series and are therefore never practical. In CMOS the only reasonable way to construct\\na high fan-in gate is to use two or more lower fan-in gates. For example, one way to realize\\na six-input AND gate is as 2 three-input AND gates that connect to a two-input AND gate.\\nIt is possible to build a six-input CMOS AND gate using fewer transistors than needed with\\nthis approach, but we leave this as an exercise for the reader (see problem 3.4).\\nVxk\\nVf\\nVDD\\nVx1\\nVx2\\nFigure 3.54\\nHigh fan-in NMOS NOR gate.\\n134\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nFan-out\\nFigure 3.48 illustrated timing delays for one NOT gate driving another. In real circuits\\neach logic gate may be required to drive several others. The number of other gates that a\\nspecic gate drives is called its fan-out. An example of fan-out is depicted in Figure 3.55a,\\nwhich shows an inverter N1 that drives the inputs of n other inverters. Each of the other\\ninverters contributes to the total capacitive loading on node f . In part (b) of the gure,\\nthe n inverters are represented by one large capacitor Cn. For simplicity, assume that each\\ninverter contributes a capacitance C and that Cn = n  C. Equation 3.4 shows that the\\npropagation delay increases in direct proportion to n.\\n(b) Equivalent circuit for timing purposes\\nx\\nf\\n(a) Inverter that drives n other inverters\\nTo inputs of\\nn other inverters\\nTo inputs of\\nn other inverters\\nCn\\nx\\nV f\\n for n = 1\\nV f\\n for n = 4\\nV f\\nVDD\\nGnd\\nTime\\n0\\n(c) Propagation times for different values of n\\nN 1\\nFigure 3.55\\nThe effect of fan-out on propagation delay.\\n3.8\\nPractical Aspects\\n135\\nFigure 3.55c illustrates how n affects the propagation delay. It assumes that a change\\nfrom logic value 1 to 0 on signal x occurs at time 0. One curve represents the case where\\nn = 1, and the other curve corresponds to n = 4. Using the parameters from Example 3.7,\\nwhen n = 1, we have tp = 0.1 ns. Then for n = 4, tp  0.4 ns. It is possible to reduce tp\\nby increasing the W/L ratios of the transistors in N1.\\nBuffers\\nIn circuits in which a logic gate has to drive a large capacitive load, buffers are often\\nused to improve performance. A buffer is a logic gate with one input, x, and one output,\\nf , which produces f = x. The simplest implementation of a buffer uses two inverters, as\\nshown in Figure 3.56a. Buffers can be created with different amounts of drive capability,\\ndepending on the sizes of the transistors (see Figure 3.49). In general, because they are\\nused for driving higher-than-normal capacitive loads, buffers have transistors that are larger\\nthan those in typical logic gates. The graphical symbol for a noninverting buffer is given\\nin Figure 3.56b.\\nAnother type of buffer is the inverting buffer. It produces the same output as an inverter,\\nf = x, but is built with relatively large transistors. The graphical symbol for the inverting\\nbuffer is the same as for the NOT gate; an inverting buffer is just a NOT gate that is capable\\nof driving large capacitive loads. In Figure 3.55 for large values of n an inverting buffer\\ncould be used for the inverter labeled N1.\\nIn addition to their use for improving the speed performance of circuits, buffers are\\nalso used when high current ow is needed to drive external devices. Buffers can handle\\n(a) Implementation of a buffer\\nVf\\nVDD\\nVx\\nx\\nf\\n(b) Graphical symbol\\nFigure 3.56\\nA noninverting buffer.\\n136\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nrelatively large amounts of current ow because they are built with large transistors. A\\ncommon example of this use of buffers is to control a light-emitting diode (LED). We\\ndescribe an example of this application of buffers in section 7.14.3.\\nIn general, fan-out, capacitive loading, and current ow are important issues that the\\ndesigner of a digital circuit must consider carefully. In practice, the decision as to whether\\nor not buffers are needed in a circuit is made with the aid of CAD tools.\\nTri-state Buffers\\nIn section 3.6.2 we mentioned that a type of buffer called a tri-state buffer is included\\nin some standard chips and in PLDs. A tri-state buffer has one input, x, one output, f , and a\\ncontrol input, called enable, e. The graphical symbol for a tri-state buffer is given in Figure\\n3.57a. The enable input is used to determine whether or not the tri-state buffer produces\\nan output signal, as illustrated in Figure 3.57b. When e = 0, the buffer is completely\\ndisconnected from the output f . When e = 1, the buffer drives the value of x onto f ,\\ncausing f = x. This behavior is described in truth-table form in part (c) of the gure. For\\nthe two rows of the table where e = 0, the output is denoted by the logic value Z, which\\nis called the high-impedance state. The name tri-state derives from the fact that there are\\ntwo normal states for a logic signal, 0 and 1, and Z represents a third state that produces no\\noutput signal. Figure 3.57d shows a possible implementation of the tri-state buffer.\\nFigure 3.58 shows several types of tri-state buffers. The buffer in part (b) has the same\\nbehavior as the buffer in part (a), except that when e = 1, it produces f = x. Part (c) of\\nthe gure gives a tri-state buffer for which the enable signal has the opposite behavior; that\\nis, when e = 0, f = x, and when e = 1, f = Z. The term often used to describe this type\\n(b) Equivalent circuit\\n(c) Truth table\\nx\\nf\\ne\\n(a) A tri-state buffer\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\nZ\\nZ\\n0\\n1\\nf\\ne\\nx\\nx\\nf\\ne = 0\\ne = 1\\nx\\nf\\nf\\nx\\ne\\n(d) Implementation\\nFigure 3.57\\nTri-state buffer.\\n3.8\\nPractical Aspects\\n137\\nx\\nf\\ne\\n(b)\\nx\\nf\\ne\\n(a)\\nx\\nf\\ne\\n(c)\\nx\\nf\\ne\\n(d)\\nFigure 3.58\\nFour types of tri-state buffers.\\nof behavior is to say that the enable is active low. The buffer in Figure 3.58d also features\\nan active-low enable, and it produces f = x when e = 0.\\nAs a small example of how tri-state buffers can be used, consider the circuit in Figure\\n3.59. In this circuit the output f is equal to either x1 or x2, depending on the value of s.\\nWhen s = 0, f = x1, and when s = 1, f = x2. Circuits of this kind, which choose one of the\\ninputs and reproduce the signal on this input at the output terminal, are called multiplexer\\ncircuits. A circuit that implements the multiplexer using AND and OR gates is shown in\\nFigure 2.26. We will present another way of building multiplexer circuits in section 3.9.2\\nand will discuss them in detail in Chapter 6.\\nIn the circuit of Figure 3.59, the outputs of the tri-state buffers are wired together. This\\nconnection is possible because the control input s is connected so that one of the two buffers\\nis guaranteed to be in the high-impedance state. The x1 buffer is active only when s = 0,\\nand the x2 buffer is active only when s = 1. It would be disastrous to allow both buffers\\nto be active at the same time. Doing so would create a short circuit between VDD and Gnd\\nas soon as the two buffers produce different values. For example, assume that x1 = 1 and\\nx2 = 0. The x1 buffer produces the output VDD, and the x2 buffer produces Gnd. A short\\ncircuit is formed between VDD and Gnd, through the transistors in the tri-state buffers. The\\namount of current that ows through such a short circuit is usually sufcient to destroy the\\ncircuit.\\nf\\nx1\\nx2\\ns\\nFigure 3.59\\nAn application of tri-state buffers.\\n138\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nThe kind of wired connection used for the tri-state buffers is not possible with ordinary\\nlogic gates, because their outputs are always active; hence a short circuit would occur. As\\nwe already know, for normal logic circuits the equivalent result of the wired connection is\\nachieved by using an OR gate to combine signals, as is done in the sum-of-products form.\\n3.9\\nTransmission Gates\\nIn section 3.8.7 we showed that an NMOS transistor passes 0 well and 1 poorly, while a\\nPMOS transistor passes 1 well and 0 poorly. It is possible to combine an NMOS and a\\nPMOS transistor into a single switch that is capable of driving its output terminal either to\\na low or high voltage equally well. Figure 3.60a gives the circuit for a transmission gate.\\nAs indicated in parts (b) and (c) of the gure, it acts as a switch that connects x to f . Switch\\ncontrol is provided by the select input s and its complement s. The switch is turned on by\\nsetting Vs = 5 V and Vs = 0. When Vx is 0, the NMOS transistor will be turned on (because\\nVGS = Vs  Vx = 5 V) and Vf will be 0. On the other hand, when Vx is 5 V, then the PMOS\\ntransistor will be on (VGS = Vs  Vx = 5 V) and Vf will be 5 V. A graphical symbol for\\nthe transmission gate is given in Figure 3.60d.\\nTransmission gates can be used in a variety of applications. We will show next how\\nthey lead to efcient implementations of Exclusive OR (XOR) logic gates and multiplexer\\ncircuits.\\n(a) Circuit\\nf\\nx\\n(b) Truth table\\nZ\\nx\\n0\\n1\\nf\\ns\\ns\\ns\\ns\\n0\\n=\\ns\\n1\\n=\\nx\\nx\\nf = Z\\nf = x\\n(c) Equivalent circuit\\n(d) Graphical symbol\\nf\\nx\\ns\\ns\\nFigure 3.60\\nA transmission gate.\\n3.9\\nTransmission Gates\\n139\\n3.9.1\\nExclusive-OR Gates\\nSo far we have encountered AND, OR, NOT, NAND, and NOR gates as the basic elements\\nfrom which logic circuits can be constructed. There is another basic element that is very\\nuseful in practice, particularly for building circuits that perform arithmetic operations, as\\nwe will see in Chapter 5. This element realizes the Exclusive-OR function dened in Figure\\n3.61a. The truth table for this function is similar to the OR function except that f = 0 when\\nboth inputs are 1. Because of this similarity, the function is called Exclusive-OR, which is\\ncommonly abbreviated as XOR. The graphical symbol for a gate that implements XOR is\\ngiven in part (b) of the gure.\\n(b) Graphical symbol\\n(a) Truth table\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\nx1 x2\\nx1\\nx2\\nf\\nx1\\nx2\\n\\n=\\nf\\nx1\\nx2\\n\\n=\\n(c) Sum-of-products implementation\\nf\\nx1\\nx2\\n\\n=\\nx1\\nx2\\n(d) CMOS implementation\\nx1\\nx2\\nf\\nx1\\nx2\\n\\n=\\nFigure 3.61\\nExclusive-OR gate.\\n140\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nx1\\nx2\\nf\\ns\\nFigure 3.62\\nA 2-to-1 multiplexer built using transmission\\ngates.\\nThe XOR operation is usually denoted with the  symbol. It can be realized in the\\nsum-of-products form as\\nx1  x2 = x1x2 + x1x2\\nwhich leads to the circuit in Figure 3.61c. We know from section 3.3 that eachAND and OR\\ngate requires six transistors, while a NOT gate needs two transistors. Hence 22 transistors\\nare required to implement this circuit in CMOS technology. It is possible to greatly reduce\\nthe number of transistors needed by making use of transmission gates. Figure 3.61d gives\\na circuit for an XOR gate that uses two transmission gates and two inverters. The output f\\nis set to the value of x2 when x1 = 0 by the top transmission gate. The bottom transmission\\ngate sets f to x2 when x1 = 1. The reader can verify that this circuit properly implements\\nthe XOR function. We show how such circuits are derived in Chapter 6.\\n3.9.2\\nMultiplexer Circuit\\nIn Figure 3.59 we showed how a multiplexer can be constructed with tri-state buffers. A\\nsimilar structure can be used to realize a multiplexer with transmission gates, as indicated\\nin Figure 3.62. The select input s is used to choose whether the output f should have the\\nvalue of input x1 or x2. If s = 0, then f = x1; if s = 1, then f = x2.\\n3.10\\nImplementation Details for SPLDs, CPLDs,\\nand FPGAs\\nWe introduced PLDs in section 3.6. In the chip diagrams shown in that section, the pro-\\ngrammable switches are represented using the symbol X. We now show how these switches\\nare implemented using transistors.\\nIncommercialSPLDstwomaintechnologiesareusedtomanufacturetheprogrammable\\nswitches. The oldest technology is based on using metal-alloy fuses as programmable links.\\nIn this technology the PLAs and PALs are manufactured so that each pair of horizontal and\\n3.10\\nImplementation Details for SPLDs, CPLDs, and FPGAs\\n141\\nvertical wires that cross is connected by a small metal fuse. When the chip is programmed,\\nfor every connection that is not wanted in the circuit being implemented, the associated\\nfuse is melted. The programming process is not reversible, because the melted fuses are\\ndestroyed. We will not elaborate on this technology, because it has mostly been replaced\\nby a newer, better method.\\nIn currently produced PLAs and PALs, programmable switches are implemented using\\na special type of programmable transistor. Because CPLDs comprise PAL-like blocks, the\\ntechnology used in SPLDs is also applicable to CPLDs. We will illustrate the main ideas\\nby rst describing PLAs. For a PLA to be useful for implementing a wide range of logic\\nfunctions, it should support both functions of only a few variables and functions of many\\nvariables. In section 3.8.8 we discussed the issue of fan-in of logic gates. We showed that\\nwhen the fan-in is high, the best type of gate to use is the NMOS NOR gate. Hence PLAs\\nare usually based on this type of gate.\\nAs a small example of PLA implementation, consider the circuit in Figure 3.63. The\\nhorizontal wire labeled S1 is the output of an NMOS NOR gate with the inputs x2 and\\nx3. Thus S1 = x2 + x3. Similarly, S2 and S3 are the outputs of NOR gates that produce\\nVDD\\nVDD\\nVDD\\nVDD\\nVDD\\nS1\\nS2\\nS3\\nNOR plane\\nNOR plane\\nf1\\nf2\\nx1\\nx2\\nx3\\nFigure 3.63\\nAn example of a NOR-NOR PLA.\\n142\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nS2 = x1 + x3 and S3 = x1 + x2 + x3. The three NOR gates that produce S1, S2, and S3\\nare arranged in a regular structure that is efcient to create on an integrated circuit. This\\nstructure is called a NOR plane. The NOR plane is extended to larger sizes by adding\\ncolumns for additional inputs and adding rows for more NOR gates.\\nThe signals S1, S2, and S3 serve as inputs to a second NOR plane. This NOR plane is\\nturned 90 degrees clockwise with respect to the rst NOR plane to make the diagram easier\\nto draw. The NOR gate that produces the output f1 has the inputs S1 and S2. Thus\\nf1 = S1 + S2 = (x2 + x3) + (x1 + x3)\\nUsing DeMorgans theorem, this expression is equivalent to the product-of-sums expression\\nf1 = S1S2 = (x2 + x3)(x1 + x3)\\nSimilarly, the NOR gate with output f2 has inputs S1 and S3. Therefore,\\nf2 = S1 + S3 = (x2 + x3) + (x1 + x2 + x3)\\nwhich is equivalent to\\nf2 = S1S3 = (x2 + x3)(x1 + x2 + x3)\\nThe style of PLA illustrated in Figure 3.63 is called a NOR-NOR PLA. Alternative\\nimplementations also exist, but because of its simplicity, the NOR-NOR style is the most\\npopular choice. The reader should note that the PLA in Figure 3.63 is not programmable\\nwith the transistors connected as shown, it realizes only the two specic logic functions f1\\nand f2. But the NOR-NOR structure can be used in a programmable version of the PLA, as\\nexplained below.\\nStrictly speaking, the term PLA should be used only for the xed type of PLA de-\\npicted in Figure 3.63.\\nThe proper technical term for a programmable type of PLA is\\neld-programmable logic array (FPLA). However, it is common usage to omit the F. Fig-\\nure 3.64a shows a programmable version of a NOR plane. It has n inputs, x1, . . . , xn,\\nand k outputs, S1, . . . , Sk. At each crossing point of a horizontal and vertical wire there\\nexists a programmable switch. The switch comprises two transistors connected in series, an\\nNMOS transistor and an electrically erasable programmable read-only memory (EEPROM)\\ntransistor.\\nThe programmable switch is based on the behavior of the EEPROM transistor. Elec-\\ntronics textbooks, such as [1, 2], give detailed explanations of how EEPROM transistors\\noperate. Here we will provide only a brief description. A programmable switch is depicted\\nin Figure 3.64b, and the structure of the EEPROM transistor is given in Figure 3.64c. The\\nEEPROM transistor has the same general appearance as the NMOS transistor (see Figure\\n3.43) with one major difference. The EEPROM transistor has two gates: the normal gate\\nthat an NMOS transistor has and a second oating gate. The oating gate is so named be-\\ncause it is surrounded by insulating glass and is not connected to any part of the transistor.\\nWhen the transistor is in the original unprogrammed state, the oating gate has no effect\\non the transistors operation and it works as a normal NMOS transistor. During normal use\\nof the PLA, the voltage on the oating gate Ve is set to VDD by circuitry not shown in the\\ngure, and the EEPROM transistor is turned on.\\nProgramming of the EEPROM transistor is accomplished by turning on the transistor\\nwith a higher-than-normal voltage level (typically, Ve = 12V), which causes a large amount\\n3.10\\nImplementation Details for SPLDs, CPLDs, and FPGAs\\n143\\nVDD\\nVDD\\nVDD\\nS1\\nS2\\nSk\\nx1\\nx2\\nxn\\n(a) Programmable NOR-plane\\n=\\nVe\\n(b) A programmable switch\\nVe\\n+ + + +\\n+ + + + +\\n+ + + + + + + + + + +\\n+ + + +\\n+\\n(c) EEPROM transistor\\nFigure 3.64\\nUsing EEPROM transistors to create a programmable NOR plane.\\nof current to ow through the transistors channel. Figure 3.64c shows that a part of the\\noating gate extends downward so that it is very close to the top surface of the channel.\\nA high current owing through the channel causes an effect, known as Fowler-Nordheim\\ntunneling, in which some of the electrons in the channel tunnel through the insulating\\nglass at its thinnest point and become trapped under the oating gate. After the programming\\n144\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nprocess is completed, the trapped electrons repel other electrons from entering the channel.\\nWhen the voltage Ve = 5 V is applied to the EEPROM transistor, which would normally\\ncause it to turn on, the trapped electrons keep the transistor turned off. Hence in the NOR\\nplane in Figure 3.64a, programming is used to disconnect inputs from the NOR gates.\\nFor the inputs that should be connected to each NOR gate, the corresponding EEPROM\\ntransistors are left in the unprogrammed state.\\nOnce an EEPROM transistor is programmed, it retains the programmed state perma-\\nnently. However, the programming process can be reversed. This step is called erasing,\\nand it is done using voltages that are of the opposite polarity to those used for programming.\\nIn this case, the applied voltage causes the electrons that are trapped under the oating gate\\nto tunnel back to the channel. The EEPROM transistor returns to its original state and again\\nacts like a normal NMOS transistor.\\nFor completeness, we should also mention another technology that is similar to EEP-\\nROM, called erasable PROM (EPROM). This type of transistor, which was actually created\\nas the predecessor of EEPROM, is programmed in a similar fashion to EEPROM. However,\\nerasing is done differently: to erase an EPROM transistor, it must be exposed to light energy\\nof specic wavelengths. To facilitate this process, chips based on EPROM technology are\\nhoused in packages with a clear glass window through which the chip is visible. To erase\\na chip, it is placed under an ultraviolet light source for several minutes. Because erasure\\nof EPROM transistors is more awkward than the electrical process used to erase EEPROM\\ntransistors, EPROM technology has essentially been replaced by EEPROM technology in\\npractice.\\nA complete NOR-NOR PLA using EEPROM technology, with four inputs, six sum\\nterms in the rst NOR plane, and two outputs, is depicted in Figure 3.65.\\nEach pro-\\ngrammable switch that is programmed to the off state is shown as X in black, and each\\nswitch that is left unprogrammed is shown in blue. With the programming states shown in\\nthe gure, the PLA realizes the logic functions f1 = (x1 + x3)(x1 + x2)(x1 + x2 + x3) and\\nf2 = (x1 + x3)(x1 + x2)(x1 + x2).\\nRather than implementing logic functions in product-of-sums form, a PLA can also\\nbe used to realize the sum-of-products form. For sum-of-products we need to implement\\nAND gates in the rst NOR plane of the PLA. If we rst complement the inputs to the\\nNOR plane, then according to DeMorgans theorem, this is equivalent to creating an AND\\nplane. We can generate the complements at no cost in the PLAbecause each input is already\\nprovided in both true and complemented forms. An example that illustrates implementation\\nof the sum-of-products form is given in Figure 3.66. The outputs from the rst NOR plane\\nare labeled P1, . . . , P6 to reect our interpretation of them as product terms. The signal\\nP1 is programmed to realize x1 + x2 = x1x2. Similarly, P2 = x1x3, P3 = x1x2x3, and\\nP4 = x1x2x3. Having generated the desired product terms, we now need to OR them. This\\noperation can be accomplished by complementing the outputs of the second NOR plane.\\nFigure 3.66 includes NOT gates for this purpose. The states indicated for the programmable\\nswitches in the OR plane (the second NOR plane) in the gure yield the following outputs:\\nf1 = P1 + P2 + P3 = x1x2 + x1x3 + x1x2x3, and f2 = P1 + P4 = x1x2 + x1x2x3.\\nThe concepts described above for PLAs can also be used in PALs. Figure 3.67 shows a\\nPALwith four inputs and two outputs. Let us assume that the rst NOR plane is programmed\\nto realize product terms in the manner described above. Notice in the gure that the product\\n3.10\\nImplementation Details for SPLDs, CPLDs, and FPGAs\\n145\\nf1\\nS1\\nS2\\nf2\\nx1\\nx2\\nx3\\nNOR plane\\nNOR plane\\nS3\\nS4\\nx4\\nS5\\nS6\\nVDD\\nVDD\\nFigure 3.65\\nProgrammable version of the NOR-NOR PLA.\\nterms are hardwired in groups of three to OR gates that produce the outputs of the PAL.\\nAs we illustrated in Figure 3.29, the PAL may also contain extra circuitry between the OR\\ngates and the output pins, which is not shown in Figure 3.67. The PAL is programmed\\nto realize the same logic functions, f1 and f2, that were generated in the PLA in Figure\\n3.66. Observe that the product term x1x2 is implemented twice in the PAL, on both P1 and\\nP4. Duplication is necessary because in a PAL product terms cannot be shared by multiple\\noutputs, as they can be in a PLA. Another detail to observe in Figure 3.67 is that although\\nthe function f2 requires only two product terms, each OR gate is hardwired to three product\\nterms. The extra product term P6 must be set to logic value 0, so that it has no effect. This\\nis accomplished by programming P6 so that it produces the product of an input and that\\ninputs complement, which always results in 0. In the gure, P6 = x1x1 = 0, but any other\\ninput could also be used for this purpose.\\nThe PAL-like blocks contained in CPLDs are usually implemented using the techniques\\ndiscussed in this section. In a typical CPLD, the AND plane is built using NMOS NOR\\ngates, with appropriate complementing of the inputs. The OR plane is hardwired as it is in\\n146\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nf1\\nP1\\nP2\\nf2\\nx1\\nx2\\nx3\\nNOR plane\\nNOR plane\\nP3\\nP4\\nx4\\nP5\\nP6\\nVDD\\nVDD\\nFigure 3.66\\nA NOR-NOR PLA used for sum-of-products.\\na PAL, rather than being fully programmable as in a PLA. However, some exibility exists\\nin the number of product terms that feed each OR gate. This exibility is accomplished by\\nusing a programmable circuit that can allocate the product terms to whichever OR gates\\nthe user desires. An example of this type of exibility, provided in a commercial CPLD, is\\ngiven in Appendix E.\\n3.10.1\\nImplementation in FPGAs\\nFPGAs do not use EEPROM technology to implement the programmable switches. Instead,\\ntheprogramminginformationisstoredinmemorycells, called staticrandomaccessmemory\\n(SRAM) cells. The operation of this type of storage cell is described in detail in section\\n10.1.3. For now it is sufcient to know that each cell can store either a logic 0 or 1, and it\\nprovides this stored value as an output. An SRAM cell is used for each truth-table value\\n3.10\\nImplementation Details for SPLDs, CPLDs, and FPGAs\\n147\\nf2\\nP1\\nP2\\nx1\\nx2\\nx3\\nNOR plane\\nP3\\nP4\\nx4\\nP5\\nP6\\nVDD\\nf1\\nFigure 3.67\\nPAL programmed to implement the functions in Figure 3.66.\\nstored in a LUT. SRAM cells are also used to congure the interconnection wires in an\\nFPGA.\\nFigure 3.68 depicts a small section of the FPGA from Figure 3.39. The logic block\\nshown produces the output f1, which is driven onto the horizontal wire drawn in blue. This\\nwire can be connected to some of the vertical wires that it crosses, using programmable\\n1\\n0\\nV f 1\\nVA\\n0\\n0\\n0\\n0\\n1\\nx1\\nx2\\nf 1\\nSRAM\\nSRAM\\nSRAM\\n(to other wires)\\nFigure 3.68\\nPass-transistor switches in FPGAs.\\n148\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nswitches. Each switch is implemented using an NMOS transistor, with its gate terminal\\ncontrolled by an SRAM cell. Such a switch is known as a pass-transistor switch. If a\\n0 is stored in an SRAM cell, then the associated NMOS transistor is turned off. But if\\na 1 is stored in the SRAM cell, as shown for the switch drawn in blue, then the NMOS\\ntransistor is turned on. This switch forms a connection between the two wires attached to its\\nsource and drain terminals. The number of switches that are provided in the FPGAdepends\\non the specic chip architecture. In some FPGAs some of the switches are implemented\\nusing tri-state buffers, instead of pass transistors. Examples of commercial FPGA chips are\\npresented in Appendix E.\\nIn section 3.8.7 we showed that an NMOS transistor can only partially pass a high logic\\nvalue. Hence in Figure 3.68 if Vf1 is a high voltage level, then VA is only partially high. Using\\nthe values from section 3.8.7, if Vf1 = 5 V, then VA = 3.5 V. As we explained in section\\n3.8.7, this degraded voltage level has the result of causing static power to be consumed\\n(see Example 3.15). One solution to this problem [1] is illustrated in Figure 3.69. We\\nassume that the signal VA passes through another pass-transistor switch before reaching its\\ndestination at another logic block. The signal VB has the same value as VA because the\\nthreshold voltage drop occurs only when passing through the rst pass-transistor switch.\\nTo restore the level of VB, it is buffered with an inverter. A PMOS transistor is connected\\nbetween the input of the inverter and VDD, and that transistor is controlled by the inverters\\noutput. The PMOS transistor has no effect on the inverters output voltage level when\\nVB = 0 V. But when VB = 3.5 V, then the inverter output is low, which turns on the PMOS\\ntransistor. This transistor quickly restores VB to the proper level of VDD, thus preventing\\ncurrent from owing in the steady state. Instead of using this pull-up transistor solution,\\nanother possible approach is to alter the threshold voltage of the PMOS transistor (during\\nthe integrated circuit manufacturing process) in the inverter in Figure 3.69, such that the\\nmagnitude of its threshold voltage is large enough to keep the transistor turned off when\\nVB = 3.5 V. In commercial FPGAs both of these solutions are used in different chips.\\nAn alternative to using a single NMOS transistor is to use a transmission gate, de-\\nscribed in section 3.9, for each switch. While this solves the voltage-level problem, it has\\ntwodrawbacks. First, havingbothanNMOSandPMOStransistorintheswitchincreasesthe\\nVDD\\nTo logic block\\n1\\nSRAM\\nVA\\nVB\\nFigure 3.69\\nRestoring a high voltage level.\\n3.12\\nExamples of Solved Problems\\n149\\ncapacitive loading on the interconnection wires, which increases the propagation delays\\nand power consumption. Second, the transmission gate takes more chip area than does a\\nsingle NMOS transistor. For these reasons, commercial FPGA chips do not currently use\\ntransmission-gate switches.\\n3.11\\nConcluding Remarks\\nWe have described the most important concepts that are needed to understand how logic\\ngates are built using transistors. Our discussions of transistor fabrication, voltage levels,\\npropagation delays, power dissipation, and the like are meant to give the reader an appre-\\nciation of the practical issues that have to be considered when designing and using logic\\ncircuits.\\nWe have introduced several types of integrated circuit chips. Each type of chip is\\nappropriate for specic types of applications. The standard chips, such as the 7400 series,\\ncontain only a few simple gates and are rarely used today. Exceptions to this are the buffer\\nchips, which are employed in digital circuits that must drive large capacitive loads at high\\nspeeds. The various types of PLDs are widely used in many types of applications. Simple\\nPLDs, like PLAs and PALs, are appropriate for implementation of small logic circuits.\\nThe SPLDs offer low cost and high speed. CPLDs can be used for the same applications\\nas SPLDs, but CPLDs are also well suited for implementation of larger circuits, up to\\nabout 10,000 to 20,000 gates. Many of the applications that can be targeted to CPLDs can\\nalternatively be realized with FPGAs. Which of these two types of chips are used in a\\nspecic design situation depends on many factors. Following the trend of putting as much\\ncircuitry as possible into a single chip, CPLDs and FPGAs are much more widely used than\\nSPLDs. Most digital designs created in the industry today contain some type of PLD.\\nThe gate-array, standard-cell, and custom-chip technologies are used in cases where\\nPLDs are not appropriate. Typical applications are those that entail very large circuits,\\nrequire extremely high speed-of-operation, need low power consumption, and where the\\ndesigned product is expected to sell in large volume.\\nThe next chapter examines the issue of optimization of logic functions. Some of the\\ntechniques discussed are appropriate for use in the synthesis of logic circuits regardless\\nof what type of technology is used for implementation. Other techniques are suitable\\nfor synthesizing circuits so that they can be implemented in chips with specic types of\\nresources. We will show that when synthesizing a logic function to create a circuit, the\\noptimization methods used depend, at least in part, on which type of chip is being used.\\n3.12\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\n150\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nx1\\nf\\nx2\\nx3\\nx4\\nx5\\nFigure 3.70\\nThe AOI cell for Example 3.9.\\nExample 3.9\\nProblem: We introduced standard cell technology in section 3.7. In this technology, circuits\\nare built by interconnecting building-block cells that implement simple functions, like basic\\nlogic gates. Acommonly used type of standard cell are the and-or-invert (AOI) cells, which\\ncan be efciently built as CMOS complex gates. Consider the AOI cell shown in Figure\\n3.70. This cell implements the function f = x1x2 + x3x4 + x5. Derive the CMOS complex\\ngate that implements this cell.\\nSolution: Applying Demorgans theorem in two steps gives\\nf = x1x2  x3x4  x5\\n= (x1 + x2)  (x3 + x4)  x5\\nSince all input variables are complemented in this expression, we can directly derive\\nthe pull-up network as having parallel-connected PMOS transistors controlled by x1 and\\nx2, in series with parallel-connected transistors controlled by x3 and x4, in series with a\\ntransistor controlled by x5. This circuit, along with the corresponding pull-down network,\\nis shown in Figure 3.71.\\nExample 3.10 Problem: For the CMOS complex gate in Figure 3.71, determine the sizes of transistors\\nthat should be used such that the speed performance of this gate is similar to that of an\\ninverter.\\nSolution: Recall from section 3.8.5 that a transistor with length L and width W has a drive\\nstrength proportional to the ratio W/L. Also recall that when transistors are connected in\\nparallel their widths are effectively added, leading to an increase in drive strength. Similarly,\\nwhen transistors are connected in series, their lengths are added, leading to a decrease in\\ndrive strength. Let us assume that all NMOS and PMOS transistors have the same length,\\nLn = Lp = L. In Figure 3.71 the NMOS transistor connected to input Vx5 can have the\\nsame width as in an inverter, Wn. But the worst-case path through the pull-down network\\nin this circuit involves two NMOS transistors in series. For these NMOS transistors, which\\nare connected to inputs Vx1, . . . , Vx4, we should make the widths equal to 2  Wn. For the\\npull-up network, the worst-case path involves three transistors in series. Since, as we said\\nin section 3.8.1, PMOS transistors have about half the drive strength of NMOS transistors,\\nwe should make the effective width of the PMOS transistors\\nWp = 3  Wn  2 = 6Wn\\n3.12\\nExamples of Solved Problems\\n151\\nVDD\\nVx5\\nVx3\\nVx2\\nVf\\nVx1\\nVx4\\nFigure 3.71\\nCircuit for Examples 3.9 and 3.10.\\nExample 3.11\\nProblem: In section 3.8.5, we said that the time needed to charge a capacitor is given by\\ntp = CV\\nI\\nDerive this expression.\\nSolution: As we stated in section 3.8.5, the voltage across a capacitor cannot change\\ninstantaneously. In Figure 3.50a, as Vf is charged from 0 volts toward VDD, the voltage\\nchanges according to the equation\\nVf = 1\\nC\\n\\n\\n0\\ni(t)dt\\nIn this expression, the independent variable t is time, and i(t) represents the instantaneous\\ncurrent ow through the capacitor at time t. Differentiating both sides of this expression\\n152\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nwith respect to time, and rearranging gives\\ni(t) = C dVf\\ndt\\nFor the case where I is constant, we have\\nI\\nC = V\\nt\\nTherefore,\\nt = tp = CV\\nI\\nExample 3.12 Problem: In our discussion of Figure 3.50a, in section 3.8.6, we said that a capacitor, C,\\nthat has been charged to the voltage Vf = VDD, stores an amount of energy equal to CV 2\\nDD/2.\\nDerive this expression.\\nSolution: As shown in Example 3.11, the current ow through a charging capacitor, C, is\\nrelated to the rate of change of voltage across the capacitor, according to\\ni(t) = C dVf\\ndt\\nThe instantaneous power dissipated in the capacitor is\\nP = i(t)  Vf\\nSince energy is dened as the power used over a time period, we can calculate the energy,\\nEC, stored in the capacitor as Vf changes from 0 to VDD by integrating the instantaneous\\npower over time, as follows\\nEC =\\n\\n\\n0\\ni(t)Vf dt\\nSubstituting the above expression for i(t) gives\\nEC =\\n\\n\\n0\\nC dVf\\ndt Vf dt\\n= C\\nVDD\\n\\n0\\nVf dVf\\n= 1\\n2CV 2\\nDD\\nExample 3.13 Problem: In the original NMOS technology, the pull-up device was an n-channel MOSFET.\\nBut most integrated circuits fabricated today use CMOS technology. Hence it is convenient\\nto implement the pull-up resistor using a PMOS transistor, as shown in Figure 3.72. Such\\n3.12\\nExamples of Solved Problems\\n153\\nVf\\nVDD\\nVx\\nFigure 3.72\\nThe pseudo-NMOS inverter.\\na circuit is referred to as a pseudo-NMOS circuit. The pull-up device is called a weak\\nPMOS transistor because it has a small W/L ratio.\\nWhen Vx = VDD, Vf has a low value. The NMOS transistor is operating in the triode\\nregion, while the PMOS transistor limits the current ow because it is operating in the\\nsaturation region. The current through the NMOS and PMOS transistors has to be equal\\nand is given by equations 3.1 and 3.2. Show that the low-output voltage, Vf = VOL is given\\nby\\nVf = (VDD  VT)\\n\\uf8ee\\n\\uf8f01 \\n\\n1  kp\\nkn\\n\\uf8f9\\n\\uf8fb\\nwhere kp and kn, called the gain factors, depend on the sizes of the PMOS and NMOS\\ntransistors, respectively. They are dened by kp = k\\npWp/Lp and kn = k\\nnWn/Ln.\\nSolution: For simplicity we will assume that the magnitude of the threshold voltages for\\nboth the NMOS and PMOS transistors are equal, so that\\nVT = VT N = VT P\\nThe PMOS transistor is operating in the saturation region, so the current owing through it\\nis given by\\nID = 1\\n2k\\np\\nWp\\nLp\\n(VDD  VT P)2\\n= 1\\n2kp(VDD  VT P)2\\n= 1\\n2kp(VDD  VT)2\\nSimilarly, the NMOS transistor is operating in the triode region, and its current ow is\\ndened by\\n154\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nID = k\\nn\\nWn\\nLn\\n\\n(Vx  VT N)Vf  1\\n2V 2\\nf\\n\\n= kn\\n\\n(Vx  VT N)Vf  1\\n2V 2\\nf\\n\\n= kn\\n\\n(VDD  VT)Vf  1\\n2V 2\\nf\\n\\nSince there is only one path for current to ow, we can equate the currents owing through\\nthe NMOS and PMOS transistors and solve for the voltage Vf .\\nkp(VDD  VT)2 = 2kn\\n\\n(VDD  VT)Vf  1\\n2V 2\\nf\\n\\nkp(VDD  VT)2  2kn(VDD  VT)Vf + knV 2\\nf = 0\\nThis quadratic equation can be solved using the standard formula, with the parameters\\na = kn, b = 2kn(VDD  VT), c = kp(VDD  VT)2\\nwhich gives\\nVf = b\\n2a \\n\\nb2\\n4a2  c\\na\\n= (VDD  VT) \\n\\n(VDD  VT)2  kp\\nkn\\n(VDD  VT)2\\n= (VDD  VT)\\n\\uf8ee\\n\\uf8f01 \\n\\n1  kp\\nkn\\n\\uf8f9\\n\\uf8fb\\nOnly one of these two solutions is valid, because we started with the assumption that the\\nNMOS transistor is in the triode region while the PMOS is in the saturation region. Thus\\nVf = (VDD  VT)\\n\\uf8ee\\n\\uf8f01 \\n\\n1  kp\\nkn\\n\\uf8f9\\n\\uf8fb\\nExample 3.14 Problem: For the circuit in Figure 3.72, assume the values k\\nn = 60 A/V2, k\\np = 0.4 k\\nn,\\nWn/Ln = 2.0 m/0.5 m, Wp/Lp = 0.5 m/0.5 m, VDD = 5 V, and VT = 1 V. When\\nVx = VDD, calculate the following:\\n(a) The static current, Istat.\\n(b) The on-resistance of the NMOS transistor.\\n(c) VOL.\\n(d) The static power dissipated in the inverter.\\n(e) The on-resistance of the PMOS transistor.\\n3.12\\nExamples of Solved Problems\\n155\\n(f) Assume that the inverter is used to drive a capacitive load of 70 fF. Using equation 3.4,\\ncalculate the low-to-high and high-to-low propagation delays.\\nSolution: (a) The PMOS transistor is saturated, therefore\\nIstat = 1\\n2k\\np\\nWp\\nLp\\n(VDD  VT)2\\n= 12 A\\nV2  1  (5 V  1 V)2 = 192 A\\n(b) Using equation 3.3,\\nRDS = 1/\\n\\nk\\nn\\nWn\\nLn\\n(VGS  VT)\\n\\n= 1/\\n\\n0.060 mA\\nV2  4  (5 V  1 V)\\n\\n= 1.04 k\\n(c) Using the expression derived in Example 3.13 we have\\nkp = k\\np\\nWp\\nLp\\n= 24 A\\nV2\\nkn = k\\nn\\nWn\\nLn\\n= 240 A\\nV2\\nVOL = Vf = (5 V  1 V)\\n\\n1 \\n\\n1  24\\n240\\n\\n= 0.21 V\\n(d)\\nPD = Istat  VDD\\n= 192 A  5 V = 960 W  1 mW\\n(e)\\nRSDP = VSD/ISD\\n= (VDD  Vf )/Istat\\n= (5 V  0.21 V)/0.192 mA = 24.9 k\\n( f ) The low-to-high propagation delay is\\ntpLH =\\n1.7C\\nkp\\nWp\\nLp VDD\\n=\\n1.7  70 fF\\n24 A\\nV2  1  5 V\\n= 0.99 ns\\n156\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nThe high-to-low propagation delay is\\ntpHL =\\n1.7C\\nkn\\nWn\\nLn VDD\\n=\\n1.7  70 fF\\n60 A\\nV2  4  5 V\\n= 0.1 ns\\nExample 3.15 Problem: In Figure 3.69 we showed a solution to the static power dissipation problem when\\nNMOS pass transistors are used. Assume that the PMOS pull-up transistor is removed\\nfrom this circuit. Assume the parameters k\\nn = 60 A/V2, k\\np = 0.5  k\\nn, Wn/Ln =\\n2.0 m/0.5 m, Wp/Lp = 4.0 m/0.5 m, VDD = 5 V, and VT = 1 V. For VB = 3.5 V,\\ncalculate the following:\\n(a) The static current Istat.\\n(b) The voltage Vf at the output of the inverter.\\n(c) The static power dissipation in the inverter.\\n(d) If a chip contains 250,000 inverters used in this manner, nd the total static power\\ndissipation.\\nSolution: (a) If we assume that the PMOS transistor is operating in the saturation region,\\nthen the current ow through the inverter is dened by\\nIstat = 1\\n2k\\np\\nWp\\nLp\\n(VGS  VTp)2\\n= 120 A\\nV2  ((3.5 V  5 V) + 1 V)2 = 30 A\\n(b) Since the static current, Istat, owing through the PMOS transistor also ows through\\nthe NMOS transistor, then assuming that the NMOS transistor is operating in the triode\\nregion, we have\\nIstat = k\\nn\\nWn\\nLn\\n\\n(VGS  VTn)VDS  1\\n2V 2\\nDS\\n\\n30 A = 240 A\\nV2 \\n\\n2.5 V  Vf  1\\n2V 2\\nf\\n\\n1 = 20Vf  4V 2\\nf\\nSolving this quadratic equation yields Vf = 0.05 V.\\nNote that the output voltage Vf\\nsatises the assumption that the PMOS transistor is operating in the saturation region while\\nthe NMOS transistor is operating in the triode region.\\n(c) The static power dissipated in the inverter is\\nPS = Istat  VDD = 30 A  5 V = 150 W\\n(d) The static power dissipated by 250,000 inverters is\\n250,000  PS = 37.5 W\\nProblems\\n157\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n3.1\\nConsider the circuit shown in Figure P3.1.\\n(a) Show the truth table for the logic function f.\\n(b) If each gate in the circuit is implemented as a CMOS gate, how many transistors are\\nneeded?\\nx1\\nx2\\nf\\nx3\\nFigure P3.1\\nA sum-of-products CMOS circuit.\\n3.2\\n(a) Show that the circuit in Figure P3.2 is functionally equivalent to the circuit in Figure\\nP3.1.\\n(b) How many transistors are needed to build this CMOS circuit?\\nx1\\nx2\\nx3\\ng\\nFigure P3.2\\nA CMOS circuit built with multiplexers.\\n3.3\\n(a) Show that the circuit in Figure P3.3 is functionally equivalent to the circuit in Figure\\nP3.2.\\n(b) How many transistors are needed to build this CMOS circuit if each XOR gate is\\nimplemented using the circuit in Figure 3.61d?\\n158\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nx3\\nh\\nx1\\nx2\\nA\\nFigure P3.3\\nCircuit for problem 3.3.\\n*3.4\\nIn Section 3.8.8 we said that a six-input CMOS AND gate can be constructed using two\\nthree-input AND gates and a two-input AND gate. This approach requires 22 transistors.\\nShow how you can use only CMOS NAND and NOR gates to build the six-input AND\\ngate, and calculate the number of transistors needed. (Hint: use DeMorgans theorem.)\\n3.5\\nRepeat problem 3.4 for an eight-input CMOS OR gate.\\n3.6\\n(a) Give the truth table for the CMOS circuit in Figure P3.4.\\n(b) Derive a canonical sum-of-products expression for the truth table from part (a). How\\nmany transistors are needed to build a circuit representing the canonical form if only AND,\\nOR, and NOT gates are used?\\nVf\\nVDD\\nVx1\\nVx2\\nVx3\\nFigure P3.4\\nA three-input CMOS circuit.\\n3.7\\n(a) Give the truth table for the CMOS circuit in Figure P3.5.\\n(b) Derive the simplest sum-of-products expression for the truth table in part (a). How\\nmany transistors are needed to build the sum-of-products circuit using CMOS AND, OR,\\nand NOT gates?\\nProblems\\n159\\nVf\\nVx4\\nVx2\\nVx3\\nVDD\\nVx1\\nFigure P3.5\\nA four-input CMOS circuit.\\n*3.8\\nFigure P3.6 shows half of a CMOS circuit. Derive the other half that contains the PMOS\\ntransistors.\\nVx1\\nVx2\\nVx3\\nV f\\nFigure P3.6\\nThe PDN in a CMOS circuit.\\n160\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.9\\nFigure P3.7 shows half of a CMOS circuit. Derive the other half that contains the NMOS\\ntransistors.\\nVf\\nVDD\\nVx1\\nVx2\\nVx3\\nVx4\\nFigure P3.7\\nThe PUN in a CMOS circuit.\\n3.10\\nDerive a CMOS complex gate for the logic function f (x1, x2, x3, x4) =  m(0, 1, 2, 4, 5,\\n6, 8, 9, 10).\\n3.11\\nDerive a CMOS complex gate for the logic function f (x1, x2, x3, x4) =  m(0, 1, 2, 4, 6,\\n8, 10, 12, 14).\\n*3.12\\nDerive a CMOS complex gate for the logic function f = xy + xz. Use as few transistors as\\npossible (Hint: consider f ).\\n3.13\\nDerive a CMOS complex gate for the logic function f = xy + xz + yz. Use as few transis-\\ntors as possible (Hint: consider f ).\\n*3.14\\nFor an NMOS transistor, assume that k\\nn = 20 A/V2, W/L = 2.5 m/0.5 m, VGS =\\n5 V, and VT = 1 V. Calculate\\n(a) ID when VDS = 5 V\\n(b) ID when VDS = 0.2 V\\n3.15\\nFor a PMOS transistor, assume that k\\np = 10 A/V2, W/L = 2.5 m/0.5 m, VGS =\\n5 V, and VT = 1 V. Calculate\\n(a) ID when VDS = 5 V\\n(b) ID when VDS = 0.2 V\\n3.16\\nFor an NMOS transistor, assume that k\\nn = 20 A/V2, W/L = 5.0 m/0.5 m, VGS =\\n5 V, and VT = 1 V. For small VDS, calculate RDS.\\n*3.17\\nFor an NMOS transistor, assume that k\\nn = 40 A/V2, W/L = 3.5 m/0.35 m, VGS =\\n3.3 V, and VT = 0.66 V. For small VDS, calculate RDS.\\nProblems\\n161\\n3.18\\nFor a PMOS transistor, assume that k\\np = 10 A/V2, W/L = 5.0 m/0.5 m, VGS =\\n5 V, and VT = 1 V. For VDS = 4.8 V, calculate RDS.\\n3.19\\nFor a PMOS transistor, assume that k\\np = 16 A/V2, W/L = 3.5 m/0.35 m, VGS =\\n3.3 V, and VT = 0.66 V. For VDS = 3.2 V, calculate RDS.\\n3.20\\nIn Example 3.13 we showed how to calculate voltage levels in a pseudo-NMOS inverter.\\nFigure P3.8 depicts a pseudo-PMOS inverter. In this technology, a weak NMOS transistor\\nis used to implement a pull-down resistor.\\nWhen Vx = 0, Vf has a high value. The PMOS transistor is operating in the triode\\nregion, while the NMOS transistor limits the current ow, because it is operating in the\\nsaturation region. The current through the PMOS and NMOS transistors has to be the same\\nand is given by equations 3.1 and 3.2. Find an expression for the high-output voltage,\\nVf = VOH, in terms of VDD, VT, kp, and kn, where kp and kn are gain factors as dened in\\nExample 3.13.\\nVf\\nVDD\\nVx\\nVDD\\nFigure P3.8\\nThe pseudo-PMOS inverter.\\n3.21\\nFor the circuit in Figure P3.8, assume the values k\\nn = 60 A/V2, k\\np = 0.4 k\\nn, Wn/Ln =\\n0.5 m/0.5 m, Wp/Lp = 4.0 m/0.5 m, VDD = 5 V and VT = 1 V. When Vx = 0,\\ncalculate the following:\\n(a) The static current, Istat\\n(b) The on-resistance of the PMOS transistor\\n(c) VOH\\n(d) The static power dissipated in the inverter\\n(e) The on-resistance of the NMOS transistor\\n(f) Assume that the inverter is used to drive a capacitive load of 70 fF. Using equation 3.4,\\ncalculate the low-to-high and high-to-low propagation delays.\\n162\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.22\\nRepeat problem 3.21 assuming that the size of the NMOS transistor is changed to Wn/Ln =\\n4.0 m/0.5 m.\\n3.23\\nExample 3.13 (see Figure 3.72) shows that in the pseudo-NMOS technology the pull-up\\ndevice is implemented using a PMOS transistor. Repeat this problem for a NAND gate\\nbuilt with pseudo-NMOS technology. Assume that both of the NMOS transistors in the\\ngate have the same parameters, as given in Example 3.14.\\n3.24\\nRepeat problem 3.23 for a pseudo-NMOS NOR gate.\\n*3.25\\n(a) For VIH = 4 V, VOH = 4.5 V, VIL = 1 V, VOL = 0.3 V, and VDD = 5 V, calculate the\\nnoise margins NMH and NML.\\n(b) Consider an eight-input NAND gate built using NMOS technology. If the voltage drop\\nacross each transistor is 0.1 V, what is VOL? What is the corresponding NML using the other\\nparameters from part (a).\\n3.26\\nUnder steady-state conditions, for an n-input CMOS NAND gate, what are the voltage\\nlevels of VOL and VOH? Explain.\\n3.27\\nFor a CMOS inverter, assume that the load capacitance is C = 150 fF and VDD = 5 V.\\nThe inverter is cycled through the low and high voltage levels at an average rate of f =\\n75 MHz.\\n(a) Calculate the dynamic power dissipated in the inverter.\\n(b) For a chip that contains the equivalent of 250,000 inverters, calculate the total dynamic\\npower dissipated if 20 percent of the gates change values at any given time.\\n*3.28\\nRepeat problem 3.27 for C = 120 fF, VDD = 3.3 V, and f = 125 MHz.\\n3.29\\nIn a CMOS inverter, assume that k\\nn = 20 A/V2, k\\np = 0.4k\\nn, Wn/Ln = 5.0 m/0.5 m,\\nWp/Lp = 5.0 m/0.5 m, and VDD = 5 V. The inverter drives a load capacitance of\\n150 fF.\\n(a) Find the high-to-low propagation delay.\\n(b) Find the low-to-high low propagation delay.\\n(c) What should be the dimensions of the PMOS transistor such that the low-to-high and\\nhigh-to-low propagation delays are equal? Ignore the effect of the PMOS transistors size\\non the load capacitance of the inverter.\\n3.30\\nRepeat problem 3.29 for the parameters k\\nn = 40 A/V2, k\\np = 0.4k\\nn, Wn/Ln = Wp/Lp =\\n3.5 m/0.35 m, and VDD = 3.3 V.\\n3.31\\nIn a CMOS inverter, assume that Wn/Ln = 2 and Wp/Lp = 4. For a CMOS NAND gate,\\ncalculate the required W/Lratios of the NMOS and PMOS transistors such that the available\\ncurrent in the gate to drive the output both low and high is equal to that in the inverter.\\n*3.32\\nRepeat problem 3.31 for a CMOS NOR gate.\\n3.33\\nRepeat problem 3.31 for the CMOS complex gate in Figure 3.16. The transistor sizes\\nshould be chosen such that in the worst case the available current is at least as large as in\\nthe inverter.\\n3.34\\nRepeat problem 3.31 for the CMOS complex gate in Figure 3.17.\\nProblems\\n163\\n3.35\\nIn Figure 3.69 we showed a solution to the static power dissipation problem when NMOS\\npass transistors are used. Assume that the PMOS pull-up transistor is removed from this\\ncircuit. Assume the parameters k\\nn = 60 A/V2, k\\np = 0.4k\\nn, Wn/Ln = 1.0 m/0.25 m,\\nWp/Lp = 2.0 m/0.25 m, VDD = 2.5 V, and VT = 0.6 V. For VB = 1.6 V, calculate the\\nfollowing:\\n(a) the static current, Istat\\n(b) the voltage, Vf , at the output of the inverter\\n(c) the static power dissipation in the inverter\\n(d) If a chip contains 500,000 inverters used in this manner, nd the total static power\\ndissipation.\\n3.36\\nUsing the style of drawing in Figure 3.66, draw a picture of a PLAprogrammed to implement\\nf1(x1, x2, x3) =  m(1, 2, 4, 7). The PLA should have the inputs x1, . . . , x3; the product\\nterms P1, . . . , P4; and the outputs f1 and f2.\\n3.37\\nUsing the style of drawing in Figure 3.66, draw a picture of a PLAprogrammed to implement\\nf1(x1, x2, x3) =  m(0, 3, 5, 6). The PLA should have the inputs x1, . . . , x3; the product\\nterms P1, . . . , P4; and the outputs f1 and f2.\\n3.38\\nShow how the function f1 from problem 3.36 can be realized in a PLA of the type shown in\\nFigure 3.65. Draw a picture of such a PLA programmed to implement f1. The PLA should\\nhave the inputs x1, . . . , x3; the sum terms S1, . . . , S4; and the outputs f1 and f2.\\n3.39\\nShow how the function f1 from problem 3.37 can be realized in a PLA of the type shown in\\nFigure 3.65. Draw a picture of such a PLA programmed to implement f1. The PLA should\\nhave the inputs x1, . . . , x3; the sum terms S1, . . . , S4; and the outputs f1 and f2.\\n3.40\\nRepeat problem 3.38 using the style of PLA drawing shown in Figure 3.63.\\n3.41\\nRepeat problem 3.39 using the style of PLA drawing shown in Figure 3.63.\\n3.42\\nGiven that f1 is implemented as described in problem 3.36, list all of the other possible logic\\nfunctions that can be realized using output f2 in the PLA.\\n3.43\\nGiven that f1 is implemented as described in problem 3.37, list all of the other possible logic\\nfunctions that can be realized using output f2 in the PLA.\\n3.44\\nConsider the function f (x1, x2, x3) = x1x2 + x1x3 + x2x3. Show a circuit using 5 two-input\\nlookup-tables (LUTs) to implement this expression. As shown in Figure 3.39, give the truth\\ntable implemented in each LUT. You do not need to show the wires in the FPGA.\\n*3.45\\nConsider the function f (x1, x2, x3) =  m(2, 3, 4, 6, 7). Show how it can be realized using\\ntwo two-input LUTs. As shown in Figure 3.39, give the truth table implemented in each\\nLUT. You do not need to show the wires in the FPGA.\\n3.46\\nGiven the function f = x1x2x4 + x2x3x4 + x1x2x3, a straightforward implementation in an\\nFPGA with three-input LUTs requires four LUTs. Show how it can be done using only 3\\nthree-input LUTs. Label the output of each LUT with an expression representing the logic\\nfunction that it implements.\\n164\\nC H A P T E R\\n3\\n\\nImplementation Technology\\n3.47\\nFor f in problem 3.46, show a circuit of two-input LUTs that realizes the function. You are\\nto use exactly seven two-input LUTs. Label the output of each LUT with an expression\\nrepresenting the logic function that it implements.\\n3.48\\nFigure 3.39 shows an FPGA programmed to implement a function. The gure shows one\\npin used for function f, and several pins that are unused. Without changing the programming\\nof any switch that is turned on in the FPGA in the gure, list 10 other logic functions, in\\naddition to f, that can be implemented on the unused pins.\\n3.49\\nAssume that a gate array contains the type of logic cell depicted in Figure P3.9. The inputs\\nin1, . . . , in7 can be connected to either 1 or 0, or to any logic signal.\\n(a) Show how the logic cell can be used to realize f = x1x2 + x3.\\n(b) Show how the logic cell can be used to realize f = x1x3 + x2x3.\\nout\\nin1 in2\\nin3\\nin4 in5\\nin6\\nin7\\nFigure P3.9\\nA gate-array logic cell.\\n3.50\\nAssume that a gate array exists in which the logic cell used is a three-input NAND gate. The\\ninputs to each NAND gate can be connected to either 1 or 0, or to any logic signal. Show\\nhow the following logic functions can be realized in the gate array. (Hint: use DeMorgans\\ntheorem.)\\n(a) f = x1x2 + x3\\n(b) f = x1x2x4 + x2x3x4 + x1\\n3.51\\nWrite VHDL code to represent the function\\nf = x2x3x4 + x1x2x4 + x1x2x3 + x1x2x3\\n(a) Use your CAD tools to implement f in some type of chip, such as a CPLD. Show the\\nlogic expression generated for f by the tools. Use timing simulation to determine the time\\nneeded for a change in inputs x1, x2, or x3 to propagate to the output f.\\n(b) Repeat part (a) using a different chip, such as an FPGAfor implementation of the circuit.\\nProblems\\n165\\n3.52\\nRepeat problem 3.51 for the function\\nf = (x1 + x2 + x4)  (x2 + x3 + x4)  (x1 + x3 + x4)  (x1 + x3 + x4)\\n3.53\\nRepeat problem 3.51 for the function\\nf (x1, . . . , x7) = x1x3x6 + x1x4x5x6 + x2x3x7 + x2x4x5x7\\n3.54\\nWhat logic gate is realized by the circuit in Figure P3.10? Does this circuit suffer from any\\nmajor drawbacks?\\nV f\\nVx1\\nVx2\\nFigure P3.10\\nCircuit for problem 3.54.\\n*3.55\\nWhat logic gate is realized by the circuit in Figure P3.11? Does this circuit suffer from any\\nmajor drawbacks?\\nV f\\nVx1\\nVx2\\nFigure P3.11\\nCircuit for problem 3.55.\\n166\\nC H A P T E R\\n3\\n\\nImplementation Technology\\nReferences\\n1. A. S. Sedra and K. C. Smith, Microelectronic Circuits, 5th ed. (Oxford University\\nPress: New York, 2003).\\n2. J. M. Rabaey, Digital Integrated Circuits, (Prentice-Hall: Englewood Cliffs, NJ,\\n1996).\\n3. Texas Instruments, Logic Products Selection Guide and Databook CD-ROM, 1997.\\n4. National Semiconductor, VHC/VHCT Advanced CMOS Logic Databook, 1993.\\n5. Motorola, CMOS Logic Databook, 1996.\\n6. Toshiba America Electronic Components, TC74VHC/VHCT Series CMOS Logic\\nDatabook, 1994.\\n7. Integrated Devices Technology, High Performance Logic Databook, 1994.\\n8. J. F. Wakerly, Digital Design Principles and Practices 3rd ed. (Prentice-Hall:\\nEnglewood Cliffs, NJ, 1999).\\n9. M. M. Mano, Digital Design 3rd ed. (Prentice-Hall: Upper Saddle River, NJ, 2002).\\n10. R. H. Katz, Contemporary Logic Design (Benjamin/Cummings: Redwood City, CA,\\n1994).\\n11. J. P. Hayes, Introduction to Logic Design (Addison-Wesley: Reading, MA, 1993).\\n12. D. D. Gajski, Principles of Digital Design (Prentice-Hall: Upper Saddle River, NJ,\\n1997).\\n167\\nc h a p t e r\\n4\\nOptimized Implementation of Logic\\nFunctions\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nSynthesis of logic functions\\n\\nAnalysis of logic circuits\\n\\nTechniques for deriving minimum-cost implementations of logic functions\\n\\nGraphical representation of logic functions in the form of Karnaugh maps\\n\\nCubical representation of logic functions\\n\\nUse of CAD tools and VHDL to implement logic functions\\n168\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nIn Chapter 2 we showed that algebraic manipulation can be used to nd the lowest-cost implementations of\\nlogic functions. The purpose of that chapter was to introduce the basic concepts in the synthesis process.\\nThe reader is probably convinced that it is easy to derive a straightforward realization of a logic function in\\na canonical form, but it is not at all obvious how to choose and apply the theorems and properties of section\\n2.5 to nd a minimum-cost circuit. Indeed, the algebraic manipulation is rather tedious and quite impractical\\nfor functions of many variables.\\nIf CAD tools are used to design logic circuits, the task of minimizing the cost of implementation does\\nnot fall to the designer; the tools perform the necessary optimizations automatically. Even so, it is essential to\\nknow something about this process. Most CAD tools have many features and options that are under control\\nof the user. To know when and how to apply these options, the user must have an understanding of what the\\ntools do.\\nIn this chapter we will introduce some of the optimization techniques implemented in CAD tools and\\nshow how these techniques can be automated. As a rst step we will discuss a graphical approach, known as\\nthe Karnaugh map, which provides a neat way to manually derive minimum-cost implementations of simple\\nlogic functions. Although it is not suitable for implementation in CAD tools, it illustrates a number of key\\nconcepts. We will show how both two-level and multilevel circuits can be designed. Then we will describe a\\ncubical representation for logic functions, which is suitable for use in CAD tools. We will also continue our\\ndiscussion of the VHDL language.\\n4.1\\nKarnaugh Map\\nIn section 2.6 we saw that the key to nding a minimum-cost expression for a given logic\\nfunction is to reduce the number of product (or sum) terms needed in the expression, by\\napplying the combining property 14a (or 14b) as judiciously as possible. The Karnaugh map\\napproach provides a systematic way of performing this optimization. To understand how it\\nworks, it is useful to review the algebraic approach from Chapter 2. Consider the function\\nf in Figure 4.1. The canonical sum-of-products expression for f consists of minterms m0,\\nm2, m4, m5, and m6, so that\\nf = x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nThe combining property 14a allows us to replace two minterms that differ in the value of\\nonly one variable with a single product term that does not include that variable at all. For\\nexample, both m0 and m2 include x1 and x3, but they differ in the value of x2 because m0\\nincludes x2 while m2 includes x2. Thus\\nx1x2x3 + x1x2x3 = x1(x2 + x2)x3\\n= x1  1  x3\\n= x1x3\\n4.1\\nKarnaugh Map\\n169\\nRow\\nnumber\\nx1\\nx2\\nx3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n2\\n0\\n1\\n0\\n1\\n3\\n0\\n1\\n1\\n0\\n4\\n1\\n0\\n0\\n1\\n5\\n1\\n0\\n1\\n1\\n6\\n1\\n1\\n0\\n1\\n7\\n1\\n1\\n1\\n0\\nFigure 4.1\\nThe function f (x1, x2, x3) =  m(0, 2, 4, 5, 6).\\nHence m0 and m2 can be replaced by the single product term x1x3. Similarly, m4 and m6\\ndiffer only in the value of x2 and can be combined using\\nx1x2x3 + x1x2x3 = x1(x2 + x2)x3\\n= x1  1  x3\\n= x1x3\\nNow the two newly generated terms, x1x3 and x1x3, can be combined further as\\nx1x3 + x1x3 = (x1 + x1)x3\\n= 1  x3\\n= x3\\nThese optimization steps indicate that we can replace the four minterms m0, m2, m4, and\\nm6 with the single product term x3. In other words, the minterms m0, m2, m4, and m6 are\\nall included in the term x3. The remaining minterm in f is m5. It can be combined with m4,\\nwhich gives\\nx1x2x3 + x1x2x3 = x1x2\\nRecall that theorem 7b in section 2.5 indicates that\\nm4 = m4 + m4\\nwhich means that we can use the minterm m4 twiceto combine with minterms m0, m2,\\nand m6 to yield the term x3 as explained above and also to combine with m5 to yield the\\nterm x1x2.\\nWe have now accounted for all the minterms in f ; hence all ve input valuations for\\nwhich f = 1 are covered by the minimum-cost expression\\nf = x3 + x1x2\\n170\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nThe expression has the product term x3 because f = 1 when x3 = 0 regardless of the values\\nof x1 and x2. The four minterms m0, m2, m4, and m6 represent all possible minterms for\\nwhich x3 = 0; they include all four valuations, 00, 01, 10, and 11, of variables x1 and x2.\\nThus if x3 = 0, then it is guaranteed that f = 1. This may not be easy to see directly\\nfrom the truth table in Figure 4.1, but it is obvious if we write the corresponding valuations\\ngrouped together:\\nx1\\nx2\\nx3\\nm0\\n0\\n0\\n0\\nm2\\n0\\n1\\n0\\nm4\\n1\\n0\\n0\\nm6\\n1\\n1\\n0\\nIn a similar way, if we look at m4 and m5 as a group of two\\nx1\\nx2\\nx3\\nm4\\n1\\n0\\n0\\nm5\\n1\\n0\\n1\\nit is clear that when x1 = 1 and x2 = 0, then f = 1 regardless of the value of x3.\\nThe preceding discussion suggests that it would be advantageous to devise a method\\nthat allows easy discovery of groups of minterms for which f = 1 that can be combined\\ninto single terms. The Karnaugh map is a useful vehicle for this purpose.\\nThe Karnaugh map [1] is an alternative to the truth-table form for representing a\\nfunction. The map consists of cells that correspond to the rows of the truth table. Consider\\nthe two-variable example in Figure 4.2. Part (a) depicts the truth-table form, where each\\nof the four rows is identied by a minterm. Part (b) shows the Karnaugh map, which has\\nfour cells. The columns of the map are labeled by the value of x1, and the rows are labeled\\nby x2. This labeling leads to the locations of minterms as shown in the gure. Compared\\nto the truth table, the advantage of the Karnaugh map is that it allows easy recognition of\\nminterms that can be combined using property 14a from section 2.5. Minterms in any two\\ncells that are adjacent, either in the same row or the same column, can be combined. For\\nexample, the minterms m2 and m3 can be combined as\\nm2 + m3 = x1x2 + x1x2\\n= x1(x2 + x2)\\n= x1  1\\n= x1\\n4.1\\nKarnaugh Map\\n171\\nx1\\nx2\\n(a) Truth table\\n(b) Karnaugh map\\n0\\n1\\n0\\n1\\nm0\\nm2\\nm3\\nm1\\nx1 x2\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\nm0\\nm1\\nm3\\nm2\\nFigure 4.2\\nLocation of two-variable minterms.\\nThe Karnaugh map is not just useful for combining pairs of minterms. As we will see in\\nseveral larger examples, the Karnaugh map can be used directly to derive a minimum-cost\\ncircuit for a logic function.\\nTwo-Variable Map\\nA Karnaugh map for a two-variable function is given in Figure 4.3. It corresponds to\\nthe function f of Figure 2.15. The value of f for each valuation of the variables x1 and x2\\nis indicated in the corresponding cell of the map. Because a 1 appears in both cells of the\\nbottom row and these cells are adjacent, there exists a single product term that can cause f\\nto be equal to 1 when the input variables have the values that correspond to either of these\\ncells. To indicate this fact, we have circled the cell entries in the map. Rather than using\\nthe combining property formally, we can derive the product term intuitively. Both of the\\ncells are identied by x2 = 1, but x1 = 0 for the left cell and x1 = 1 for the right cell.\\nThus if x2 = 1, then f = 1 regardless of whether x1 is equal to 0 or 1. The product term\\nrepresenting the two cells is simply x2.\\nSimilarly, f = 1 for both cells in the rst column. These cells are identied by x1 = 0.\\nTherefore, they lead to the product term x1. Since this takes care of all instances where\\nf = 1, it follows that the minimum-cost realization of the function is\\nf = x2 + x1\\nEvidently, to nd a minimum-cost implementation of a given function, it is necessary\\nto nd the smallest number of product terms that produce a value of 1 for all cases where\\nx1\\nx2\\n1\\n0\\n1\\n1\\nf\\nx2\\nx1\\n+\\n=\\n0\\n1\\n0\\n1\\nFigure 4.3\\nThe function of Figure 2.15.\\n172\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nf = 1. Moreover, the cost of these product terms should be as low as possible. Note that a\\nproduct term that covers two adjacent cells is cheaper to implement than a term that covers\\nonly a single cell. For our example once the two cells in the bottom row have been covered\\nby the product term x2, only one cell (top left) remains. Although it could be covered by\\nthe term x1x2, it is better to combine the two cells in the left column to produce the product\\nterm x1 because this term is cheaper to implement.\\nThree-Variable Map\\nA three-variable Karnaugh map is constructed by placing 2 two-variable maps side\\nby side. Figure 4.4 shows the map and indicates the locations of minterms in it. In this\\ncase each valuation of x1 and x2 identies a column in the map, while the value of x3\\ndistinguishes the two rows. To ensure that minterms in the adjacent cells in the map can\\nalways be combined into a single product term, the adjacent cells must differ in the value of\\nonly one variable. Thus the columns are identied by the sequence of (x1, x2) values of 00,\\n01, 11, and 10, rather than the more obvious 00, 01, 10, and 11. This makes the second and\\nthird columns different only in variable x1. Also, the rst and the fourth columns differ only\\nin variable x1, which means that these columns can be considered as being adjacent. The\\nreader may nd it useful to visualize the map as a rectangle folded into a cylinder where\\nthe left and the right edges in Figure 4.4b are made to touch. (A sequence of codes, or\\nvaluations, where consecutive codes differ in one variable only is known as the Gray code.\\nThis code is used for a variety of purposes, some of which will be encountered later in the\\nbook.)\\nFigure 4.5a represents the function of Figure 2.18 in Karnaugh-map form. To synthe-\\nsize this function, it is necessary to cover the four 1s in the map as efciently as possible.\\nIt is not difcult to see that two product terms sufce. The rst covers the 1s in the top row,\\nwhich are represented by the term x1x3. The second term is x2x3, which covers the 1s in\\nthe bottom row. Hence the function is implemented as\\nf = x1x3 + x2x3\\nwhich describes the circuit obtained in Figure 2.19a.\\nx1x2\\nx3\\n00\\n01\\n11\\n10\\n0\\n1\\n(b) Karnaugh map\\nx2 x3\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\nm0\\nm1\\nm3\\nm2\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\nm4\\nm5\\nm7\\nm6\\nx1\\n(a) Truth table\\nm0\\nm1\\nm3\\nm2\\nm6\\nm7\\nm4\\nm5\\nFigure 4.4\\nLocation of three-variable minterms.\\n4.1\\nKarnaugh Map\\n173\\nf\\nx1x3\\nx2x3\\n+\\n=\\nx1x2\\nx3\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\nx1x2\\nx3\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n(a) The function of Figure 2.18\\nf\\nx3\\nx1x2\\n+\\n=\\n(b) The function of Figure 4.1\\n00\\n01\\n11\\n10\\n0\\n1\\n00\\n01\\n11\\n10\\n0\\n1\\nFigure 4.5\\nExamples of three-variable Karnaugh maps.\\nIn a three-variable map it is possible to combine cells to produce product terms that\\ncorrespond to a single cell, two adjacent cells, or a group of four adjacent cells. Realization\\nof a group of four adjacent cells using a single product term is illustrated in Figure 4.5b,\\nusing the function from Figure 4.1. The four cells in the top row correspond to the (x1, x2, x3)\\nvaluations 000, 010, 110, and 100. As we discussed before, this indicates that if x3 = 0, then\\nf = 1 for all four possible valuations of x1 and x2, which means that the only requirement\\nis that x3 = 0. Therefore, the product term x3 represents these four cells. The remaining 1,\\ncorresponding to minterm m5, is best covered by the term x1x2, obtained by combining the\\ntwo cells in the right-most column. The complete realization of f is\\nf = x3 + x1x2\\nIt is also possible to have a group of eight 1s in a three-variable map. This is the trivial\\ncase where f = 1 for all valuations of input variables; in other words, f is equal to the con-\\nstant 1.\\nThe Karnaugh map provides a simple mechanism for generating the product terms that\\nshould be used to implement a given function. A product term must include only those\\nvariables that have the same value for all cells in the group represented by this term. If the\\nvariable is equal to 1 in the group, it appears uncomplemented in the product term; if it is\\nequal to 0, it appears complemented. Each variable that is sometimes 1 and sometimes 0\\nin the group does not appear in the product term.\\nFour-Variable Map\\nA four-variable map is constructed by placing 2 three-variable maps together to create\\nfour rows in the same fashion as we used 2 two-variable maps to form the four columns in a\\nthree-variable map. Figure 4.6 shows the structure of the four-variable map and the location\\n174\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n00\\n01\\n11\\n10\\nx2\\nx4\\nx1\\nx3\\nm0\\nm1\\nm5\\nm4\\nm12\\nm13\\nm8\\nm9\\nm3\\nm2\\nm6\\nm7\\nm15\\nm14\\nm11\\nm10\\nFigure 4.6\\nA four-variable Karnaugh map.\\nof minterms. We have included in this gure another frequently used way of designating\\nthe rows and columns. As shown in blue, it is sufcient to indicate the rows and columns\\nfor which a given variable is equal to 1. Thus x1 = 1 for the two right-most columns,\\nx2 = 1 for the two middle columns, x3 = 1 for the bottom two rows, and x4 = 1 for the\\ntwo middle rows.\\nFigure 4.7 gives four examples of four-variable functions. The function f1 has a group\\nof four 1s in adjacent cells in the bottom two rows, for which x2 = 0 and x3 = 1they\\nare represented by the product term x2x3. This leaves the two 1s in the second row to\\nbe covered, which can be accomplished with the term x1x3x4. Hence the minimum-cost\\nimplementation of the function is\\nf1 = x2x3 + x1x3x4\\nThe function f2 includes a group of eight 1s that can be implemented by a single term, x3.\\nAgain, the reader should note that if the remaining two 1s were implemented separately,\\nthe result would be the product term x1x3x4. Implementing these 1s as a part of a group of\\nfour 1s, as shown in the gure, gives the less expensive product term x1x4.\\nJust as the left and the right edges of the map are adjacent in terms of the assignment\\nof the variables, so are the top and the bottom edges. Indeed, the four corners of the map\\nare adjacent to each other and thus can form a group of four 1s, which may be implemented\\nby the product term x2x4. This case is depicted by the function f3. In addition to this group\\nof 1s, there are four other 1s that must be covered to implement f3. This can be done as\\nshown in the gure.\\nIn all examples that we have considered so far, a unique solution exists that leads to\\na minimum-cost circuit. The function f4 provides an example where there is some choice.\\nThe groups of four 1s in the top-left and bottom-right corners of the map are realized by the\\nterms x1x3 and x1x3, respectively. This leaves the two 1s that correspond to the term x1x2x3.\\nBut these two 1s can be realized more economically by treating them as a part of a group\\nof four 1s. They can be included in two different groups of four, as shown in the gure.\\n4.1\\nKarnaugh Map\\n175\\nx1x2\\nx3x4\\n1\\n00\\n01\\n11\\n10\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n0\\n00\\n01\\n11\\n10\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n0\\n00\\n01\\n11\\n10\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nf 1\\nx2x3\\nx1x3x4\\n+\\n=\\nf 2\\nx3\\nx1x4\\n+\\n=\\nf 3\\nx2x4\\nx1x3\\nx2x3x4\\n+\\n+\\n=\\nf 4\\nx1x3\\nx1x3\\n+\\n+\\n=\\nx1x2\\nx2x3\\nor\\nFigure 4.7\\nExamples of four-variable Karnaugh maps.\\nOne choice leads to the product term x1x2, and the other leads to x2x3. Both of these terms\\nhave the same cost; hence it does not matter which one is chosen in the nal circuit. Note\\nthat the complement of x3 in the term x2x3 does not imply an increased cost in comparison\\nwith x1x2, because this complement must be generated anyway to produce the term x1x3,\\nwhich is included in the implementation.\\nFive-Variable Map\\nWe can use 2 four-variable maps to construct a ve-variable map. It is easy to imagine\\na structure where one map is directly behind the other, and they are distinguished by x5 = 0\\nfor one map and x5 = 1 for the other map. Since such a structure is awkward to draw, we\\ncan simply place the two maps side by side as shown in Figure 4.8. For the logic function\\ngiven in this example, two groups of four 1s appear in the same place in both four-variable\\nmaps; hence their realization does not depend on the value of x5. The same is true for the\\ntwo groups of two 1s in the second row. The 1 in the top-right corner appears only in the\\n176\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nf 1\\nx1x3\\nx1x3x4\\nx1x2x3x5\\n+\\n+\\n=\\nx5\\n1\\n=\\nx5\\n0\\n=\\nFigure 4.8\\nA ve-variable Karnaugh map.\\nright map, where x5 = 1; it is a part of the group of two 1s realized by the term x1x2x3x5.\\nNote that in this map we left blank those cells for which f = 0, to make the gure more\\nreadable. We will do likewise in a number of maps that follow.\\nUsing a ve-variable map is obviously more awkward than using maps with fewer\\nvariables.\\nExtending the Karnaugh map concept to more variables is not useful from\\nthe practical point of view. This is not troublesome, because practical synthesis of logic\\nfunctions is done with CAD tools that perform the necessary minimization automatically.\\nAlthoughKarnaughmapsareoccasionallyusefulfordesigningsmalllogiccircuits, ourmain\\nreason for introducing the Karnaugh maps is to provide a simple vehicle for illustrating the\\nideas involved in the minimization process.\\n4.2\\nStrategy for Minimization\\nFortheexamplesintheprecedingsection, weusedanintuitiveapproachtodecidehowthe1s\\nin a Karnaugh map should be grouped together to obtain the minimum-cost implementation\\nof a given function. Our intuitive strategy was to nd as few as possible and as large as\\npossible groups of 1s that cover all cases where the function has a value of 1. Each group\\nof 1s has to comprise cells that can be represented by a single product term. The larger\\nthe group of 1s, the fewer the number of variables in the corresponding product term. This\\napproach worked well because the Karnaugh maps in our examples were small. For larger\\nlogic functions, which have many variables, such intuitive approach is unsuitable. Instead,\\nwe must have an organized method for deriving a minimum-cost implementation. In this\\nsection we will introduce a possible method, which is similar to the techniques that are\\n4.2\\nStrategy for Minimization\\n177\\nautomated in CAD tools. To illustrate the main ideas, we will use Karnaugh maps. Later,\\nin section 4.8, we will describe a different way of representing logic functions, which is\\nused in CAD tools.\\n4.2.1\\nTerminology\\nA huge amount of research work has gone into the development of techniques for synthesis\\nof logic functions. The results of this research have been published in numerous papers.\\nTo facilitate the presentation of the results, certain terminology has evolved that avoids\\nthe need for using highly descriptive phrases. We dene some of this terminology in the\\nfollowing paragraphs because it is useful for describing the minimization process.\\nLiteral\\nA given product term consists of some number of variables, each of which may appear\\neither in uncomplemented or complemented form. Each appearance of a variable, either\\nuncomplemented or complemented, is called a literal. For example, the product term x1x2x3\\nhas three literals, and the term x1x3x4x6 has four literals.\\nImplicant\\nA product term that indicates the input valuation(s) for which a given function is equal\\nto 1 is called an implicant of the function. The most basic implicants are the minterms,\\nwhich we introduced in section 2.6.1. For an n-variable function, a minterm is an implicant\\nthat consists of n literals.\\nConsider the three-variable function in Figure 4.9. There are 11 possible implicants for\\nthis function. This includes the ve minterms: x1x2x3, x1x2x3, x1x2x3, x1x2x3, and x1x2x3.\\nThen there are the implicants that correspond to all possible pairs of minterms that can be\\ncombined, namely, x1x2 (m0 and m1), x1x3 (m0 and m2), x1x3 (m1 and m3), x1x2 (m2 and m3),\\nand x2x3 (m3 and m7). Finally, there is one implicant that covers a group of four minterms,\\nwhich consists of a single literal x1.\\nx1x2\\nx3\\n1\\n1\\n1\\n1\\nx1\\n0\\n0\\n1\\n0\\n00\\n01\\n11\\n10\\n0\\n1\\nx2x3\\nFigure 4.9\\nThree-variable function f (x1, x2, x3) =\\n m(0, 1, 2, 3, 7).\\n178\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nPrime Implicant\\nAn implicant is called a prime implicant if it cannot be combined into another implicant\\nthat has fewer literals. Another way of stating this denition is to say that it is impossible\\nto delete any literal in a prime implicant and still have a valid implicant.\\nIn Figure 4.9 there are two prime implicants: x1 and x2x3. It is not possible to delete\\na literal in either of them. Doing so for x1 would make it disappear. For x2x3, deleting\\na literal would leave either x2 or x3. But x2 is not an implicant because it includes the\\nvaluation (x1, x2, x3) = 110 for which f = 0, and x3 is not an implicant because it includes\\n(x1, x2, x3) = 101 for which f = 0.\\nCover\\nA collection of implicants that account for all valuations for which a given function is\\nequal to 1 is called a cover of that function. A number of different covers exist for most\\nfunctions. Obviously, a set of all minterms for which f = 1 is a cover. It is also apparent\\nthat a set of all prime implicants is a cover.\\nA cover denes a particular implementation of the function. In Figure 4.9 a cover\\nconsisting of minterms leads to the expression\\nf = x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3 + x1x2x3\\nAnother valid cover is given by the expression\\nf = x1x2 + x1x2 + x2x3\\nThe cover comprising the prime implicants is\\nf = x1 + x2x3\\nWhile all of these expressions represent the function f correctly, the cover consisting of\\nprime implicants leads to the lowest-cost implementation.\\nCost\\nIn Chapter 2 we suggested that a good indication of the cost of a logic circuit is the\\nnumber of gates plus the total number of inputs to all gates in the circuit. We will use this\\ndenition of cost throughout the book. But we will assume that primary inputs, namely,\\nthe input variables, are available in both true and complemented forms at zero cost. Thus\\nthe expression\\nf = x1x2 + x3x4\\nhas a cost of nine because it can be implemented using two AND gates and one OR gate,\\nwith six inputs to the AND and OR gates.\\nIf an inversion is needed inside a circuit, then the corresponding NOT gate and its input\\nare included in the cost. For example, the expression\\ng = x1x2 + x3(x4 + x5)\\nis implemented using two AND gates, two OR gates, and one NOT gate to complement\\n(x1x2 + x3), with nine inputs. Hence the total cost is 14.\\n4.2\\nStrategy for Minimization\\n179\\n4.2.2\\nMinimization Procedure\\nWe have seen that it is possible to implement a given logic function with various circuits.\\nThese circuits may have different structures and different costs. When designing a logic\\ncircuit, there are usually certain criteria that must be met. One such criterion is likely to\\nbe the cost of the circuit, which we considered in the previous discussion. In general, the\\nlarger the circuit, the more important the cost issue becomes. In this section we will assume\\nthat the main objective is to obtain a minimum-cost circuit.\\nHaving said that cost is the primary concern, we should note that other optimization\\ncriteria may be more appropriate in some cases. For instance, in Chapter 3 we described\\nseveral types of programmable-logic devices (PLDs) that have a predened basic structure\\nand can be programmed to realize a variety of different circuits. For such devices the main\\nobjective is to design a particular circuit so that it will t into the target device. Whether or\\nnot this circuit has the minimum cost is not important if it can be realized successfully on the\\ndevice. A CAD tool intended for design with a specic device in mind will automatically\\nperform optimizations that are suitable for that device. We will show in section 4.6 that the\\nway in which a circuit should be optimized may be different for different types of devices.\\nIn the previous subsection we concluded that the lowest-cost implementation is\\nachieved when the cover of a given function consists of prime implicants. The ques-\\ntion then is how to determine the minimum-cost subset of prime implicants that will cover\\nthe function. Some prime implicants may have to be included in the cover, while for others\\nthere may be a choice. If a prime implicant includes a minterm for which f = 1 that is not\\nincluded in any other prime implicant, then it must be included in the cover and is called an\\nessential prime implicant. In the example in Figure 4.9, both prime implicants are essential.\\nThe term x2x3 is the only prime implicant that covers the minterm m7, and x1 is the only\\none that covers the minterms m0, m1, and m2. Notice that the minterm m3 is covered by\\nboth of these prime implicants. The minimum-cost realization of the function is\\nf = x1 + x2x3\\nWe will now present several examples in which there is a choice as to which prime\\nimplicants to include in the nal cover. Consider the four-variable function in Figure 4.10.\\nThere are ve prime implicants: x1x3, x2x3, x3x4, x1x2x4, and x2x3x4. The essential ones\\n(highlighted in blue) are x2x3 (because of m11), x3x4 (because of m14), and x2x3x4 (because of\\nm13). They must be included in the cover. These three prime implicants cover all minterms\\nfor which f = 1 except m7. It is clear that m7 can be covered by either x1x3 or x1x2x4.\\nBecause x1x3 has a lower cost, it is chosen for the cover. Therefore, the minimum-cost\\nrealization is\\nf = x2x3 + x3x4 + x2x3x4 + x1x3\\nFrom the preceding discussion, the process of nding a minimum-cost circuit involves\\nthe following steps:\\n1.\\nGenerate all prime implicants for the given function f .\\n2.\\nFind the set of essential prime implicants.\\n180\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x3\\n1\\n1\\n1\\nx3x4\\nx1x2x4\\nx2x3\\nx2x3x4\\nFigure 4.10\\nFour-variable function f (x1, . . . , x4) =\\n m(2, 3, 5, 6, 7, 10, 11, 13, 14).\\n3.\\nIf the set of essential prime implicants covers all valuations for which f = 1, then\\nthis set is the desired cover of f . Otherwise, determine the nonessential prime\\nimplicants that should be added to form a complete minimum-cost cover.\\nThe choice of nonessential prime implicants to be included in the cover is governed by the\\ncost considerations. This choice is often not obvious. Indeed, for large functions there may\\nexist many possibilities, and some heuristic approach (i.e., an approach that considers only\\na subset of possibilities but gives good results most of the time) has to be used. One such\\napproach is to arbitrarily select one nonessential prime implicant and include it in the cover\\nand then determine the rest of the cover. Next, another cover is determined assuming that\\nthis prime implicant is not in the cover. The costs of the resulting covers are compared, and\\nthe less-expensive cover is chosen for implementation.\\nWe can illustrate the process by using the function in Figure 4.11. Of the six prime\\nimplicants, only x3x4 is essential. Consider next x1x2x3 and assume rst that it will be\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2x4\\n1\\n1\\nx3x4\\nx1x2x4\\nx1x2x3\\nx1x2x3\\nx1x3x4\\nFigure 4.11\\nThe function f (x1, . . . , x4) =\\n m(0, 4, 8, 10, 11, 12, 13, 15).\\n4.2\\nStrategy for Minimization\\n181\\nincluded in the cover. Then the remaining three minterms, m10, m11, and m15, will require\\ntwo more prime implicants to be included in the cover. A possible implementation is\\nf = x3x4 + x1x2x3 + x1x3x4 + x1x2x3\\nThe second possibility is that x1x2x3 is not included in the cover. Then x1x2x4 becomes\\nessential because there is no other way of covering m13. Because x1x2x4 also covers m15,\\nonly m10 and m11 remain to be covered, which can be achieved with x1x2x3. Therefore, the\\nalternative implementation is\\nf = x3x4 + x1x2x4 + x1x2x3\\nClearly, this implementation is a better choice.\\nSometimes there may not be any essential prime implicants at all. An example is given\\nin Figure 4.12. Choosing any of the prime implicants and rst including it, then excluding\\nit from the cover leads to two alternatives of equal cost. One includes the prime implicants\\nindicated in black, which yields\\nf = x1x3x4 + x2x3x4 + x1x3x4 + x2x3x4\\nThe other includes the prime implicants indicated in blue, which yields\\nf = x1x2x4 + x1x2x3 + x1x2x4 + x1x2x3\\nThis procedure can be used to nd minimum-cost implementations of both small and\\nlarge logic functions. For our small examples it was convenient to use Karnaugh maps\\nto determine the prime implicants of a function and then choose the nal cover. Other\\ntechniques based on the same principles are much more suitable for use in CAD tools; we\\nwill introduce such techniques in sections 4.9 and 4.10.\\nThe previous examples have been based on the sum-of-products form. We will next\\nillustrate that the same concepts apply for the product-of-sums form.\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\nx1x3x4\\nx2x3x4\\nx2x3x4\\nx1x3x4\\nx1x2x4\\nx1x2x4\\nx1x2x3\\nx1x2x3\\nFigure 4.12\\nThe function f (x1, . . . , x4) =\\n m(0, 2, 4, 5, 10, 11, 13, 15).\\n182\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.3\\nMinimization of Product-of-Sums Forms\\nNow that we know how to nd the minimum-cost sum-of-products (SOP) implementations\\nof functions, we can use the same techniques and the principle of duality to obtain minimum-\\ncost product-of-sums (POS) implementations. In this case it is the maxterms for which\\nf = 0 that have to be combined into sum terms that are as large as possible. Again, a sum\\nterm is considered larger if it covers more maxterms, and the larger the term, the less costly\\nit is to implement.\\nFigure 4.13 depicts the same function as Figure 4.9 depicts. There are three maxterms\\nthat must be covered: M4, M5, and M6. They can be covered by two sum terms shown in\\nthe gure, leading to the following implementation:\\nf = (x1 + x2)(x1 + x3)\\nA circuit corresponding to this expression has two OR gates and one AND gate, with two\\ninputs for each gate. Its cost is greater than the cost of the equivalent SOP implementation\\nderived in Figure 4.9, which requires only one OR gate and one AND gate.\\nThe function from Figure 4.10 is reproduced in Figure 4.14. The maxterms for which\\nf = 0 can be covered as shown, leading to the expression\\nf = (x2 + x3)(x3 + x4)(x1 + x2 + x3 + x4)\\nThis expression represents a circuit with three OR gates and one AND gate. Two of the\\nOR gates have two inputs, and the third has four inputs; the AND gate has three inputs.\\nAssuming that both the complemented and uncomplemented versions of the input variables\\nx1 to x4 are available at no extra cost, the cost of this circuit is 15. This compares favorably\\nwith the SOP implementation derived from Figure 4.10, which requires ve gates and 13\\ninputs at a total cost of 18.\\nIn general, as we already know from section 2.6.1, the SOP and POS implementations\\nof a given function may or may not entail the same cost. The reader is encouraged to nd\\nthe POS implementations for the functions in Figures 4.11 and 4.12 and compare the costs\\nwith the SOP forms.\\nWe have shown how to obtain minimum-cost POS implementations by nding the\\nlargest sum terms that cover all maxterms for which f = 0. Another way of obtaining\\nx1x2\\nx3\\n1\\n00\\n01\\n11\\n10\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n0\\nx1\\nx2\\n+\\n(\\n)\\nx1\\nx3\\n+\\n(\\n)\\nFigure 4.13\\nPOS minimization of f (x1, x2, x3) = M (4, 5, 6).\\n4.3\\nMinimization of Product-of-Sums Forms\\n183\\nx1x2\\nx3x4\\n0\\n00\\n01\\n11\\n10\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx2\\nx3\\n+\\n(\\n)\\nx3\\nx4\\n+\\n(\\n)\\nx1\\nx2\\nx3\\nx4\\n+\\n+\\n+\\n(\\n)\\nFigure 4.14\\nPOS minimization of f (x1, . . . , x4) =\\nM (0, 1, 4, 8, 9, 12, 15).\\nthe same result is by nding a minimum-cost SOP implementation of the complement of\\nf . Then we can apply DeMorgans theorem to this expression to obtain the simplest POS\\nrealization because f = f . For example, the simplest SOP implementation of f in Figure\\n4.13 is\\nf = x1x2 + x1x3\\nComplementing this expression using DeMorgans theorem yields\\nf = f = x1x2 + x1x3\\n= x1x2  x1x3\\n= (x1 + x2)(x1 + x3)\\nwhich is the same result as obtained above.\\nUsing this approach for the function in Figure 4.14 gives\\nf = x2x3 + x3x4 + x1x2x3x4\\nComplementing this expression produces\\nf = f = x2x3 + x3x4 + x1x2x3x4\\n= x2x3  x3x4  x1x2x3x4\\n= (x2 + x3)(x3 + x4)(x1 + x2 + x3 + x4)\\nwhich matches the previously derived implementation.\\n184\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.4\\nIncompletely Specied Functions\\nIn digital systems it often happens that certain input conditions can never occur.\\nFor\\nexample, suppose that x1 and x2 control two interlocked switches such that both switches\\ncannot be closed at the same time. Thus the only three possible states of the switches\\nare that both switches are open or that one switch is open and the other switch is closed.\\nNamely, the input valuations (x1, x2) = 00, 01, and 10 are possible, but 11 is guaranteed\\nnot to occur. Then we say that (x1, x2) = 11 is a dont-care condition, meaning that a circuit\\nwith x1 and x2 as inputs can be designed by ignoring this condition. A function that has\\ndont-care condition(s) is said to be incompletely specied.\\nDont-care conditions, or dont-cares for short, can be used to advantage in the design\\nof logic circuits. Since these input valuations will never occur, the designer may assume that\\nthe function value for these valuations is either 1 or 0, whichever is more useful in trying\\nto nd a minimum-cost implementation. Figure 4.15 illustrates this idea. The required\\nfunction has a value of 1 for minterms m2, m4, m5, m6, and m10. Assuming the above-\\nmentioned interlocked switches, the x1 and x2 inputs will never be equal to 1 at the same\\ntime; hence the minterms m12, m13, m14, and m15 can all be used as dont-cares. The dont-\\nx1x2\\nx3x4\\n0\\n00\\n01\\n11\\n10\\n1\\nd\\n0\\n0\\n1\\nd\\n0\\n0\\n0\\nd\\n0\\n1\\n1\\nd\\n1\\n00\\n01\\n11\\n10\\nx2\\nx3\\n+\\n(\\n)\\nx3\\nx4\\n+\\n(\\n)\\nx1x2\\nx3x4\\n0\\n00\\n01\\n11\\n10\\n1\\nd\\n0\\n0\\n1\\nd\\n0\\n0\\n0\\nd\\n0\\n1\\n1\\nd\\n1\\n00\\n01\\n11\\n10\\nx2x3\\nx3x4\\n(a) SOP implementation\\n(b) POS implementation\\nFigure 4.15\\nTwo implementations of the function f (x1, . . . , x4) =\\n m(2, 4, 5, 6, 10) + D(12, 13, 14, 15).\\n4.4\\nIncompletely Specied Functions\\n185\\ncares are denoted by the letter d in the map. Using the shorthand notation, the function f\\nis specied as\\nf (x1, . . . , x4) =\\n\\nm(2, 4, 5, 6, 10) + D(12, 13, 14, 15)\\nwhere D is the set of dont-cares.\\nPart (a) of the gure indicates the best sum-of-products implementation. To form\\nthe largest possible groups of 1s, thus generating the lowest-cost prime implicants, it is\\nnecessary to assume that the dont-cares D12, D13, and D14 (corresponding to minterms\\nm12, m13, and m14) have the value of 1 while D15 has the value of 0. Then there are only\\ntwo prime implicants, which provide a complete cover of f . The resulting implementation\\nis\\nf = x2x3 + x3x4\\nPart (b) shows how the best product-of-sums implementation can be obtained. The\\nsame values are assumed for the dont cares. The result is\\nf = (x2 + x3)(x3 + x4)\\nThe freedom in choosing the value of dont-cares leads to greatly simplied realizations. If\\nwe were to naively exclude the dont-cares from the synthesis of the function, by assuming\\nthat they always have a value of 0, the resulting SOP expression would be\\nf = x1x2x3 + x1x3x4 + x2x3x4\\nand the POS expression would be\\nf = (x2 + x3)(x3 + x4)(x1 + x2)\\nBoth of these expressions have higher costs than the expressions obtained with a more\\nappropriate assignment of values to dont-cares.\\nAlthough dont-care values can be assigned arbitrarily, an arbitrary assignment may\\nnot lead to a minimum-cost implementation of a given function. If there are k dont-cares,\\nthen there are 2k possible ways of assigning 0 or 1 values to them. In the Karnaugh map\\nwe can usually see how best to do this assignment to nd the simplest implementation.\\nIn the example above, we chose the dont-cares D12, D13, and D14 to be equal to 1 and\\nD15 equal to 0 for both the SOP and POS implementations. Thus the derived expressions\\nrepresentthesamefunction, whichcouldalsobespeciedas m(2, 4, 5, 6, 10, 12, 13, 14).\\nAssigning the same values to the dont-cares for both SOP and POS implementations is not\\nalways a good choice. Sometimes it may be advantageous to give a particular dont-care\\nthe value 1 for SOP implementation and the value 0 for POS implementation, or vice versa.\\nIn such cases the optimal SOP and POS expressions will represent different functions,\\nbut these functions will differ only for the valuations that correspond to these dont-cares.\\nExample 4.24 in section 4.14 illustrates this possibility.\\nUsing interlocked switches to illustrate how dont-care conditions can occur in a real\\nsystem may seem to be somewhat contrived. However, in Chapters 6, 8, and 9 we will\\nencounter many examples of dont-cares that occur in the course of practical design of\\ndigital circuits.\\n186\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.5\\nMultiple-Output Circuits\\nIn all previous examples we have considered single functions and their circuit implemen-\\ntations. In practical digital systems it is necessary to implement a number of functions\\nas part of some large logic circuit. Circuits that implement these functions can often be\\ncombined into a less-expensive single circuit with multiple outputs by sharing some of the\\ngates needed in the implementation of individual functions.\\nExample 4.1\\nAn example of gate sharing is given in Figure 4.16. Two functions, f1 and f2, of the same\\nvariables are to be implemented. The minimum-cost implementations for these functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n(a) Function\\n(b) Function\\n1\\nf 1\\nf 2\\nf 1\\nf 2\\nx2\\nx3\\nx4\\nx1\\nx3\\nx1\\nx3\\nx2\\nx3\\nx4\\n(c) Combined circuit for f 1\\nf 2\\nand\\nFigure 4.16\\nAn example of multiple-output synthesis.\\n4.5\\nMultiple-Output Circuits\\n187\\nare obtained as shown in parts (a) and (b) of the gure. This results in the expressions\\nf1 = x1x3 + x1x3 + x2x3x4\\nf2 = x1x3 + x1x3 + x2x3x4\\nThe cost of f1 is four gates and 10 inputs, for a total of 14. The cost of f2 is the same. Thus\\nthe total cost is 28 if both functions are implemented by separate circuits. A less-expensive\\nrealization is possible if the two circuits are combined into a single circuit with two outputs.\\nBecause the rst two product terms are identical in both expressions, the AND gates that\\nimplement them need not be duplicated. The combined circuit is shown in Figure 4.16c.\\nIts cost is six gates and 16 inputs, for a total of 22.\\nIn this example we reduced the overall cost by nding minimum-cost realizations of f1\\nand f2 and then sharing the gates that implement the common product terms. This strategy\\ndoes not necessarily always work the best, as the next example shows.\\nExample 4.2\\nFigure 4.17 shows two functions to be implemented by a single circuit. Minimum-cost\\nrealizations of the individual functions f3 and f4 are obtained from parts (a) and (b) of the\\ngure.\\nf3 = x1x4 + x2x4 + x1x2x3\\nf4 = x1x4 + x2x4 + x1x2x3x4\\nNone of the AND gates can be shared, which means that the cost of the combined circuit\\nwould be six AND gates, two OR gates, and 21 inputs, for a total of 29.\\nBut several alternative realizations are possible. Instead of deriving the expressions for\\nf3 and f4 using only prime implicants, we can look for other implicants that may be shared\\nadvantageously in the combined realization of the functions. Figure 4.17c shows the best\\nchoice of implicants, which yields the realization\\nf3 = x1x2x4 + x1x2x3x4 + x1x4\\nf4 = x1x2x4 + x1x2x3x4 + x2x4\\nThe rst two implicants are identical in both expressions. The resulting circuit is given in\\nFigure 4.17d. It has the cost of six gates and 17 inputs, for a total of 23.\\nExample 4.3\\nIn Example 4.1 we sought the best SOP implementation for the functions f1 and f2 in\\nFigure 4.16. We will now consider the POS implementation of the same functions. The\\nminimum-cost POS expressions for f1 and f2 are\\nf1 = (x1 + x3)(x1 + x2 + x3)(x1 + x3 + x4)\\nf2 = (x1 + x3)(x1 + x2 + x3)(x1 + x3 + x4)\\n188\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n(a) Optimal realization of\\n(b) Optimal realization of\\n1\\nf 3\\nf 4\\nf 3\\nf 4\\nx1\\nx4\\nx3\\nx4\\nx1\\nx1\\nx2\\nx2\\nx4\\nx4\\n(d) Combined circuit for f 3\\nf 4\\nand\\n(c) Optimal realization of f 3\\n1\\n1\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\nand\\ntogether\\nf 4\\nx2\\nFigure 4.17\\nAnother example of multiple-output synthesis.\\n4.6\\nMultilevel Synthesis\\n189\\nThere are no common sum terms in these expressions that could be shared in the imple-\\nmentation. Moreover, from the Karnaugh maps in Figure 4.16, it is apparent that there is\\nno sum term (covering the cells where f1 = f2 = 0) that can be protably used in realizing\\nboth f1 and f2. Thus the best choice is to implement each function separately, according to\\nthe preceding expressions. Each function requires three OR gates, one AND gate, and 11\\ninputs. Therefore, the total cost of the circuit that implements both functions is 30. This\\nrealization is costlier than the SOP realization derived in Example 4.1.\\nExample 4.4\\nConsider now the POS realization of the functions f3 and f4 in Figure 4.17. The minimum-\\ncost POS expressions for f3 and f4 are\\nf3 = (x3 + x4)(x2 + x4)(x1 + x4)(x1 + x2)\\nf4 = (x3 + x4)(x2 + x4)(x1 + x4)(x1 + x2 + x4)\\nThe rst three sum terms are the same in both f3 and f4; they can be shared in a combined\\ncircuit. These terms require three OR gates and six inputs. In addition, one 2-input OR\\ngate and one 4-input AND gate are needed for f3, and one 3-input OR gate and one 4-input\\nAND gate are needed for f4. Thus the combined circuit comprises ve OR gates, two AND\\ngates, and 19 inputs, for a total cost of 26. This cost is slightly higher than the cost of the\\ncircuit derived in Example 4.2.\\nThese examples show that the complexities of the best SOP or POS implementations\\nof given functions may be quite different. For the functions in Figures 4.16 and 4.17, the\\nSOP form gives better results. But if we are interested in implementing the complements\\nof the four functions in these gures, then the POS form would be less costly.\\nSophisticated CAD tools used to synthesize logic functions will automatically perform\\nthe types of optimizations illustrated in the preceding examples.\\n4.6\\nMultilevel Synthesis\\nIn the preceding sections our objective was to nd a minimum-cost sum-of-products or\\nproduct-of-sums realization of a given logic function. Logic circuits of this type have two\\nlevels (stages) of gates. In the sum-of-products form, the rst level comprises AND gates\\nthat are connected to a second-level OR gate. In the product-of-sums form, the rst-level OR\\ngates feed the second-level AND gate. We have assumed that both true and complemented\\nversions of the input variables are available so that NOT gates are not needed to complement\\nthe variables.\\nAtwo-level realization is usually efcient for functions of a few variables. However, as\\nthe number of inputs increases, a two-level circuit may result in fan-in problems. Whether\\n190\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nPart of a PAL-like block\\n(from interconnection wires)\\nx1\\nx2\\nx3\\nx4\\nx5\\nx6\\nx7\\nunused\\nf\\nFigure 4.18\\nImplementation in a CPLD.\\nor not this is an issue depends on the type of technology that is used to implement the circuit.\\nFor example, consider the following function:\\nf (x1, . . . , x7) = x1x3x6 + x1x4x5x6 + x2x3x7 + x2x4x5x7\\nThis is a minimum-cost SOP expression. Now consider implementing f in two types of\\nPLDs: a CPLD and an FPGA. Figure 4.18 shows a part of one of the PAL-like blocks from\\nFigure 3.33. The gure indicates in blue the circuitry used to realize the function f . Clearly,\\nthe SOP form of the function is well suited to the chip architecture of the CPLD.\\nNext, consider implementing f in an FPGA. For this example we will use the FPGA\\nshown in Figure 3.39, which contains two-input LUTs. Since the SOP expression for f\\nrequires three- and four-input AND operations and a four-input OR, it cannot be directly\\nimplemented in this FPGA.The problem is that the fan-in required to implement the function\\nis too high for our target chip architecture.\\nTo solve the fan-in problem, f must be expressed in a form that has more than two levels\\nof logic operations. Such a form is called a multilevel logic expression. There are several\\ndifferent approaches for synthesis of multilevel circuits. We will discuss two important\\ntechniques known as factoring and functional decomposition.\\n4.6.1\\nFactoring\\nThe distributive property in section 2.5 allows us to factor the preceding expression for f\\nas follows\\nf = x1x6(x3 + x4x5) + x2x7(x3 + x4x5)\\n= (x1x6 + x2x7)(x3 + x4x5)\\n4.6\\nMultilevel Synthesis\\n191\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\nx4\\nx5\\nA\\nB\\nC\\nD\\nx1\\nx6\\nx4\\nf\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n1\\nx3\\nC\\nD\\nE\\nE\\nf\\nx2\\nx7\\nx5\\nx3\\n0\\n0\\n0\\n1\\nx2\\nx7\\nB\\n0\\n0\\n1\\n0\\nx1\\nx6\\nA\\nFigure 4.19\\nImplementation in an FPGA.\\nThe corresponding circuit has a maximum fan-in of two; hence it can be realized using\\ntwo-input LUTs. Figure 4.19 gives a possible implementation using the FPGA from Figure\\n3.39. Note that a two-variable function that has to be realized by each LUT is indicated in\\nthe box that represents the LUT.\\nFan-in Problem\\nIn the preceding example, the fan-in restrictions were caused by the xed structure\\nof the FPGA, where each LUT has only two inputs. However, even when the target chip\\narchitecture is not xed, the fan-in may still be an issue. To illustrate this situation, let us\\nconsider the implementation of a circuit in a custom chip. Recall that custom chips usually\\ncontain a large number of gates. If the chip is fabricated using CMOS technology, then\\nthere will be fan-in limitations as discussed in section 3.8.8. In this technology the number\\nof inputs to a logic gate should be small. For instance, we may wish to limit the number\\nof inputs to an AND gate to be less than ve. Under this restriction, if a logic expression\\nincludes a seven-input product term, we would have to use 2 four-input AND gates, as\\nindicated in Figure 4.20.\\nFactoring can be used to deal with the fan-in problem. Suppose again that the available\\ngates have a maximum fan-in of four and that we want to realize the function\\nf = x1x2x3x4x5x6 + x1x2x3x4x5x6\\n192\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n7 inputs\\nFigure 4.20\\nUsing four-input AND gates to realize a\\nseven-input product term.\\nx6\\nx4\\nx1\\nx5\\nx2\\nx3\\nx2\\nx3\\nx5\\nFigure 4.21\\nA factored circuit.\\nThis is a minimal sum-of-products expression. Using the approach of Figure 4.20, we will\\nneed four AND gates and one OR gate to implement this expression. A better solution is to\\nfactor the expression as follows\\nf = x1x4x6(x2x3x5 + x2x3x5)\\nThen three AND gates and one OR gate sufce for realization of the required function, as\\nshown in Figure 4.21.\\nExample 4.5\\nIn practical situations a designer of logic circuits often encounters specications that natu-\\nrally lead to an initial design where the logic expressions are in a factored form. Suppose\\nwe need a circuit that meets the following requirements. There are four inputs: x1, x2, x3,\\nand x4. An output, f1, must have the value 1 if at least one of the inputs x1 and x2 is equal\\nto 1 and both x3 and x4 are equal to 1; it must also be 1 if x1 = x2 = 0 and either x3 or x4\\nis 1. In all other cases f1 = 0. A different output, f2, is to be equal to 1 in all cases except\\nwhen both x1 and x2 are equal to 0 or when both x3 and x4 are equal to 0.\\n4.6\\nMultilevel Synthesis\\n193\\nx1\\nx2\\nx3\\nx4\\nf 1\\nf 2\\nFigure 4.22\\nCircuit for Example 4.5.\\nFrom this specication, the function f1 can be expressed as\\nf1 = (x1 + x2)x3x4 + x1x2(x3 + x4)\\nThis expression can be simplied to\\nf1 = x3x4 + x1x2(x3 + x4)\\nwhich the reader can verify by using a Karnaugh map.\\nThe second function, f2, is most easily dened in terms of its complement, such that\\nf 2 = x1x2 + x3x4\\nThen using DeMorgans theorem gives\\nf2 = (x1 + x2)(x3 + x4)\\nwhich is the minimum-cost expression for f2; the cost increases signicantly if the SOP\\nform is used.\\nBecause our objective is to design the lowest-cost combined circuit that implements f1\\nand f2, it seems that the best result can be achieved if we use the factored forms for both\\nfunctions, in which case the sum term (x3 + x4) can be shared. Moreover, observing that\\nx1x2 = x1 + x2, the sum term (x1 + x2) can also be shared if we express f1 in the form\\nf1 = x3x4 + x1 + x2(x3 + x4)\\nThen the combined circuit, shown in Figure 4.22, comprises three OR gates, three AND\\ngates, one NOT gate, and 13 inputs, for a total of 20.\\nImpact on Wiring Complexity\\nThe space on integrated circuit chips is occupied by the circuitry that implements logic\\ngates and by the wires needed to make connections among the gates. The amount of space\\n194\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nneeded for wiring is a substantial portion of the chip area. Therefore, it is useful to keep\\nthe wiring complexity as low as possible.\\nIn a logic expression each literal corresponds to a wire in the circuit that carries the\\ndesired logic signal. Since factoring usually reduces the number of literals, it provides a\\npowerful mechanism for reducing the wiring complexity in a logic circuit. In the synthesis\\nprocess the CAD tools consider many different issues, including the cost of the circuit, the\\nfan-in, and the wiring complexity.\\n4.6.2\\nFunctional Decomposition\\nIn the preceding examples, which illustrated the factoring approach, multilevel circuits\\nwere used to deal with fan-in limitations. However, such circuits may be preferable to\\ntheir two-level equivalents even if fan-in is not a problem. In some cases the multilevel\\ncircuits may reduce the cost of implementation. On the other hand, they usually imply\\nlonger propagation delays, because they use multiple stages of logic gates. We will explore\\nthese issues by means of illustrative examples.\\nComplexity of a logic circuit, in terms of wiring and logic gates, can often be reduced by\\ndecomposing a two-level circuit into subcircuits, where one or more subcircuits implement\\nfunctions that may be used in several places to construct the nal circuit. To achieve this\\nobjective, a two-level logic expression is replaced by two or more new expressions, which\\nare then combined to dene a multilevel circuit. We can illustrate this idea by a simple\\nexample.\\nExample 4.6\\nConsider the minimum-cost sum-of-products expression\\nf = x1x2x3 + x1x2x3 + x1x2x4 + x1x2x4\\nand assume that the inputs x1 to x4 are available only in their true form. Then the expression\\ndenes a circuit that has four AND gates, one OR gate, two NOT gates, and 18 inputs\\n(wires) to all gates. The fan-in is three for the AND gates and four for the OR gate. The\\nreader should observe that in this case we have included the cost of NOT gates needed to\\ncomplement x1 and x2, rather than assume that both true and complemented versions of all\\ninput variables are available, as we had done before.\\nFactoring x3 from the rst two terms and x4 from the last two terms, this expression\\nbecomes\\nf = (x1x2 + x1x2)x3 + (x1x2 + x1x2)x4\\nNow let g(x1, x2) = x1x2 + x1x2 and observe that\\ng = x1x2 + x1x2\\n= x1x2  x1x2\\n= (x1 + x2)(x1 + x2)\\n= x1x1 + x1x2 + x2x1 + x2x2\\n= 0 + x1x2 + x1x2 + 0\\n= x1x2 + x1x2\\n4.6\\nMultilevel Synthesis\\n195\\nThen f can be written as\\nf = gx3 + gx4\\nwhich leads to the circuit shown in Figure 4.23. This circuit requires an additional OR gate\\nand a NOT gate to invert the value of g. But it needs only 15 inputs. Moreover, the largest\\nfan-in has been reduced to two. The cost of this circuit is lower than the cost of its two-level\\nequivalent. The trade-off is an increased propagation delay because the circuit has three\\nmore levels of logic.\\nIn this example the subfunction g is a function of variables x1 and x2. The subfunction\\nis used as an input to the rest of the circuit that completes the realization of the required\\nfunction f . Let h denote the function of this part of the circuit, which depends on only three\\ninputs: g, x3, and x4. Then the decomposed realization of f can be expressed algebraically\\nas\\nf (x1, x2, x3, x4) = h[g(x1, x2), x3, x4]\\nThe structure of this decomposition can be described in block-diagram form as shown in\\nFigure 4.24.\\nx1\\nx2\\nx3\\nx4\\nf\\ng\\nFigure 4.23\\nLogic circuit for Example 4.6.\\nx1\\nx2\\nx3\\nx4\\nf\\ng\\nh\\nFigure 4.24\\nThe structure of decomposition in Example 4.6.\\n196\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nWhile not evident from our rst example, functional decomposition can lead to great\\nreductions in the complexity and cost of circuits. The reader will get a good indication of\\nthis benet from the next example.\\nExample 4.7\\nFigure 4.25a denes a ve-variable function f in the form of a Karnaugh map. In searching\\nfor a good decomposition for this function, it is necessary to rst identify the variables that\\nwill be used as inputs to a subfunction. We can get a useful clue from the patterns of 1s in\\nthe map. Note that there are only two distinct patterns in the rows of the map. The second\\nand fourth rows have one pattern, highlighted in blue, while the rst and third rows have\\nthe other pattern. Once we specify which row each pattern is in, then the pattern itself\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\nx5\\n0\\n=\\nx5\\n1\\n=\\n(a) Karnaugh map for the function f\\nx1\\nx2\\nx5\\nx4\\nf\\nx3\\ng\\nk\\n(b) Circuit obtained using decomposition\\nFigure 4.25\\nDecomposition for Example 4.7.\\n4.6\\nMultilevel Synthesis\\n197\\ndepends only on the variables that dene columns in each row, namely, x1, x2, and x5. Let\\na subfunction g(x1, x2, x5) represent the pattern in rows 2 and 4. This subfunction is just\\ng = x1 + x2 + x5\\nbecause the pattern has a 1 wherever any of these variables is equal to 1. To specify\\nthe location of rows where the pattern g occurs, we use the variables x3 and x4. The\\nterms x3x4 and x3x4 identify the second and fourth rows, respectively. Thus the expression\\n(x3x4 + x3x4)  g represents the part of f that is dened in rows 2 and 4.\\nNext, we have to nd a realization for the pattern in rows 1 and 3. This pattern has a 1\\nonly in the cell where x1 = x2 = x5 = 0, which corresponds to the term x1x2x5. But we can\\nmake a useful observation that this term is just a complement of g. The location of rows 1\\nand 3 is identied by terms x3x4 and x3x4, respectively. Thus the expression (x3x4+x3x4)g\\nrepresents f in rows 1 and 3.\\nWe can make one other useful observation. The expressions (x3x4 + x3x4) and (x3x4 +\\nx3x4) are complements of each other, as shown in Example 4.6.\\nTherefore, if we let\\nk(x3, x4) = x3x4 + x3x4, the complete decomposition of f can be stated as\\nf (x1, x2, x3, x4, x5) = h[g(x1, x2, x5), k(x3, x4)]\\n= kg + kg\\nwhere\\ng = x1 + x2 + x5\\nk = x3x4 + x3x4\\nThe resulting circuit is given in Figure 4.25b. It requires a total of 11 gates and 19 inputs.\\nThe largest fan-in is three.\\nFor comparison, a minimum-cost sum-of-products expression for f is\\nf = x1x3x4 + x1x3x4 + x2x3x4 + x2x3x4 + x3x4x5 + x3x4x5 + x1x2x3x4x5 + x1x2x3x4x5\\nThe corresponding circuit requires a total of 14 gates (including the ve NOT gates to\\ncomplement the primary inputs) and 41 inputs. The fan-in for the output OR gate is eight.\\nObviously, functional decomposition results in a much simpler implementation of this\\nfunction.\\nIn both of the preceding examples, the decomposition is such that a decomposed sub-\\nfunction depends on some primary input variables, whereas the remainder of the imple-\\nmentation depends on the rest of the variables. Such decompositions are called disjoint\\ndecompositions in the technical literature. It is possible to have a non-disjoint decomposi-\\ntion, where the variables of the subfunction are also used in realizing the remainder of the\\ncircuit. The following example illustrates this possibility.\\nExample 4.8\\nExclusive-OR (XOR) is a very useful function. In section 3.9.1 we showed how it can be\\nrealized using a special circuit. It can also be realized using AND and OR gates as shown\\n198\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx2\\nx1\\nx1\\nx2\\n\\nx2\\nx1\\nx2\\nx1\\ng\\nx1\\nx2\\n\\nx1\\nx2\\n\\n(a) Sum-of-products  implementation\\n(b) NAND gate implementation\\n(c) Optimal NAND gate implementation\\nFigure 4.26\\nImplementation of XOR.\\nin Figure 4.26a. In section 2.7 we explained how any AND-OR circuit can be realized as\\na NAND-NAND circuit that has the same structure.\\nLet us now try to exploit functional decomposition to nd a better implementation of\\nXOR using only NAND gates. Let the symbol  represent the NAND operation so that\\nx1  x2 = x1  x2. A sum-of-products expression for the XOR function is\\nx1  x2 = x1x2 + x1x2\\n4.6\\nMultilevel Synthesis\\n199\\nFrom the discussion in section 2.7, this expression can be written in terms of NAND\\noperations as\\nx1  x2 = (x1  x2)  (x1  x2)\\nThis expression requires ve NAND gates, and it is implemented by the circuit in Figure\\n4.26b. Observe that an inverter is implemented using a two-input NAND gate by tying the\\ntwo inputs together.\\nTo nd a decomposition, we can manipulate the term (x1  x2) as follows:\\n(x1  x2) = (x1x2) = (x1(x1 + x2)) = (x1  (x1 + x2))\\nWe can perform a similar manipulation for (x1  x2) to generate\\nx1  x2 = (x1  (x1 + x2))  ((x1 + x2)  x2)\\nDeMorgans theorem states that x1 + x2 = x1  x2; hence we can write\\nx1  x2 = (x1  (x1  x2))  ((x1  x2)  x2)\\nNow we have a decomposition\\nx1  x2 = (x1  g)  (g  x2)\\ng = x1  x2\\nThe corresponding circuit, which requires only four NAND gates, is given in Figure 4.26c.\\nPractical Issues\\nFunctional decomposition is a powerful technique for reducing the complexity of cir-\\ncuits. It can also be used to implement general logic functions in circuits that have built-in\\nconstraints. For example, in programmable logic devices (PLDs) that were introduced in\\nChapter 3 it is necessary to t a desired logic circuit into logic blocks that are available\\non these devices. The available blocks are a target for decomposed subfunctions that may\\nbe used to realize larger functions.\\nA big problem in functional decomposition is nding the possible subfunctions. For\\nfunctions of many variables, an enormous number of possibilities should be tried. This\\nsituation precludes attempts at nding optimal solutions. Instead, heuristic approaches that\\nlead to acceptable solutions are used.\\nFull discussion of functional decomposition and factoring is beyond the scope of this\\nbook. An interested reader may consult other references [25]. Modern CAD tools use the\\nconcept of decomposition extensively.\\n4.6.3\\nMultilevel NAND and NOR Circuits\\nIn section 2.7 we showed that two-level circuits consisting of AND and OR gates can be\\neasily converted into circuits that can be realized with NAND and NOR gates, using the\\nsame gate arrangement. In particular, anAND-OR (sum-of-products) circuit can be realized\\n200\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nas a NAND-NAND circuit, while an OR-AND (product-of-sums) circuit becomes a NOR-\\nNOR circuit. The same conversion approach can be used for multilevel circuits. We will\\nillustrate this approach by an example.\\nExample 4.9\\nFigure 4.27a gives a four-level circuit consisting of AND and OR gates. Let us rst derive\\na functionally equivalent circuit that comprises only NAND gates. Each AND gate is\\nconverted to a NAND by inverting its output. Each OR gate is converted to a NAND by\\ninverting its inputs. This is just an application of DeMorgans theorem, as illustrated in\\nFigure 2.21a. Figure 4.27b shows the necessary inversions in blue. Note that an inversion is\\napplied at both ends of a given wire. Now each gate becomes a NAND gate. This accounts\\nfor most of the inversions added to the original circuit. But, there are still four inversions\\nthat are not a part of any gate; therefore, they must be implemented separately. These\\ninversions are at inputs x1, x5, x6, and x7 and at the output f . They can be implemented as\\ntwo-input NAND gates, where the inputs are tied together. The resulting circuit is shown\\nin Figure 4.27c.\\nA similar approach can be used to convert the circuit in Figure 4.27a into a circuit that\\ncomprises only NOR gates. An OR gate is converted to a NOR gate by inverting its output.\\nAn AND becomes a NOR if its inputs are inverted, as indicated in Figure 2.21b. Using this\\napproach, the inversions needed for our sample circuit are shown in blue in Figure 4.28a.\\nThen each gate becomes a NOR gate. The three inversions at inputs x2, x3, and x4 can be\\nrealized as two-input NOR gates, where the inputs are tied together. The resulting circuit\\nis presented in Figure 4.28b.\\nIt is evident that the basic topology of a circuit does not change substantially when\\nconverting from AND and OR gates to either NAND or NOR gates. However, it may be\\nnecessary to insert additional gates to serve as NOT gates that implement inversions not\\nabsorbed as a part of other gates in the circuit.\\n4.7\\nAnalysis of Multilevel Circuits\\nThe preceding section showed that it may be advantageous to implement logic functions\\nusing multilevel circuits. It also presented the most commonly used approaches for syn-\\nthesizing functions in this way. In this section we will consider the task of analyzing an\\nexisting circuit to determine the function that it implements.\\nFor two-level circuits the analysis process is simple. If a circuit has an AND-OR\\n(NAND-NAND) structure, then its output function can be written in the SOP form by\\ninspection. Similarly, it is easy to derive a POS expression for an OR-AND (NOR-NOR)\\ncircuit. The analysis task is more complicated for multilevel circuits because it is difcult to\\nwrite an expression for the function by inspection. We have to derive the desired expression\\nby tracing the circuit and determining its functionality. The tracing can be done either\\nstarting from the input side and working towards the output, or by starting at the output side\\nand working back towards the inputs. At intermediate points in the circuit, it is necessary\\nto evaluate the subfunctions realized by the logic gates.\\n4.7\\nAnalysis of Multilevel Circuits\\n201\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nf\\nf\\nf\\n(a) Circuit with AND and OR gates\\n(b) Inversions needed to convert to NANDs\\n(c) NAND-gate circuit\\nFigure 4.27\\nConversion to a NAND-gate circuit.\\n202\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nf\\nf\\n(a) Inversions needed to convert to NORs\\n(b) NOR-gate circuit\\nFigure 4.28\\nConversion to a NOR-gate circuit.\\nExample 4.10\\nFigure 4.29 replicates the circuit from Figure 4.27a. To determine the function f imple-\\nmented by this circuit, we can consider the functionality at internal points that are the outputs\\nof various gates. These points are labeled P1 to P5 in the gure. The functions realized at\\nthese points are\\nP1 = x2x3\\nP2 = x5 + x6\\nP3 = x1 + P1 = x1 + x2x3\\n4.7\\nAnalysis of Multilevel Circuits\\n203\\nx2\\nx1\\nx3\\nx4\\nx5\\nx6\\nx7\\nf\\nP3\\nP1\\nP4\\nP5\\nP2\\nFigure 4.29\\nCircuit for Example 4.10.\\nP4 = x4P2 = x4(x5 + x6)\\nP5 = P4 + x7 = x4(x5 + x6) + x7\\nThen f can be evaluated as\\nf = P3P5\\n= (x1 + x2x3)(x4(x5 + x6) + x7)\\nApplying the distributive property to eliminate the parentheses gives\\nf = x1x4x5 + x1x4x6 + x1x7 + x2x3x4x5 + x2x3x4x6 + x2x3x7\\nNote that the expression represents a circuit comprising six AND gates, one OR gate, and\\n25 inputs. The cost of this two-level circuit is higher than the cost of the circuit in Figure\\n4.29, but the circuit has lower propagation delay.\\nExample 4.11\\nIn Example 4.7 we derived the circuit in Figure 4.25b. In addition to AND gates and OR\\ngates, the circuit has some NOT gates. It is reproduced in Figure 4.30, and the internal\\npoints are labeled from P1 to P10 as shown. The following subfunctions occur\\nP1 = x1 + x2 + x5\\nP2 = x4\\nP3 = x3\\nP4 = x3P2\\nP5 = x4P3\\nP6 = P4 + P5\\nP7 = P1\\nP8 = P6\\n204\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1\\nx2\\nx5\\nx4\\nf\\nx3\\nP1\\nP4\\nP5\\nP6\\nP8\\nP2\\nP3\\nP9\\nP10\\nP7\\nFigure 4.30\\nCircuit for Example 4.11.\\nP9 = P1P6\\nP10 = P7P8\\nWe can derive f by tracing the circuit from the output towards the inputs as follows\\nf = P9 + P10\\n= P1P6 + P7P8\\n= (x1 + x2 + x5)(P4 + P5) + P1P6\\n= (x1 + x2 + x5)(x3P2 + x4P3) + x1x2x5P4P5\\n= (x1 + x2 + x5)(x3x4 + x4x3) + x1x2x5(x3 + P2)(x4 + P3)\\n= (x1 + x2 + x5)(x3x4 + x3x4) + x1x2x5(x3 + x4)(x4 + x3)\\n= x1x3x4 + x1x3x4 + x2x3x4 + x2x3x4 + x5x3x4 + x5x3x4 +\\nx1x2x5x3x4 + x1x2x5x4x3\\nThis is the same expression as stated in Example 4.7.\\nExample 4.12\\nCircuits based on NAND and NOR gates are slightly more difcult to analyze because each\\ngate involves an inversion. Figure 4.31a depicts a simple NAND-gate circuit that illustrates\\nthe effect of inversions. We can convert this circuit into a circuit with AND and OR gates\\nusing the reverse of the approach described in Example 4.9. Bubbles that denote inversions\\ncan be moved, according to DeMorgans theorem, as indicated in Figure 4.31b. Then the\\ncircuit can be converted into the circuit in part (c) of the gure, which consists of AND and\\n4.7\\nAnalysis of Multilevel Circuits\\n205\\nx1\\nx2\\nx3\\nx4\\nx5\\nf\\nP1\\nP2\\nP3\\nx1\\nx2\\nx3\\nx4\\nx5\\nf\\nx1\\nx2\\nx4\\nf\\nx5\\n(c) Circuit with AND and OR gates\\n(b) Moving bubbles to convert to ANDs and ORs\\n(a) NAND-gate circuit\\nx3\\nFigure 4.31\\nCircuit for Example 4.12.\\nOR gates. Observe that in the converted circuit, the inputs x3 and x5 are complemented.\\nFrom this circuit the function f is determined as\\nf = (x1x2 + x3)x4 + x5\\n= x1x2x4 + x3x4 + x5\\nIt is not necessary to convert a NAND circuit into a circuit with AND and OR gates\\nto determine its functionality. We can use the approach from Examples 4.10 and 4.11 to\\n206\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nderive f as follows. Let P1, P2, and P3 label the internal points as shown in Figure 4.31a.\\nThen\\nP1 = x1x2\\nP2 = P1x3\\nP3 = P2x4\\nf = P3x5 = P3 + x5\\n= P2x4 + x5 = P2x4 + x5\\n= P1x3x4 + x5 = (P1 + x3)x4 + x5\\n= (x1x2 + x3)x4 + x5\\n= (x1x2 + x3)x4 + x5\\n= x1x2x4 + x3x4 + x5\\nExample 4.13\\nThe circuit in Figure 4.32 consists of NAND and NOR gates. It can be analyzed as follows.\\nP1 = x2x3\\nP2 = x1P1 = x1 + P1\\nP3 = x3x4 = x3 + x4\\nP4 = P2 + P3\\nf = P4 + x5 = P4x5\\n= P2 + P3  x5\\nx2\\nx3\\nx1\\nx4\\nx5\\nf\\nP3\\nP1\\nP2\\nP4\\nFigure 4.32\\nCircuit for Example 4.13.\\n4.8\\nCubical Representation\\n207\\n= (P2 + P3)x5\\n= (x1 + P1 + x3 + x4)x5\\n= (x1 + x2x3 + x3 + x4)x5\\n= (x1 + x2 + x3 + x4)x5\\n= x1x5 + x2x5 + x3x5 + x4x5\\nNote that in deriving the second to the last line, we used property 16a in section 2.5 to\\nsimplify x2x3 + x3 into x2 + x3.\\nAnalysis of circuits is much simpler than synthesis. With a little practice one can\\ndevelop an ability to easily analyze even fairly complex circuits.\\nWe have now covered a considerable amount of material on synthesis and analysis of\\nlogic functions. We have used the Karnaugh map as a vehicle for illustrating the concepts\\ninvolved in nding optimal implementations of logic functions. We have also shown that\\nlogic functions can be realized in a variety of forms, both with two levels of logic and\\nwith multiple levels. In a modern design environment, logic circuits are synthesized using\\nCAD tools, rather than by hand. The concepts that we have discussed in this chapter are\\nquite general; they are representative of the strategies implemented in CAD algorithms.\\nAs we have said before, the Karnaugh map scheme for representing logic functions is not\\nappropriate for use in CAD tools. In the next section we discuss an alternative representation\\nof logic functions, which is suitable for use in CAD algorithms.\\n4.8\\nCubical Representation\\nThe Karnaugh map is an excellent vehicle for illustrating concepts, and it is even useful for\\nmanual design if the functions have only a few variables. To deal with larger functions it is\\nnecessary to have techniques that are algebraic, rather than graphical, which can be applied\\nto functions of any number of variables.\\nMany algebraic optimization techniques have been developed. We will not pursue these\\ntechniques in great detail, but we will attempt to provide the reader with an appreciation\\nof the tasks involved. This helps in gaining an understanding of what the CAD tools can\\ndo and what results can be expected from them. The approaches that we will present make\\nuse of a cubical representation of logic functions.\\n4.8.1\\nCubes and Hypercubes\\nSo far in this book, we have encountered four different forms for representing logic func-\\ntions: truth tables, algebraic expressions, Venn diagrams, and Karnaugh maps. Another\\npossibility is to map a function of n variables onto an n-dimensional cube.\\n208\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nTwo-Dimensional Cube\\nA two-dimensional cube is shown in Figure 4.33. The four corners in the cube are\\ncalled vertices, which correspond to the four rows of a truth table. Each vertex is identied\\nby two coordinates. The horizontal coordinate is assumed to correspond to variable x1, and\\nvertical coordinate to x2. Thus vertex 00 is the bottom-left corner, which corresponds to\\nrow 0 in the truth table. Vertex 01 is the top-left corner, where x1 = 0 and x2 = 1, which\\ncorresponds to row 1 in the truth table, and so on for the other two vertices.\\nWe will map a function onto the cube by indicating with blue circles those vertices for\\nwhich f = 1. In Figure 4.33 f = 1 for vertices 01, 10, and 11. We can express the function\\nas a set of vertices, using the notation f = {01, 10, 11}. The function f is also shown in\\nthe form of a truth table in the gure.\\nAn edge joins two vertices for which the labels differ in the value of only one variable.\\nTherefore, if two vertices for which f = 1 are joined by an edge, then this edge represents\\nthat portion of the function just as well as the two individual vertices. For example, f = 1\\nfor vertices 10 and 11. They are joined by the edge that is labeled 1x. It is customary to use\\nthe letter x to denote the fact that the corresponding variable can be either 0 or 1. Hence 1x\\nmeans that x1 = 1, while x2 can be either 0 or 1. Similarly, vertices 01 and 11 are joined\\nby the edge labeled x1, indicating that x1 can be either 0 or 1, but x2 = 1. The reader must\\nnot confuse the use of the letter x for this purpose, in contrast to the subscripted use where\\nx1 and x2 refer to the variables.\\nTwo vertices being represented by a single edge is the embodiment of the combining\\nproperty 14a from section 2.5. The edge 1x is the logical sum of vertices 10 and 11. It\\nessentially denes the term x1, which is the sum of minterms x1x2 and x1x2. The property\\n14a indicates that\\nx1x2 + x1x2 = x1\\nTherefore, nding edges for which f = 1 is equivalent to applying the combining property.\\nOf course, this is also analogous to nding pairs of adjacent cells in a Karnaugh map for\\nwhich f = 1.\\nThe edges 1x and x1 dene fully the function in Figure 4.33; hence we can represent\\nthe function as f = {1x, x1}. This corresponds to the logic expression\\nf = x1 + x2\\nwhich is also obvious from the truth table in the gure.\\nx2\\nx1\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\nf\\n0\\n1\\n1\\n1\\n01\\n00\\n11\\n10\\nx2\\nx1\\nx1\\n1x\\nFigure 4.33\\nRepresentation of f (x1, x2) =  m(1, 2, 3).\\n4.8\\nCubical Representation\\n209\\nx2\\nx1\\nx3\\n000\\n001\\n010\\n011\\n110\\n101\\n100\\n111\\nx10\\n1x0\\n0x0\\nx00\\n10x\\nxx0\\nFigure 4.34\\nRepresentation of f (x1, x2, x3) =  m(0, 2, 4, 5, 6).\\nThree-Dimensional Cube\\nFigure 4.34 illustrates a three-dimensional cube. The x1, x2, and x3 coordinates are as\\nshown on the left. Each vertex is identied by a specic valuation of the three variables.\\nThe function f mapped onto the cube is the function from Figure 4.1, which was used in\\nFigure 4.5b. There are ve vertices for which f = 1, namely, 000, 010, 100, 101, and\\n110. These vertices are joined by the ve edges shown in blue, namely, x00, 0x0, x10, 1x0,\\nand 10x. Because the vertices 000, 010, 100, and 110 include all valuations of x1 and x2,\\nwhen x3 is 0, they can be specied by the term xx0. This term means that f = 1 if x3 = 0,\\nregardless of the values of x1 and x2. Notice that xx0 represents the front side of the cube,\\nwhich is shaded in blue.\\nFrom the preceding discussion it is evident that the function f can be represented in\\nseveral ways. Some of the possibilities are\\nf = {000, 010, 100, 101, 110}\\n= {0x0, 1x0, 101}\\n= {x00, x10, 101}\\n= {x00, x10, 10x}\\n= {xx0, 10x}\\nIn a physical realization each of the above terms is a product term implemented by an\\nAND gate. Obviously, the least-expensive circuit is obtained if f = {xx0, 10x}, which is\\nequivalent to the logic expression\\nf = x3 + x1x2\\nThis is the expression that we derived using the Karnaugh map in Figure 4.5b.\\nFour-Dimensional Cube\\nGraphical images of two- and three-dimensional cubes are easy to draw. A four-\\ndimensional cube is more difcult. It consists of 2 three-dimensional cubes with their\\n210\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\ncorners connected. The simplest way to visualize a four-dimensional cube is to have one\\ncube placed inside the other cube, as depicted in Figure 4.35. We have assumed that the x1,\\nx2, and x3 coordinates are the same as in Figure 4.34, while x4 = 0 denes the outer cube\\nand x4 = 1 denes the inner cube. Figure 4.35 indicates how the function f3 of Figure 4.7\\nis mapped onto the four-dimensional cube. To avoid cluttering the gure with too many\\nlabels, we have labeled only those vertices for which f3 = 1. Again, all edges that connect\\nthese vertices are highlighted in blue.\\nThere are two groups of four adjacent vertices for which f3 = 1 that can be represented\\nas planes. The group comprising 0000, 0010, 1000, and 1010 is represented by x0x0. The\\ngroup 0010, 0011, 0110, and 0111 is represented by 0x1x. These planes are shaded in the\\ngure. The function f3 can be represented in several ways, for example\\nf3 = {0000, 0010, 0011, 0110, 0111, 1000, 1010, 1111}\\n= {00x0, 10x0, 0x10, 0x11, x111}\\n= {x0x0, 0x1x, x111}\\nSince each x indicates that the corresponding variable can be ignored, because it can be\\neither 0 or 1, the simplest circuit is obtained if f = {x0x0, 0x1x, x111}, which is equivalent\\n0000\\n1000\\n1010\\n0110\\n0011\\n0010\\n0111\\n1111\\n0x1x\\nx0x0\\nx111\\nFigure 4.35\\nRepresentation of function f3 from Figure 4.7.\\n4.9\\nA Tabular Method for Minimization\\n211\\nto the expression\\nf3 = x2x4 + x1x3 + x2x3x4\\nWe derived the same expression in Figure 4.7.\\nn-Dimensional Cube\\nA function that has n variables can be mapped onto an n-dimensional cube. Although\\nit is impractical to draw graphical images of cubes that have more than four variables, it\\nis not difcult to extend the ideas introduced above to a general n-variable case. Because\\nvisual interpretation is not possible and because we normally use the word cube only for\\na three-dimensional structure, many people use the word hypercube to refer to structures\\nwith more than three dimensions. We will continue to use the word cube in our discussion.\\nIt is convenient to refer to a cube as being of a certain size that reects the number of\\nvertices in the cube. Vertices have the smallest size. Each variable has a value of 0 or 1 in\\na vertex. A cube that has an x in one variable position is larger because it consists of two\\nvertices. For example, the cube 1x01 consists of vertices 1001 and 1101. A cube that has\\ntwo xs consists of four vertices, and so on. A cube that has k xs consists of 2k vertices.\\nAn n-dimensional cube has 2n vertices. Two vertices are adjacent if they differ in the\\nvalue of only one coordinate. Because there are n coordinates (axes in the n-dimensional\\ncube), each vertex is adjacent to n other vertices. The n-dimensional cube contains cubes of\\nlower dimensionality. Cubes of the lowest dimension are vertices. Because their dimension\\nis zero, we will call them 0-cubes. Edges are cubes of dimension 1; hence we will call them\\n1-cubes. A side of a three-dimensional cube is a 2-cube. An entire three-dimensional cube\\nis a 3-cube, and so on. In general, we will refer to a set of 2k adjacent vertices as a k-cube.\\nFrom the examples in Figures 4.34 and 4.35, it is apparent that the largest possible\\nk-cubes that exist for a given function are equivalent to its prime implicants. Next, we will\\ndiscuss minimization techniques that use the cubical representation of functions.\\n4.9\\nA Tabular Method for Minimization\\nCubical representation of logic functions is well suited for implementation of minimization\\nalgorithms that can be programmed and run efciently on computers. Such algorithms\\nare included in modern CAD tools. While the CAD tools can be used effectively without\\ndetailed knowledge of how their minimization algorithms are implemented, the reader may\\nnd it interesting to gain some insight into how this may be accomplished. In this section\\nwe will describe a relatively simple tabular method, which illustrates the main concepts\\nand indicates some of the problems that arise.\\nA tabular approach for minimization was proposed in the 1950s by Willard Quine [6]\\nand Edward McCluskey [7]. It became popular under the name Quine-McCluskey method.\\nWhile it is not efcient enough to be used in modern CAD tools, it is a simple method that\\nillustrates the key issues. We will present it using the cubical notation discussed in sec-\\ntion 4.8.\\n212\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.9.1\\nGeneration of Prime Implicants\\nAs mentioned in section 4.8, the prime implicants of a given logic function f are the largest\\npossible k-cubes for which f = 1. For incompletely specied functions, which include\\na set of dont-care vertices, the prime implicants are the largest k-cubes for which either\\nf = 1 or f is unspecied.\\nAssume that the initial specication of f is given in terms of minterms for which f = 1.\\nAlso, let the dont-cares be specied as minterms. This allows us to create a list of vertices\\nfor which either f = 1 or it is a dont-care condition. We can compare these vertices in\\npairwise fashion to see if they can be combined into larger cubes. Then we can attempt to\\ncombine these new cubes into still larger cubes and continue the process until we nd the\\nprime implicants.\\nThe basis of the method is the combining property of Boolean algebra\\nxixj + xixj = xi\\nwhich we used in section 4.8 to develop the cubical representation. If we have two cubes\\nthat are identical in all variables (coordinates) except one, for which one cube has the value\\n0 and the other has 1, then these cubes can be combined into a larger cube. For example,\\nconsider f (x1, . . . , x4) = {1000, 1001, 1010, 1011}. The cubes 1000 and 1001 differ only\\nin variable x4; they can be combined into a new cube 100x. Similarly, 1010 and 1011 can be\\ncombined into 101x. Then we can combine 100x and 101x into a larger cube 10xx, which\\nmeans that the function can be expressed simply as f = x1x2.\\nFigure 4.36 shows how we can generate the prime implicants for the function, f , in\\nFigure 4.11. The function is dened as\\nf (x1, . . . , x4) =\\n\\nm(0, 4, 8, 10, 11, 12, 13, 15)\\nThere are no dont-care conditions. Since larger cubes can be generated only from the\\nminterms that differ in just one variable, we can reduce the number of pairwise comparisons\\nby placing the minterms into groups such that the cubes in each group have the same number\\n0\\n0 0 0 0\\n0 1 0 0\\n1 0 0 0\\n1 0 1 0\\n1 1 0 0\\n1 0 1 1\\n1 1 0 1\\n1 1 1 1\\n4\\n8\\n10\\n12\\n11\\n13\\n15\\n0,4\\n0 x 0 0\\nx 0 0 0\\n1 0 x 0\\nx 1 0 0\\n1 x 0 0\\n1 0 1 x\\n1 1 0 x\\n1 1 x 1\\n0,8\\n8,10\\n4,12\\n8,12\\n10,11\\n12,13\\n13,15\\n1 x 1 1\\n11,15\\n0,4,8,12\\nx x 0 0\\nList 1\\nList 2\\nList 3\\nFigure 4.36\\nGeneration of prime implicants for the function in Figure 4.11.\\n4.9\\nA Tabular Method for Minimization\\n213\\nof 1s, and sort the groups by the number of 1s. Thus, it will be necessary to compare each\\ncube in a given group only with all cubes in the immediately preceding group. In Figure\\n4.36, the minterms are ordered in this way in list 1. (Note that we indicated the decimal\\nequivalents of the minterms as well, to facilitate our discussion.) The minterms, which are\\nalso called 0-cubes as explained in section 4.8, can be combined into 1-cubes shown in list 2.\\nTo make the entries easily understood we indicated the minterms that are combined to form\\neach 1-cube. Next, we check if the 0-cubes are included in the 1-cubes and place a check\\nmark beside each cube that is included. We now generate 2-cubes from the 1-cubes in list\\n2. The only 2-cube that can be generated is xx00, which is placed in list 3. Again, the check\\nmarks are placed against the 1-cubes that are included in the 2-cube. Since there exists just\\none 2-cube, there can be no 3-cubes for this function. The cubes in each list without a check\\nmark are the prime implicants of f . Therefore, the set, P, of prime implicants is\\nP = {10x0, 101x, 110x, 1x11, 11x1, xx00}\\n= {p1, p2, p3, p4, p5, p6}\\n4.9.2\\nDetermination of a Minimum Cover\\nHaving generated the set of all prime implicants, it is necessary to choose a minimum-cost\\nsubset that covers all minterms for which f = 1. As a simple measure we will assume that\\nthe cost is directly proportional to the number of inputs to all gates, which means to the\\nnumber of literals in the prime implicants chosen to implement the function.\\nTondaminimum-costcover, weconstructaprimeimplicantcovertableinwhichthere\\nis a row for each prime implicant and a column for each minterm that must be covered.\\nThen we place check marks to indicate the minterms covered by each prime implicant.\\nFigure 4.37a shows the table for the prime implicants derived in Figure 4.36. If there is a\\nsingle check mark in some column of the cover table, then the prime implicant that covers\\nthe minterm of this column is essential and it must be included in the nal cover. Such\\nis the case with p6, which is the only prime implicant that covers minterms 0 and 4. The\\nnext step is to remove the row(s) corresponding to the essential prime implicants and the\\ncolumn(s) covered by them. Hence we remove p6 and columns 0, 4, 8, and 12, which leads\\nto the table in Figure 4.37b.\\nNow, we can use the concept of row dominance to reduce the cover table. Observe\\nthat p1 covers only minterm 10 while p2 covers both 10 and 11. We say that p2 dominates\\np1. Since the cost of p2 is the same as the cost of p1, it is prudent to choose p2 rather than\\np1, so we will remove p1 from the table. Similarly, p5 dominates p3, hence we will remove\\np3 from the table. Thus, we obtain the table in Figure 4.37c. This table indicates that we\\nmust choose p2 to cover minterm 10 and p5 to cover minterm 13, which also takes care of\\ncovering minterms 11 and 15. Therefore, the nal cover is\\nC = {p2, p5, p6}\\n= {101x, 11x1, xx00}\\n214\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n1 0 x 0\\n1 0 1 x\\n1 1 0 x\\n1 1 x 1\\n1 x 1 1\\np1\\np2\\np3\\np4\\np5\\np6\\nx x 0 0\\nPrime\\nimplicant\\nMinterm\\n0\\n4\\n8\\n10\\n11\\n12\\n13\\n15\\n(a) Initial prime implicant cover table\\np1\\np2\\np3\\np4\\np5\\nPrime\\nimplicant\\nMinterm\\n10\\n11\\n13\\n15\\n(b) After the removal of essential prime implicants\\np2\\np4\\np5\\nPrime\\nimplicant\\nMinterm\\n10\\n11\\n13\\n15\\n(c) After the removal of dominated rows\\nFigure 4.37\\nSelection of a cover for the function in Figure 4.11.\\nwhich means that the minimum-cost implementation of the function is\\nf = x1x2x3 + x1x2x4 + x3x4\\nThis is the same expression as the one derived in section 4.2.2.\\nIn this example we used the concept of row dominance to reduce the cover table. We\\nremoved the dominated rows because they cover fewer minterms and the cost of their prime\\n4.9\\nA Tabular Method for Minimization\\n215\\nimplicants is the same as the cost of the prime implicants of the dominating rows. However,\\na dominated row should not be removed if the cost of its prime implicant is less than the\\ncost of the dominating rows prime implicant. An example of this situation can be found in\\nproblem 4.25.\\nThe tabular method can be used with dont-care conditions as illustrated in the following\\nexample.\\nExample 4.14\\nThe dont-care minterms are included in the initial list in the same way as the minterms for\\nwhich f = 1. Consider the function\\nf (x1, . . . , x4) =\\n\\nm(0, 2, 5, 6, 7, 8, 9, 13) + D(1, 12, 15)\\nWe encourage the reader to derive a Karnaugh map for this function as an aid in visual-\\nizing the derivation that follows. Figure 4.38 depicts the generation of prime implicants,\\nproducing the result\\nP = {00x0, 0x10, 011x, x00x, xx01, 1x0x, x1x1}\\n= {p1, p2, p3, p4, p5, p6, p7}\\nThe initial prime implicant cover table is shown in Figure 4.39a. The dont-care\\nminterms are not included in the table because they do not have to be covered. There are no\\nessential prime implicants. Examining this table, we see that column 8 has check marks in\\nthe same rows as column 9. Moreover, column 9 has an additional check mark in row p5.\\nHence column 9 dominates column 8. We refer to this as the concept of column dominance.\\nWhen one column dominates another, we can remove the dominating column, which is\\n0\\n0 0 0 0\\n0 0 0 1\\n0 0 1 0\\n1 0 0 0\\n0 1 0 1\\n0 1 1 1\\n1 1 0 1\\n1 1 1 1\\n1\\n2\\n8\\n5\\n7\\n13\\n15\\n0,1\\n0 0 0 x\\n0 0 x 0\\nx 0 0 0\\n0 x 0 1\\n0 x 1 0\\nx 0 0 1\\n1 0 0 x\\n1 1 x 1\\n0,2\\n0,8\\n1,5\\n2,6\\n1,9\\n8,9\\n13,15\\nx 1 1 1\\n7,15\\n0,1,8,9\\nx 0 0 x\\nList 1\\nList 2\\nList 3\\n0 1 1 0\\n1 0 0 1\\n1 1 0 0\\n6\\n9\\n12\\n1 x 0 0\\n8,12\\n0 1 x 1\\n0 1 1 x\\nx 1 0 1\\n1 x 0 1\\n5,7\\n6,7\\n5,13\\n9,13\\n1 1 0 x\\n12,13\\n1,5,9,13\\nx x 0 1\\n8,9,12,13\\n1 x 0 x\\n5,7,13,15\\nx 1 x 1\\nFigure 4.38\\nGeneration of prime implicants for the function in Example 4.14.\\n216\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n0 0 x 0\\n0 x 1 0\\n0 1 1 x\\nx x 0 1\\nx 0 0 x\\np1\\np2\\np3\\np4\\np5\\np6\\n1 x 0 x\\nPrime\\nimplicant\\nMinterm\\n0\\n2\\n5\\n6\\n7\\n8\\n9\\n(a) Initial prime implicant cover table\\np1\\np2\\np3\\np4\\np7\\nPrime\\nimplicant\\nMinterm\\n(c) After the removal of rows\\np2\\np3\\nPrime\\nimplicant\\nMinterm\\n2\\n6\\n(d) After including\\np7\\nx 1 x 1\\n0\\n2\\n5\\n6\\n7\\n8\\np1\\np5\\np6\\nand\\np4\\np7\\nand\\n13\\n0 0 x 0\\n0 x 1 0\\n0 1 1 x\\nx x 0 1\\nx 0 0 x\\np1\\np2\\np3\\np4\\np5\\np6\\n1 x 0 x\\nPrime\\nimplicant\\nMinterm\\n0\\n2\\n5\\n6\\n7\\n8\\n(b) After the removal of columns 9 and 13\\np7\\nx 1 x 1\\nin the cover\\nFigure 4.39\\nSelection of a cover for the function in Example 4.14.\\n4.9\\nA Tabular Method for Minimization\\n217\\ncolumn 9 in this case. Note that this is in contrast to rows where we remove dominated\\n(rather than dominating) rows. The reason is that when we choose a prime implicant to\\ncover the minterm that corresponds to the dominated column, this prime implicant will\\nalso cover the minterm corresponding to the dominating column. In our example, choosing\\neither p4 or p6 covers both minterms 8 and 9. Similarly, column 13 dominates column 5,\\nhence column 13 can be deleted.\\nAfter removing columns 9 and 13, we obtain the reduced table in Figure 4.39b. In\\nthis table row p4 dominates p6 and row p7 dominates p5. This means that p5 and p6 can be\\nremoved, giving the table in Figure 4.39c. Now, p4 and p7 are essential to cover minterms 8\\nand 5, respectively. Thus, the table in Figure 4.39d is obtained, from which it is obvious that\\np2 covers the remaining minterms 2 and 6. Note that row p2 dominates both rows p1 and p3.\\nThe nal cover is\\nC = {p2, p4, p7}\\n= {0x10, x00x, x1x1}\\nand the function is implemented as\\nf = x1x3x4 + x2x3 + x2x4\\nIn Figures 4.37 and 4.39, we used the concept of row and column dominance to reduce\\nthe cover table. This is not always possible, as illustrated in the following example.\\nExample 4.15\\nConsider the function\\nf (x1, . . . , x4) =\\n\\nm(0, 3, 10, 15) + D(1, 2, 7, 8, 11, 14)\\nThe prime implicants for this function are\\nP = {00xx, x0x0, x01x, xx11, 1x1x}\\n= {p1, p2, p3, p4, p5}\\nTheinitialprimeimplicantcovertableisshowninFigure4.40a. Therearenoessentialprime\\nimplicants. Also, there are no dominant rows or columns. Moreover, all prime implicants\\nhave the same cost because each of them is implemented with two literals. Thus, the table\\ndoes not provide any clues that can be used to select a minimum-cost cover.\\nA good practical approach is to use the concept of branching, which was introduced\\nin section 4.2.2. We can choose any prime implicant, say p3, and rst choose to include\\nthis prime implicant in the nal cover. Then we can determine the rest of the nal cover in\\nthe usual way and compute its cost. Next we try the other possibility by excluding p3 from\\nthe nal cover and determine the resulting cost. We compare the costs and choose the less\\nexpensive alternative.\\nFigure 4.40b gives the cover table that is left if p3 is included in the nal cover. The\\ntable does not include minterms 3 and 10 because they are covered by p3. The table indicates\\n218\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n0 0 x x\\nx 0 x 0\\nx x 1 1\\n1 x 1 x\\np1\\np2\\np4\\np5\\nPrime\\nimplicant\\nMinterm\\n0\\n3\\n10\\n15\\n(a) Initial prime implicant cover table\\np1\\np2\\np4\\np5\\nPrime\\nimplicant\\nMinterm\\n(b) After including\\n(c) After excluding\\n0\\n15\\np3\\np3 from the cover\\nx 0 1 x\\np3\\nin the cover\\np1\\np2\\np4\\np5\\nPrime\\nimplicant\\nMinterm\\n0\\n3\\n10\\n15\\nFigure 4.40\\nSelection of a cover for the function in\\nExample 4.15.\\nthat a complete cover must include either p1 or p2 to cover minterm 0 and either p4 or p5 to\\ncover minterm 15. Therefore, a complete cover can be\\nC = {p1, p3, p4}\\nThe alternative of excluding p3 leads to the cover table in Figure 4.40c. Here, we see that\\na minimum-cost cover requires only two prime implicants. One possibility is to choose p1\\n4.9\\nA Tabular Method for Minimization\\n219\\nand p5. The other possibility is to choose p2 and p4. Hence a minimum-cost cover is just\\nCmin = {p1, p5}\\n= {00xx, 1x1x}\\nThe function is realized as\\nf = x1x2 + x1x3\\n4.9.3\\nSummary of the Tabular Method\\nThe tabular method can be summarized as follows:\\n1.\\nStarting with a list of cubes that represent the minterms where f = 1 or a dont-care\\ncondition, generate the prime implicants by successive pairwise comparisons of the\\ncubes.\\n2.\\nDerive a cover table which indicates the minterms where f = 1 that are covered by\\neach prime implicant.\\n3.\\nInclude the essential prime implicants (if any) in the nal cover and reduce the table\\nby removing both these prime implicants and the covered minterms.\\n4.\\nUse the concept of row and column dominance to reduce the cover table further. A\\ndominated row is removed only if the cost of its prime implicant is greater than or\\nequal to the cost of the dominating rows prime implicant.\\n5.\\nRepeat steps 3 and 4 until the cover table is either empty or no further reduction of\\nthe table is possible.\\n6.\\nIf the reduced cover table is not empty, then use the branching approach to determine\\nthe remaining prime implicants that should be included in a minimum cost cover.\\nThe tabular method illustrates how an algebraic technique can be used to generate the\\nprime implicants. It also shows a simple approach for dealing with the covering problem,\\nto nd a minimum-cost cover. The method has some practical limitations. In practice,\\nfunctions are seldom dened in the form of minterms. They are usually given either in the\\nform of algebraic expressions or as sets of cubes. The need to start the minimization process\\nwith a list of minterms means that the expressions or sets have to be expanded into this\\nform. This list may be very large. As larger cubes are generated, there will be numerous\\ncomparisons performed and the computation will be slow. Using the cover table to select\\nthe optimal set of prime implicants is also computationally intensive when large functions\\nare involved.\\nMany algebraic techniques have been developed, which aim to reduce the time that it\\ntakes to generate the optimal covers. While most of these techniques are beyond the scope\\nof this book, we will briey discuss one possible approach in the next section. Areader who\\nintends to use the CAD tools, but is not interested in the details of automated minimization,\\nmay skip this section without loss of continuity.\\n220\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.10\\nA Cubical Technique for Minimization\\nAssume that the initial specication of a function f is given in terms of implicants that are not\\nnecessarily either minterms or prime implicants. Then it is convenient to dene an operation\\nthat will generate other implicants that are not given explicitly in the initial specication,\\nbut which will eventually lead to the prime implicants of f . One such possibility is known\\nas the -product operation, which is usually pronounced the star-product operation. We\\nwill refer to it simply as the -operation.\\n-Operation\\nThe -operation provides a simple way of deriving a new cube by combining two cubes\\nthat differ in the value of only one variable. Let A = A1A2    An and B = B1B2    Bn be\\ntwo cubes that are implicants of an n-variable function. Thus each coordinate Ai and Bi\\nis specied as having the value 0, 1, or x. There are two distinct steps in the -operation.\\nFirst, the -operation is evaluated for each pair Ai and Bi, in coordinates i = 1, 2, . . . , n,\\naccording to the table in Figure 4.41. Then based on the results of using the table, a set of\\nrules is applied to determine the overall result of the -operation. The table in Figure 4.41\\ndenes the coordinate -operation, Ai Bi. It species the result of Ai Bi for each possible\\ncombination of values of Ai and Bi. This result is the intersection (i.e., the common part)\\nof A and B in this coordinate. Note that when Ai and Bi have the opposite values (0 and 1,\\nor vice versa), the result of the coordinate -operation is indicated by the symbol . We say\\nthat the intersection of Ai and Bi is empty. Using the table, the complete -operation for A\\nand B is dened as follows:\\nC = A  B, such that\\n1.\\nC =  if Ai  Bi =  for more than one i.\\n2.\\nOtherwise, Ci = Ai  Bi when Ai  Bi = , and Ci = x for the coordinate where\\nAi  Bi = .\\nFor example, let A = {0x0} and B = {111}. Then A1 B1 = 01 = , A2 B2 = x1 = 1,\\nand A3B3 = 01 = . Because the result is  in two coordinates, it follows from condition\\n1 that A  B = . In other words, these two cubes cannot be combined into another cube,\\nbecause they differ in two coordinates.\\nAs another example, consider A = {11x} and B = {10x}. In this case A1 B1 = 11 =\\n1, A2  B2 = 1  0 = , and A3  B3 = x  x = x. According to condition 2 above, C1 = 1,\\no\\no\\n0\\n0\\n1\\n1\\n1\\n0\\nx\\n1\\n0\\nx\\nBi\\nAi\\n0\\n1\\nx\\nAi\\nBi\\n*\\nFigure 4.41\\nThe coordinate -operation.\\n4.10\\nA Cubical Technique for Minimization\\n221\\nC2 = x, and C3 = x, which gives C = A  B = {1xx}. A larger 2-cube is created from two\\n1-cubes that differ in one coordinate only.\\nThe result of the -operation may be a smaller cube than the two cubes involved in the\\noperation. Consider A = {1x1} and B = {11x}. Then C = A  B = {111}. Notice that C\\nis included in both A and B, which means that this cube will not be useful in searching for\\nprime implicants. Therefore, it should be discarded by the minimization algorithm.\\nAs a nal example, consider A = {x10} and B = {0x1}. Then C = A  B = {01x}. All\\nthree of these cubes are the same size, but C is not included in either A or B. Hence C has\\nto be considered in the search for prime implicants. The reader may nd it helpful to draw\\na Karnaugh map to see how cube C is related to cubes A and B.\\nUsing the -Operation to Find Prime Implicants\\nThe essence of the -operation is to nd new cubes from pairs of existing cubes. In\\nparticular, it is of interest to nd new cubes that are not included in the existing cubes. A\\nprocedure for nding the prime implicants may be organized as follows.\\nSuppose that a function f is specied by means of a set of implicants that are represented\\nas cubes. Let this set be denoted as the cover Ck of f . Let ci and cj be any two cubes in\\nCk. Then apply the -operation to all pairs of cubes in Ck; let Gk+1 be the set of newly\\ngenerated cubes. Hence\\nGk+1 = ci  cj for all ci, cj Ck\\nNow a new cover for f may be formed by using the cubes in Ck and Gk+1. Some of these\\ncubes may be redundant because they are included in other cubes; they should be removed.\\nLet the new cover be\\nCk+1 = Ck  Gk+1  redundant cubes\\nwhere  denotes the logical union of two sets, and the minus sign () denotes the removal\\nof elements of a set. If Ck+1 = Ck, then a new cover Ck+2 is generated using the same\\nprocess. If Ck+1 = Ck, then the cubes in the cover are the prime implicants of f . For an\\nn-variable function, it is necessary to repeat the step at most n times.\\nRedundant cubes that have to be removed are identied through pairwise comparison\\nof cubes. Cube A = A1A2    An should be removed if it is included in some cube B =\\nB1B2    Bn, which is the case if Ai = Bi or Bi = x for every coordinate i.\\nExample 4.16\\nConsider the function f (x1, x2, x3) of Figure 4.9. Assume that f is initially specied as a set\\nof vertices that correspond to the minterms, m0, m1, m2, m3, and m7. Hence let the initial\\ncover be C0 = {000, 001, 010, 011, 111}. Using the -operation to generate a new set of\\ncubes, we obtain G1 = {00x, 0x0, 0x1, 01x, x11}. Then C1 = C0  G1  redundant cubes.\\nObserve that each cube in C0 is included in one of the cubes in G1; therefore, all cubes in\\nC0 are redundant. Thus C1 = G1.\\nThe next step is to apply the -operation to the cubes in C1, which yields G2 = {000,\\n001, 0xx, 0x1, 010, 01x, 011}. Note that all of these cubes are included in the cube 0xx;\\n222\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\ntherefore, all but 0xx are redundant. Now it is easy to see that\\nC2 = C1  G2  redundant terms\\n= {x11, 0xx}\\nsince all cubes of C1, except x11, are redundant because they are covered by 0xx.\\nApplying the -operation to C2 yields G3 = {011} and\\nC3 = C2  G3  redundant terms\\n= {x11, 0xx}\\nSince C3 = C2, the conclusion is that the prime implicants of f are the cubes {x11, 0xx},\\nwhich represent the product terms x2x3 and x1. This is the same set of prime implicants that\\nwe derived using a Karnaugh map in Figure 4.9.\\nObserve that the derivation of prime implicants in this example is similar to the tabular\\nmethod explained in section 4.9 because the starting point was a function, f , given as a set\\nof minterms.\\nExample 4.17\\nAs another example, consider the four-variable function of Figure 4.10. Assume that this\\nfunction is initially specied as the cover C0 = {0101, 1101, 1110, 011x, x01x}. Then\\nsuccessive applications of the -operation and removing the redundant terms gives\\nC1 = {x01x, x101, 01x1, x110, 1x10, 0x1x}\\nC2 = {x01x, x101, 01x1, 0x1x, xx10}\\nC3 = C2\\nTherefore, the prime implicants are x2x3, x2x3x4, x1x2x4, x1x3, and x3x4.\\n4.10.1\\nDetermination of Essential Prime Implicants\\nFrom a cover that consists of all prime implicants, it is necessary to extract a minimal\\ncover. As we saw in section 4.2.2, all essential prime implicants must be included in the\\nminimal cover. To nd the essential prime implicants, it is useful to dene an operation\\nthat determines a part of a cube (implicant) that is not covered by another cube. One such\\noperation is called the #-operation (pronounced the sharp operation), which is dened as\\nfollows.\\n#-Operation\\nAgain, let A = A1A2    An and B = B1B2    Bn be two cubes (implicants) of an\\nn-variable function. The sharp operation A#B leaves as a result that part of A that is\\nnot covered by B. Similar to the -operation, the #-operation has two steps: Ai#Bi is\\nevaluated for each coordinate i, and then a set of rules is applied to determine the overall\\n4.10\\nA Cubical Technique for Minimization\\n223\\no\\n0\\n1\\n1\\n0\\nx\\nBi\\nAi\\n0\\n1\\nx\\nAi\\nBi\\n#\\n\\n\\n\\n\\n\\no\\nFigure 4.42\\nThe coordinate #-operation.\\nresult. The sharp operation for each coordinate is dened in Figure 4.42. After this operation\\nis performed for all pairs (Ai, Bi), the complete #-operation is dened as follows:\\nC = A#B, such that\\n1.\\nC = A if Ai#Bi =  for some i.\\n2.\\nC =  if Ai#Bi =  for all i.\\n3.\\nOtherwise, C = \\ni(A1, A2, . . . , Bi, . . . , An) , where the union is for all i for which\\nAi = x and Bi = x.\\nThe rst condition corresponds to the case where cubes A and B do not intersect at all;\\nnamely, A and B differ in the value of at least one variable, which means that no part of A\\nis covered by B. For example, let A = 0x1 and B = 11x. The coordinate #-products are\\nA1#B1 = , A2#B2 = 0, and A3#B3 = . Then from rule 1 it follows that 0x1 # 11x =\\n0x1. The second condition reects the case where A is fully covered by B. For example,\\n0x1 # 0xx = . The third condition is for the case where only a part of A is covered by\\nB. In this case the #-operation generates one or more cubes. Specically, it generates one\\ncube for each coordinate i that is x in Ai, but is not x in Bi. Each cube generated is identical\\nto A, except that Ai is replaced by Bi. For example, 0xx # 01x = 00x, and 0xx # 010 =\\n{00x, 0x1}.\\nWe will now show how the #-operation can be used to nd the essential prime impli-\\ncants. Let P be the set of all prime implicants of a given function f . Let pi denote one prime\\nimplicant in the set P and let DC denote the dont-care vertices for f . (We use superscripts\\nto refer to different prime implicants in this section because we are using subscripts to refer\\nto coordinate positions in cubes.) Then pi is an essential prime implicant if and only if\\npi # (P  pi) # DC = \\nThis means that pi is essential if there exists at least one vertex for which f = 1 that is\\ncovered by pi, but not by any other prime implicant. The #-operation is also performed with\\nthe set of dont-care cubes because vertices in pi that correspond to dont-care conditions\\nare not essential to cover. The meaning of pi # (P  pi) is that the #-operation is applied\\nsuccessively to each prime implicant in P. For example, consider P = {p1, p2, p3, p4} and\\nDC = {d1, d2}. To check whether p3 is essential, we evaluate\\n((((p3 # p1) # p2) # p4) # d 1) # d 2\\nIf the result of this expression is not , then p3 is essential.\\n224\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nExample 4.18\\nIn Example 4.16 we determined that the cubes x11 and 0xx are the prime implicants of\\nthe function f in Figure 4.9. We can discover whether each of these prime implicants is\\nessential as follows\\nx11 # 0xx = 111 = \\n0xx # x11 = {00x, 0x0} = \\nThe cube x11 is essential because it is the only prime implicant that covers the vertex 111,\\nfor which f = 1. The prime implicant 0xx is essential because it is the only one that covers\\nthe vertices 000, 001, and 010. This can be seen in the Karnaugh map in Figure 4.9.\\nExample 4.19\\nIn Example 4.17 we found that the prime implicants of the function in Figure 4.10 are P =\\n{x01x, x101, 01x1, 0x1x, xx10}. Because this function has no dont-cares, we compute\\nx01x # (P  x01x) = 1011 = \\nThis is computed in the following steps: x01x # x101 = x01x, then x01x # 01x1 = x01x,\\nthen x01x # 0x1x = 101x, and nally 101x # xx10 = 1011. Similarly, we obtain\\nx101 # (P  x101) = 1101 = \\n01x1 # (P  01x1) = \\n0x1x # (P  0x1x) = \\nxx10 # (P  xx10) = 1110 = \\nTherefore, the essential prime implicants are x01x, x101, and xx10 because they are the\\nonly ones that cover the vertices 1011, 1101, and 1110, respectively. This is obvious from\\nthe Karnaugh map in Figure 4.10.\\nWhen checking whether a cube A is essential, the #-operation with one of the cubes in\\nP  A may generate multiple cubes. If so, then each of these cubes has to be checked using\\nthe #-operation with all of the remaining cubes in P  A.\\n4.10.2\\nComplete Procedure for Finding a Minimal Cover\\nHaving introduced the - and #-operations, we can now outline a complete procedure for\\nnding a minimal cover for any n-variable function. Assume that the function f is specied\\nin terms of vertices for which f = 1; these vertices are often referred to as the ON-set of\\nthe function. Also, assume that the dont-care conditions are specied as a DC-set. Then\\nthe initial cover for f is a union of the ON and DC sets.\\nPrime implicants of f can be generated using the -operation, as explained in section\\n4.10. Then the #-operation can be used to nd the essential prime implicants as presented\\nin section 4.10.1. If the essential prime implicants cover the entire ON-set, then they form\\nthe minimum-cost cover for f . Otherwise, it is necessary to include other prime implicants\\nuntil all vertices in the ON-set are covered.\\n4.10\\nA Cubical Technique for Minimization\\n225\\nA nonessential prime implicant pi should be deleted if there exists a less-expensive\\nprime implicant pj that covers all vertices of the ON-set that are covered by pi. If the\\nremaining nonessential prime implicants have the same cost, then a possible heuristic ap-\\nproach is to arbitrarily select one of them, include it in the cover, and determine the rest of\\nthe cover. Then an alternative cover is generated by excluding this prime implicant, and\\nthe lower-cost cover is chosen for implementation. We already used this approach, which\\nis often referred to as the branching heuristic, in sections 4.2.2 and 4.9.2.\\nThe preceding discussion can be summarized in the form of the following minimization\\nprocedure:\\n1.\\nLet C0 = ON  DC be the initial cover of function f and its dont-care conditions.\\n2.\\nFind all prime implicants of C0 using the -operation; let P be this set of prime\\nimplicants.\\n3.\\nFind the essential prime implicants using the #-operation. A prime implicant pi is\\nessential if pi # (P  pi) # DC = . If the essential prime implicants cover all\\nvertices of the ON-set, then these implicants form the minimum-cost cover.\\n4.\\nDelete any nonessential pi that is more expensive (i.e., a smaller cube) than some\\nother prime implicant pj if pi # DC # pj = .\\n5.\\nChoose the lowest-cost prime implicants to cover the remaining vertices of the\\nON-set. Use the branching heuristic on the prime implicants of equal cost and retain\\nthe cover with the lowest cost.\\nExample 4.20\\nTo illustrate the minimization procedure, we will use the function\\nf (x1, x2, x3, x4, x5) =\\n\\nm(0, 1, 4, 8, 13, 15, 20, 21, 23, 26, 31) + D(5, 10, 24, 28)\\nTo help the reader follow the discussion, this function is also shown in the form of a\\nKarnaugh map in Figure 4.43.\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\nd\\n1\\n1\\nd\\nd\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\nx5\\n0\\n=\\nx5\\n1\\n=\\nd\\nFigure 4.43\\nThe function for Example 4.20.\\n226\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nInstead of f being specied in terms of minterms, let us assume that f is given as the\\nfollowing SOP expression\\nf = x1x3x4x5 + x1x2x3x4x5 + x1x2x3x4x5 + x1x2x3x5 + x1x2x3x5 + x1x3x4x5 + x2x3x4x5\\nAlso, we will assume that dont-cares are specied using the expression\\nDC = x1x2x4x5 + x1x2x3x4x5 + x1x2x3x4x5\\nThus, the ON-set expressed as cubes is\\nON = {0x000, 11010, 00001, 011x1, 101x1, 1x111, x0100}\\nand the dont-care set is\\nDC = {11x00, 01010, 00101}\\nThe initial cover C0 consists of the ON-set and the DC-set:\\nC0 = {0x000, 11010, 00001, 011x1, 101x1, 1x111, x0100, 11x00, 01010, 00101}\\nUsing the -operation, the subsequent covers obtained are\\nC1 = {0x000, 011x1, 101x1, 1x111, x0100, 11x00, 0000x, 00x00, x1000, 010x0, 110x0,\\nx1010, 00x01, x1111, 0x101, 1010x, x0101, 1x100, 0010x}\\nC2 = {0x000, 011x1, 101x1, 1x111, 11x00, x1111, 0x101, 1x100, x010x, 00x0x, x10x0}\\nC3 = C2\\nTherefore, P = C2.\\nUsing the #-operation, we nd that there are two essential prime implicants: 00x0x\\n(because it is the only one that covers the vertex 00001) and x10x0 (because it is the only one\\nthat covers the vertex 11010). The minterms of f covered by these two prime implicants\\nare m(0, 1, 4, 8, 26).\\nNext, we nd that 1x100 can be deleted because the only ON-set vertex that it covers is\\n10100 (m20), which is also covered by x010x and the cost of this prime implicant is lower.\\nNote that having removed 1x100, the prime implicant x010x becomes essential because\\nnone of the other remaining prime implicants covers the vertex 10100. Therefore, x010x\\nhas to be included in the nal cover. It covers m(20, 21).\\nThere remains to nd prime implicants to cover m(13, 15, 23, 31). Using the branching\\nheuristic, the lowest-cost cover is obtained by including the prime implicants 011x1 and\\n1x111. Thus the nal cover is\\nCminimum = {00x0x, x10x0, x010x, 011x1, 1x111}\\nThe corresponding sum-of-products expression is\\nf = x1x2x4 + x2x3x5 + x2x3x4 + x1x2x3x5 + x1x3x4x5\\nAlthough this procedure is tedious when performed by hand, it is not difcult to write a\\ncomputer program to implement the algorithm automatically. The reader should check the\\nvalidity of our solution by nding the optimal realization from the Karnaugh map in Fig-\\nure 4.43.\\n4.11\\nPractical Considerations\\n227\\n4.11\\nPractical Considerations\\nThe purpose of the preceding section was to give the reader some idea about how mini-\\nmization of logic functions may be automated for use in CAD tools. We chose a scheme\\nthat is not too difcult to explain. From the practical point of view, this scheme has some\\ndrawbacks. The main difculty is that the number of cubes that must be considered in the\\nprocess can be extremely large.\\nIf the goal of minimization is relaxed so that it is not imperative to nd a minimum-cost\\nimplementation, then it is possible to derive heuristic techniques that produce good results\\nin reasonable time. A technique of this type forms the basis of the widely used Espresso\\nprogram, which is available from the University of California at Berkeley via the World\\nWide Web. Espresso is a two-level optimization program. Both input to the program and\\nits output are specied in the format of cubes. Instead of using the -operation to nd the\\nprime implicants, Espresso uses an implicant-expansion technique. (See problem 4.30 for\\nan illustration of the expansion of implicants.) A comprehensive explanation of Espresso\\nis given in [19], while simplied outlines can be found in [3, 12].\\nThe University of California at Berkeley also provides two software programs that\\ncan be used for design of multilevel circuits, called MIS [20] and SIS [21]. They allow a\\nuser to apply various multilevel optimization techniques to a logic circuit. The user can\\nexperiment with different optimization strategies by applying techniques such as factoring\\nand decomposition to all or part of a circuit. SIS also includes the Espresso algorithm for\\ntwo-level minimization of functions, as well as many other optimization techniques.\\nNumerous commercial CAD systems are on the market. Four companies whose prod-\\nucts are widely used are Cadence Design Systems, Mentor Graphics, Synopsys, and Syn-\\nplicity. Information on their products is available on the World Wide Web. Each company\\nprovides logic synthesis software that can be used to target various types of chips, such as\\nPLDs, gate arrays, standard cells, and custom chips. Because there are many possible ways\\nto synthesize a given circuit, as we saw in the previous sections, each commercial product\\nuses a proprietary logic optimization strategy based on heuristics.\\nTo describe CAD tools, some new terminology has been invented. In particular, we\\nshould mention two terms that are widely used in industry: technology-independent logic\\nsynthesis and technology mapping. The rst term refers to techniques that are applied when\\noptimizing a circuit without considering the resources available in the target chip. Most\\nof the techniques presented in this chapter are of this type. The second term, technology\\nmapping, refers to techniques that are used to ensure that the circuit produced by logic\\nsynthesis can be realized using the logic resources available in the target chip. A good\\nexample of technology mapping is the transformation from a circuit in the form of logic\\noperations such as AND and OR into a circuit that consists of only NAND operations. This\\ntype of technology mapping is done when targeting a circuit to a gate array that contains\\nonly NAND gates. Another example is the translation from logic operations to lookup\\ntables, which is done when targeting a design to an FPGA.\\nChapter 12 discusses the CAD tools in detail. It presents a typical design ow that a\\ndesigner may use to implement a digital system.\\n228\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.12\\nExamples of Circuits Synthesized from VHDL\\nCode\\nSection 2.10 shows how simple VHDL programs can be written to describe logic functions.\\nThis section introduces additional features of VHDL and provides further examples of\\ncircuits designed using VHDL code.\\nRecall that a logic signal is represented in VHDL as a data object, and each data object\\nhas an associated type. In the examples in section 2.10, all data objects have the type BIT,\\nwhich means that they can assume only the values 0 and 1. To give more exibility, VHDL\\nprovides another data type called STD_LOGIC. Signals represented using this type can have\\nseveral different values.\\nAs its name implies, STD_LOGIC is meant to serve as the standard data type for\\nrepresentation of logic signals. An example using the STD_LOGIC type is given in Figure\\n4.44. The logic expression for f corresponds to the truth table in Figure 4.1; it describes f\\nin the canonical form, which consists of minterms. To use the STD_LOGIC type, VHDL\\ncode must include the two lines given at the beginning of the gure. These statements serve\\nas directives to the VHDL compiler. They are needed because the original VHDL standard,\\nIEEE 1076, did not include the STD_LOGIC type. The way that the new type was added\\nto the language, in the IEEE 1164 standard, was to provide the denition of STD_LOGIC\\nas a set of les that can be included with VHDL code when compiled. The set of les is\\ncalled a library. The purpose of the rst line in Figure 4.44 is to declare that the code will\\nmake use of the IEEE library.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY func1 IS\\nPORT ( x1, x2, x3 : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND func1 ;\\nARCHITECTURE LogicFunc OF func1 IS\\nBEGIN\\nf <= (NOT x1 AND NOT x2 AND NOT x3) OR\\n(NOT x1 AND x2 AND NOT x3) OR\\n(x1 AND NOT x2 AND NOT x3) OR\\n(x1 AND NOT x2 AND x3) OR\\n(x1 AND x2 AND NOT x3) ;\\nEND LogicFunc ;\\nFigure 4.44\\nThe VHDL code for the function in Figure 4.1.\\n4.12\\nExamples of Circuits Synthesized from VHDL Code\\n229\\nIn VHDL there are two main aspects to the denition of a new data type. First, the set\\nof values that a data object of the new type can assume must be specied. For STD_LOGIC,\\nthere are a number of legal values, but the ones that are the most important for describing\\nlogic functions are 0, 1, Z, and . We introduced the logic value Z, which represents\\nthe high-impedance state, in section 3.8.8. The  logic value represents the dont-care\\ncondition, which we labeled as d in section 4.4. The second requirement is that all legal\\nuses in VHDL code of the new data type must be specied. For example, it is necessary to\\nspecify that the type STD_LOGIC is legal for use with Boolean operators.\\nIn the IEEE library one of the les denes the STD_LOGIC data type itself and species\\nsome basic legal uses, such as for Boolean operations. In Figure 4.44 the second line of\\ncode tells the VHDL compiler to use the denitions in this le when compiling the code.\\nThe le encapsulates the denition of STD_LOGIC in what is known as a package. The\\npackage is named std_logic_1164. It is possible to instruct the VHDL compiler to use only\\na subset of the package, but the normal use is to specify the word all to indicate that the\\nentire package is of interest, as we have done in the gure.\\nFor the examples of VHDL code given in this book, we will almost always use only\\nthe type STD_LOGIC. Besides simplifying the code, using just one data type has another\\nbenet. VHDL is a strongly type-checked language. This means that the VHDL compiler\\ncarefully checks all data object assignment statements to ensure that the type of the data\\nobject on the left side of the assignment statement is exactly the same as the type of the data\\nobject on the right side. Even if two data objects seem compatible from an intuitive point\\nof view, such as an object of type BIT and one of type STD_LOGIC, the VHDL compiler\\nwill not allow one to be assigned to the other. Many synthesis tools provide conversion\\nutilities to convert from one type to another, but we will avoid this issue by using only the\\nSTD_LOGIC data type in most cases. In the remainder of this section, a few examples of\\nVHDLcode are presented. We show the results of synthesizing the code for implementation\\nin two different types of chips, a CPLD and an FPGA.\\nExample 4.21\\nWe compiled the VHDL code in Figure 4.44 for implementation in a CPLD, and the CAD\\ntools produced the expression\\nf = x3 + x1x2\\nwhich is the minimal sum-of-products form that we derived using the Karnaugh map in\\nFigure 4.5b. Figure 4.45 shows how this expression may be implemented in a CPLD. The\\nswitches that are programmed to be closed are shown in blue. The gates used to implement\\nf are also highlighted in blue. Observe that only the top two AND gates are used in this\\ncase. The bottom three AND gates have no effect because each is connected to both the\\ntrue and complemented versions of an unused input, which causes the output of the AND\\ngate to be 0.\\nFigure 4.46 gives the results of synthesizing the VHDL code in Figure 4.44 into an\\nFPGA. We assume that the compiler generates the same sum-of-products form as above.\\nBecause the logic cells in the chip are four-input lookup tables, only a single logic cell is\\nneeded for this function. The gure shows that the variables x1, x2, and x3 are connected\\n230\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nPart of a PAL-like block\\n(from interconnection wires)\\nx1\\nx2\\nx3\\nunused\\nf\\nFigure 4.45\\nImplementation of the VHDL code in Figure 4.44.\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n0\\nf\\n0\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nd\\nd\\nd\\nd\\nd\\nd\\nd\\nd\\ni1\\ni2\\ni3\\ni4\\ni1\\ni2\\ni3\\ni4\\nx1\\nx2\\nx3\\n0\\nf\\nLUT\\nFigure 4.46\\nThe VHDL code in Figure 4.44 implemented in a LUT.\\nto the LUT inputs called i2, i3, and i4. Input i1 is not used because the function requires\\nonly three inputs. The truth table in the LUT indicates that the unused input is treated as\\na dont-care. Thus only half of the rows in the table are shown, since the other half is\\nidentical. The unused LUT input is shown connected to 0 in the gure, but it could just as\\nwell be connected to 1.\\nIt is interesting to consider the benets provided by the optimizations used in logic\\nsynthesis. For the implementation in the CPLD, the function was simplied from the\\n4.12\\nExamples of Circuits Synthesized from VHDL Code\\n231\\noriginal ve product terms in the canonical form to just two product terms. However, both\\nthe optimized and nonoptimized forms t into a single macrocell in the chip, and thus they\\nhave the same cost (the macrocell in Figure 4.45 has ve product terms). Similarly, for\\nthe FPGA it does not matter whether the function is minimized, because it ts in a single\\nLUT. The reason is that our example circuit is very small. For large circuits it is essential\\nto perform the optimization. Examples 4.22 and 4.23 illustrate logic functions for which\\nthe cost of implementation is reduced when optimized.\\nExample 4.22\\nThe VHDL code in Figure 4.47 corresponds to the function f1 in Figure 4.7. Since there are\\nsix product terms in the canonical form, two macrocells of the type in Figure 4.45 would\\nbe needed. When synthesized by the CAD tools, the resulting expression might be\\nf = x2x3 + x1x3x4\\nwhich is the same as the expression derived in Figure 4.7. Because the optimized expression\\nhas only two product terms, it can be realized using just one macrocell and hence results in\\na lower cost.\\nWhen f1 is synthesized for implementation in an FPGA, the expression generated may\\nbe the same as for the CPLD. Since the function has only four inputs, it needs just one LUT.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY func2 IS\\nPORT ( x1, x2, x3, x4 : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND func2 ;\\nARCHITECTURE LogicFunc OF func2 IS\\nBEGIN\\nf <= (NOT x1 AND NOT x2 AND x3 AND NOT x4) OR\\n(NOT x1 AND NOT x2 AND x3 AND x4) OR\\n(x1 AND NOT x2 AND NOT x3 AND x4) OR\\n(x1 AND NOT x2 AND x3 AND NOT x4) OR\\n(x1 AND NOT x2 AND x3 AND x4) OR\\n(x1 AND x2 AND NOT x3 AND x4) ;\\nEND LogicFunc ;\\nFigure 4.47\\nThe VHDL code for f1 in Figure 4.7.\\n232\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY func3 IS\\nPORT ( x1, x2, x3, x4, x5, x6, x7 : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND func3 ;\\nARCHITECTURE LogicFunc OF func3 IS\\nBEGIN\\nf <= (x1 AND x3 AND NOT x6) OR\\n(x1 AND x4 AND x5 AND NOT x6) OR\\n(x2 AND x3 AND x7) OR\\n(x2 AND x4 AND x5 AND x7) ;\\nEND LogicFunc ;\\nFigure 4.48\\nThe VHDL code for the function of section 4.6.\\nExample 4.23\\nIn section 4.6 we used a seven-variable logic function as a motivation for multilevel syn-\\nthesis. This function is given in the VHDL code in Figure 4.48. The logic expression is\\nin minimal sum-of-products form. When it is synthesized for implementation in a CPLD,\\nno optimizations are performed by the CAD tools. The function requires one macrocell.\\nThis function is more interesting when we consider its implementation in an FPGA with\\nfour-input LUTs. Because there are seven inputs, more than one LUT is required. If the\\nfunction is implemented directly as given in the VHDL code, then ve LUTs are needed,\\nas depicted in Figure 4.49a. Rather than showing the truth table programmed in each LUT,\\nwe show the logic function that is implemented at the LUT output. But, if the function is\\nsynthesized as\\nf = (x1x6 + x2x7)(x3 + x4x5)\\nwhich is the expression we derived by using factoring in section 4.6, then f can be imple-\\nmented using only two LUTs as illustrated in Figure 4.49b. One LUT produces the term\\nS = x1x6 + x2x7. The other LUT implements the four-input function f = Sx3 + Sx4x5.\\n4.13\\nConcluding Remarks\\nThis chapter has attempted to provide the reader with an understanding of various aspects\\nof synthesis for logic functions. Now that the reader is comfortable with the fundamental\\nconcepts, we can examine digital circuits of a more sophisticated nature. The next chapter\\ndescribes circuits that perform arithmetic operations, which are a key part of computers.\\n4.14\\nExamples of Solved Problems\\n233\\nx1\\nx6\\nx4\\nf\\nx5\\n0\\nx7\\nx2\\nx3\\nx2\\nx7\\nx4\\nx5\\n0\\nx6\\nx1\\nx3\\nx1x4x5x6\\nx1x3x6\\nx2x3x7\\nx2x4x5x7\\n(a) Sum-of-products realization\\nx1\\nx7\\nx2\\nx6\\nx1x6\\nx2x7\\n+\\nx5\\nx3\\nx4\\nf\\n(b) Factored realization\\nFigure 4.49\\nImplementation of the VHDL code in Figure 4.48.\\n4.14\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 4.24\\nProblem:\\nDetermine the minimum-cost SOP and POS expressions for the function\\nf (x1, x2, x3, x4) =  m(4, 6, 8, 10, 11, 12, 15) + D(3, 5, 7, 9).\\nSolution: The function can be represented in the form of a Karnaugh map as shown in\\nFigure 4.50a. Note that the location of minterms in the map is as indicated in Figure 4.6.\\n234\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\nd\\nd\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\nd\\n1\\nx3x4\\nx1\\nx2\\nx3\\nx4\\n+\\n+\\n+\\n(\\n)\\nx3\\nx4\\n+\\n(\\n)\\n(a) Determination of the SOP expression\\n(b) Determination of the POS expression\\n1\\n1\\n1\\nx1x3x4\\nx1x2\\nx1x2\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\nd\\nd\\n00\\n01\\n11\\n10\\n1\\n0\\n1\\nd\\nd\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\nx1\\nx2\\n+\\n(\\n)\\nFigure 4.50\\nKarnaugh maps for Example 4.24.\\nTo nd the minimum-cost SOP expression, it is necessary to nd the prime implicants that\\ncover all 1s in the map. The dont-cares may be used as desired. Minterm m6 is covered\\nonly by the prime implicant x1x2, hence this prime implicant is essential and it must be\\nincluded in the nal expression. Similarly, the prime implicants x1x2 and x3x4 are essential\\nbecause they are the only ones that cover m10 and m15, respectively. These three prime\\nimplicants cover all minterms for which f = 1 except m12. This minterm can be covered\\nin two ways, by choosing either x1x3x4 or x2x3x4. Since both of these prime implicants\\nhave the same cost, we can choose either of them. Choosing the former, the desired SOP\\nexpression is\\nf = x1x2 + x1x2 + x3x4 + x1x3x4\\nThese prime implicants are encircled in the map.\\n4.14\\nExamples of Solved Problems\\n235\\nThe desired POS expression can be found as indicated in Figure 4.50b. In this case,\\nwe have to nd the sum terms that cover all 0s in the function. Note that we have written\\n0s explicitly in the map to emphasize this fact. The term (x1 + x2) is essential to cover the\\n0s in squares 0 and 2, which correspond to maxterms M0 and M2. The terms (x3 + x4) and\\n(x1 + x2 + x3 + x4) must be used to cover the 0s in squares 13 and 14, respectively. Since\\nthese three sum terms cover all 0s in the map, the POS expression is\\nf = (x1 + x2)(x3 + x4)(x1 + x2 + x3 + x4)\\nThe chosen sum terms are encircled in the map.\\nObserve the use of dont-cares in this example. To get a minimum-cost SOPexpression\\nwe assumed that all four dont-cares have the value 1. But, the minimum-cost POS expres-\\nsion becomes possible only if we assume that dont-cares 3, 5, and 9 have the value 0 while\\nthe dont-care 7 has the value 1. This means that the resulting SOP and POS expressions are\\nnot identical in terms of the functions they represent. They cover identically all valuations\\nfor which f is specied as 1 or 0, but they differ in the valuations 3, 5, and 9. Of course,\\nthis difference does not matter, because the dont-care valuations will never be applied as\\ninputs to the implemented circuits.\\nExample 4.25\\nProblem: Use Karnaugh maps to nd the minimum-cost SOP and POS expressions for the\\nfunction\\nf (x1, . . . , x4) = x1x3x4 + x3x4 + x1x2x4 + x1x2x3x4\\nassuming that there are also dont-cares dened as D = (9, 12, 14).\\nSolution: The Karnaugh map that represents this function is shown in Figure 4.51a. The\\nmap is derived by placing 1s that correspond to each product term in the expression used\\nto specify f . The term x1x3x4 corresponds to minterms 0 and 4. The term x3x4 represents\\nthe third row in the map, comprising minterms 3, 7, 11, and 15. The term x1x2x4 species\\nminterms 1 and 3. The fourth product term represents the minterm 13. The map also\\nincludes the three dont-care conditions.\\nTo nd the desired SOP expression, we must nd the least-expensive set of prime\\nimplicants that covers all 1s in the map. The term x3x4 is a prime implicant which must\\nbe included because it is the only prime implicant that covers the minterm 7; it also covers\\nminterms 3, 11, and 15. Minterm 4 can be covered with either x1x3x4 or x2x3x4. Both of\\nthese terms have the same cost; we will choose x1x3x4 because it also covers the minterm 0.\\nMinterm 1 may be covered with either x1x2x3 or x2x4; we should choose the latter because\\nits cost is lower. This leaves only the minterm 13 to be covered, which can be done with\\neither x1x4 or x1x2 at equal costs. Choosing x1x4, the minimum-cost SOP expression is\\nf = x3x4 + x1x3x4 + x2x4 + x1x4\\nFigure 4.51b shows how we can nd the POS expression. The sum term (x3 + x4)\\ncovers the 0s in the bottom row. To cover the 0 in square 8 we must include (x1 + x4). The\\n236\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\n00\\n01\\n11\\n10\\nd\\n1\\n1\\n1\\nd\\n1\\n1\\nx1x3x4\\nx3x4\\nx2x4\\nx1x4\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\n0\\n00\\n01\\n11\\n10\\nd\\n1\\n1\\n1\\nd\\n1\\n1\\n0\\n0\\n0\\n0\\nx1\\nx2\\nx3\\nx4\\n+\\n+\\n+\\n(\\n)\\nx3\\nx4\\n+\\n(\\n)\\nx1\\nx4\\n+\\n(\\n)\\n(a) Determination of the SOP expression\\n(b) Determination of the POS expression\\nFigure 4.51\\nKarnaugh maps for Example 4.25.\\nremaining 0, in square 5, must be covered with (x1 +x2 +x3 +x4). Thus, the minimum-cost\\nPOS expression is\\nf = (x3 + x4)(x1 + x4)(x1 + x2 + x3 + x4)\\nExample 4.26 Problem: Use the tabular method of section 4.9 to derive a minimum-cost SOP expression\\nfor the function\\nf (x1, . . . , x4) = x1x3x4 + x3x4 + x1x2x4 + x1x2x3x4\\nassuming that there are also dont-cares dened as D = (9, 12, 14).\\n4.14\\nExamples of Solved Problems\\n237\\nSolution: The tabular method requires that we start with the function dened in the form\\nof minterms. As found in Figure 4.51a, the function f can also be represented as\\nf (x1, . . . , x4) =\\n\\nm(0, 1, 3, 4, 7, 11, 13, 15) + D(9, 12, 14)\\nThe corresponding eleven 0-cubes are placed in list 1 in Figure 4.52.\\nNow, perform a pairwise comparison of all 0-cubes to determine the 1-cubes shown\\nin list 2, which are obtained by combining pairs of 0-cubes. Note that all 0-cubes are\\nincluded in the 1-cubes, as indicated by the checkmarks in list 1. Next, perform a pairwise\\ncomparison of all 1-cubes to obtain the 2-cubes in list 3. Some of these 2-cubes can be\\ngenerated in multiple ways, but it is not useful to list a 2-cube more than once (for example,\\nx0x1 in list 3 can be obtained by combining from list 2 the cubes 1,3 and 9,11 or by using\\nthe cubes 1,9 and 3,11). Note that all but three 1-cubes are included in the 2-cubes. It is not\\npossible to generate any 3-cubes, hence all terms that are not included in some other term\\n(the unchecked terms in list 2 and all terms in list 3) are the prime implicants of f . The set\\nof prime implicants is\\nP = {000x, 0x00, x100, x0x1, xx11, 1xx1, 11xx}\\n= {p1, p2, p3, p4, p5, p6, p7}\\nTo nd the minimum-cost cover for f , construct the table in Figure 4.53a which shows\\nall prime implicants and the minterms that must be covered, namely those for which f = 1.\\nAcheckmark is placed to indicate that a minterm is covered by a particular prime implicant.\\nSince minterm 7 is covered only by p5, this prime implicant must be included in the nal\\n0\\n0 0 0 0\\n0 0 0 1\\n0 1 0 0\\n0 0 1 1\\n1 0 1 1\\n1 1 0 1\\n1 1 1 1\\n1\\n4\\n3\\n11\\n13\\n15\\n0,1\\n0 0 0 x\\n0 x 0 0\\n0 0 x 1\\nx 0 0 1\\nx 1 0 0\\n1 1 x 1\\n0,4\\n1,3\\n1,9\\n4,12\\n13,15\\nx 1 1 1\\n7,15\\nList 1\\nList 2\\nList 3\\n1 0 0 1\\n1 1 0 0\\n0 1 1 1\\n9\\n12\\n7\\n0 x 1 1\\n3,7\\nx 0 1 1\\n1 0 x 1\\n1 x 0 1\\n1 1 0 x\\n3,11\\n9,11\\n9,13\\n12,13\\n1 1 x 0\\n12,14\\n1,3,9,11\\nx 0 x 1\\n3,7,11,15\\nx x 1 1\\n9,11,13,15\\n1 x x 1\\n1 1 1 0\\n14\\n1 1 1 x\\n14,15\\n1 x 1 1\\n11,15\\n12,13,14,15\\n1 1 x x\\nFigure 4.52\\nGeneration of prime implicants for the function in Example 4.26.\\n238\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n0 0 0 x\\n0 x 0 0\\nx 1 0 0\\nx x 1 1\\nx 0 x 1\\np1\\np2\\np3\\np4\\np5\\np6\\n1 x x 1\\nPrime\\nimplicant\\nMinterm\\n0\\n1\\n3\\n4\\n7\\n11\\n13\\n(a) Initial prime implicant cover table\\np7\\n1 1 x x\\n15\\n0 0 0 x\\n0 x 0 0\\nx 0 x 1\\n1 x x 1\\np1\\np2\\np4\\np6\\nPrime\\nimplicant\\nMinterm\\n0\\n1\\n4\\n13\\n(b) After the removal of rows      ,      and     , and  columns 3, 7, 11 and 15\\np3\\np7\\np5\\nFigure 4.53\\nSelection of a cover for the function in Example 4.26.\\ncover. Observe that row p2 dominates row p3, hence the latter can be removed. Similarly,\\nrow p6 dominates row p7. Removing rows p5, p3, and p7, as well as columns 3, 7, 11, and\\n15 (which are covered by p5), leads to the reduced table in Figure 4.53b. In this table, p2\\nand p6 are essential. They cover minterms 0, 4, and 13. Thus, it remains only to cover\\nminterm 1, which can be done by choosing either p1 or p4. Since p4 has a lower cost, it\\nshould be chosen. Therefore, the nal cover is\\nC = {p2, p4, p5, p6}\\n= {0x00, x0x1, xx11, 1xx1}\\nand the function is implemented as\\nf = x1x3x4 + x2x4 + x3x4 + x1x4\\n4.14\\nExamples of Solved Problems\\n239\\nExample 4.27\\nProblem: Use the -product operation to nd all prime implicants of the function\\nf (x1, . . . , x4) = x1x3x4 + x3x4 + x1x2x4 + x1x2x3x4\\nassuming that there are also dont-cares dened as D = (9, 12, 14).\\nSolution: The ON-set for this function is\\nON = {0x00, xx11, 00x1, 1101}\\nThe initial cover, consisting of the ON-set and the dont-cares, is\\nC0 = {0x00, xx11, 00x1, 1101, 1001, 1100, 1110}\\nUsing the -operation, the subsequent covers obtained are\\nC1 = {0x00, xx11, 00x1, 000x, x100, 11x1, 10x1, 111x, x001, 1x01, 110x, 11x0}\\nC2 = {0x00, xx11, 000x, x100, x0x1, 1xx1, 11xx}\\nC3 = C2\\nTherefore, the set of all prime implicants is\\nP = {x1x3x4, x3x4, x1x2x3, x2x3x4, x2x4, x1x4, x1x2}\\nExample 4.28\\nProblem: Find the minimum-cost implementation for the function\\nf (x1, . . . , x4) = x1x3x4 + x3x4 + x1x2x4 + x1x2x3x4\\nassuming that there are also dont-cares dened as D = (9, 12, 14).\\nSolution: This is the same function used in Examples 4.25 through 4.27. In those examples,\\nwe found that the minimum-cost SOP implementation is\\nf = x3x4 + x1x3x4 + x2x4 + x1x4\\nwhich requires four AND gates, one OR gate, and 13 inputs to the gates, for a total cost\\nof 18.\\nThe minimum-cost POS implementation is\\nf = (x3 + x4)(x1 + x4)(x1 + x2 + x3 + x4)\\nwhich requires three OR gates, one AND gate, and 11 inputs to the gates, for a total cost\\nof 15.\\nWe can also consider a multilevel realization for the function. Applying the factoring\\nconcept to the above SOP expression yields\\nf = (x1 + x2 + x3)x4 + x1x3x4\\nThis implementation requires two AND gates, two OR gates, and 10 inputs to the gates, for\\na total cost of 14. Compared to the SOP and POS implementations, this has the lowest cost\\n240\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nin terms of gates and inputs, but it results in a slower circuit because there are three levels of\\ngates through which the signals must propagate. Of course, if this function is implemented\\nin an FPGA, then only one LUT is needed.\\nExample 4.29 Problem: In several commercial FPGAs the logic blocks are four-input LUTs. Two such\\nLUTs, connected as shown in Figure 4.54, can be used to implement functions of seven\\nvariables by using the decomposition\\nf (x1, . . . , x7) = f [g(x1, . . . , x4), x5, x6, x7]\\nIt is easy to see that functions such as f = x1x2x3x4x5x6x7 and f = x1 + x2 + x3 + x4 +\\nx5 + x6 + x7 can be implemented in this form. Show that there exist other seven-variable\\nfunctions that cannot be implemented with 2 four-input LUTs.\\nSolution: The truth table for a seven-variable function can be arranged as depicted in Figure\\n4.55. There are 27 = 128 minterms. Each valuation of the variables x1, x2, x3, and x4 selects\\none of the 16 columns in the truth table, while each valuation of x5, x6, and x7 selects one\\nof 8 rows. Since we have to use the circuit in Figure 4.54, the truth table for f can also be\\ndened in terms of the subfunction g. In this case, it is g that selects one of the 16 columns\\nin the truth table, instead of x1, x2, x3, and x4. Since g can have only two possible values,\\n0 and 1, we can have only two columns in the truth table. This is possible if there exist\\nonly two distinct patterns of 1s and 0s in the 16 columns in Figure 4.54. Therefore, only a\\nrelatively small subset of seven-variable functions can be realized with just two LUTs.\\nx3\\nx4\\nx1\\nx2\\nx6\\nx7\\nf\\ng\\nx5\\nLUT\\nLUT\\nFigure 4.54\\nCircuit for Example 4.29.\\nProblems\\n241\\nx7\\nx5\\n00\\n01\\n10\\n11\\nm0\\nm1\\nm3\\nm2\\n0\\n0\\n0\\n0\\n00\\n01\\n10\\n11\\n1\\n1\\n1\\n1\\nm4\\nm5\\nm7\\nm6\\nx6\\nx2x3\\nx1\\nx4\\nm8\\nm9\\nm11\\nm10\\nm12\\nm13\\nm15\\nm14\\nm112\\nm113\\nm115\\nm114\\nm116\\nm117\\nm119\\nm118\\nm120\\nm121\\nm123\\nm122\\nm124\\nm125\\nm127\\nm126\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\nFigure 4.55\\nA possible format for truth tables of seven-variable\\nfunctions.\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n*4.1\\nFindtheminimum-costSOPandPOSformsforthefunction f (x1, x2, x3) =  m(1, 2, 3, 5).\\n*4.2\\nRepeat problem 4.1 for the function f (x1, x2, x3) =  m(1, 4, 7) + D(2, 5).\\n4.3\\nRepeat problem 4.1 for the function f (x1, . . . , x4) = M (0, 1, 2, 4, 5, 7, 8, 9, 10, 12,\\n14, 15).\\n4.4\\nRepeat problem 4.1 for the function f (x1, . . . , x4) =  m(0, 2, 8, 9, 10, 15) + D(1, 3,\\n6, 7).\\n*4.5\\nRepeat problem 4.1 for the function f (x1, . . . , x5) = M (1, 4, 6, 7, 9, 12,15, 17, 20, 21,\\n22, 23, 28, 31).\\n4.6\\nRepeat problem 4.1 for the function f (x1, . . . , x5) =  m(0, 1, 3, 4, 6, 8, 9, 11, 13, 14, 16,\\n19, 20, 21, 22, 24, 25) + D(5, 7, 12, 15, 17, 23).\\n4.7\\nRepeat problem 4.1 for the function f (x1, . . . , x5) =  m(1, 4, 6, 7, 9, 10, 12, 15, 17, 19,\\n20, 23, 25, 26, 27, 28, 30, 31) + D(8, 16, 21, 22).\\n4.8\\nFind 5 three-variable functions for which the product-of-sums form has lower cost than the\\nsum-of-products form.\\n*4.9\\nA four-variable logic function that is equal to 1 if any three or all four of its variables are\\nequal to 1 is called a majority function. Design a minimum-cost SOPcircuit that implements\\nthis majority function.\\n4.10\\nDerive a minimum-cost realization of the four-variable function that is equal to 1 if exactly\\ntwo or exactly three of its variables are equal to 1; otherwise it is equal to 0.\\n242\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n*4.11\\nProve or show a counter-example for the statement: If a function f has a unique minimum-\\ncost SOP expression, then it also has a unique minimum-cost POS expression.\\n*4.12\\nA circuit with two outputs has to implement the following functions\\nf (x1, . . . , x4) =\\n\\nm(0, 2, 4, 6, 7, 9) + D(10, 11)\\ng(x1, . . . , x4) =\\n\\nm(2, 4, 9, 10, 15) + D(0, 13, 14)\\nDesign the minimum-cost circuit and compare its cost with combined costs of two circuits\\nthat implement f and g separately. Assume that the input variables are available in both\\nuncomplemented and complemented forms.\\n4.13\\nRepeat problem 4.12 for the following functions\\nf (x1, . . . , x5) =\\n\\nm(1, 4, 5, 11, 27, 28) + D(10, 12, 14, 15, 20, 31)\\ng(x1, . . . , x5) =\\n\\nm(0, 1, 2, 4, 5, 8, 14, 15, 16, 18, 20, 24, 26, 28, 31) + D(10, 11, 12, 27)\\n*4.14\\nImplement the logic circuit in Figure 4.23 using NAND gates only.\\n*4.15\\nImplement the logic circuit in Figure 4.23 using NOR gates only.\\n4.16\\nImplement the logic circuit in Figure 4.25 using NAND gates only.\\n4.17\\nImplement the logic circuit in Figure 4.25 using NOR gates only.\\n*4.18\\nConsider the function f = x3x5 + x1x2x4 + x1x2x4 + x1x3x4 + x1x3x4 + x1x2x5 + x1x2x5.\\nDerive a minimum-cost circuit that implements this function using NOT, AND, and OR\\ngates.\\n4.19\\nDerive a minimum-cost circuit that implements the function f (x1, . . . , x4) =  m(4, 7, 8,\\n11) + D(12, 15).\\n4.20\\nFind the simplest realization of the function f (x1, . . . , x4) =  m(0, 3, 4, 7, 9, 10, 13, 14),\\nassuming that the logic gates have a maximum fan-in of two.\\n*4.21\\nFind the minimum-cost circuit for the function f (x1, . . . , x4) =  m(0, 4, 8, 13, 14, 15).\\nAssume that the input variables are available in uncomplemented form only. (Hint: use\\nfunctional decomposition.)\\n4.22\\nUse functional decomposition to nd the best implementation of the function f (x1, . . . ,\\nx5) =  m(1, 2, 7, 9, 10, 18, 19, 25, 31) + D(0, 15, 20, 26). How does your implementa-\\ntion compare with the lowest-cost SOP implementation? Give the costs.\\n*4.23\\nUse the tabular method discussed in section 4.9 to nd a minimum cost SOP realization for\\nthe function\\nf (x1, . . . , x4) =\\n\\nm(0, 2, 4, 5, 7, 8, 9, 15)\\n4.24\\nRepeat problem 4.23 for the function\\nf (x1, . . . , x4) =\\n\\nm(0, 4, 6, 8, 9, 15) + D(3, 7, 11, 13)\\nProblems\\n243\\n4.25\\nRepeat problem 4.23 for the function\\nf (x1, . . . , x4) =\\n\\nm(0, 3, 4, 5, 7, 9, 11) + D(8, 12, 13, 14)\\n4.26\\nShow that the following distributive-like rules are valid\\n(A  B)#C = (A#C)  (B#C)\\n(A + B)#C = (A#C) + (B#C)\\n4.27\\nUse the cubical representation and the method discussed in section 4.10 to nd a minimum-\\ncost SOP realization of the function f (x1, . . . , x4) =  m(0, 2, 4, 5, 7, 8, 9, 15).\\n4.28\\nRepeat problem 4.27 for the function f (x1, . . . , x5) = x1x3x5 + x1x2x3 + x2x3x4x5 +\\nx1x2x3x4 + x1x2x3x4x5 + x1x2x4x5 + x1x3x4x5.\\n4.29\\nUse the cubical representation and the method discussed in section 4.10 to nd a minimum-\\ncost SOP realization of the function f (x1, . . . , x4) dened by the ON-set ON = {00x0,\\n100x, x010, 1111} and the dont-care set DC = {00x1, 011x}.\\n4.30\\nIn section 4.10.1 we showed how the -product operation can be used to nd the prime\\nimplicants of a given function f . Another possibility is to nd the prime implicants by\\nexpanding the implicants in the initial cover of the function. An implicant is expanded\\nby removing one literal to create a larger implicant (in terms of the number of vertices\\ncovered). A larger implicant is valid only if it does not include any vertices for which\\nf = 0. The largest valid implicants obtained in the process of expansion are the prime\\nimplicants. Figure P4.1 illustrates the expansion of the implicant x1x2x3 of the function in\\nFigure 4.9, which is also used in Example 4.16. Note from Figure 4.9 that\\nf = x1x2x3 + x1x2x3 + x1x2x3\\nx2x3\\nx1x3\\nx1x2\\nx3\\nx2\\nx3\\nx1\\nx2\\nx1\\nx1x2x3\\nNO\\nNO\\nNO\\nNO\\nFigure P4.1\\nExpansion of implicant x1x2x3.\\nIn Figure P4.1 the word NO is used to indicate that the expanded term is not valid,\\nbecause it includes one or more vertices from f . From the graph it is clear that the largest\\nvalid implicants that arise from this expansion are x2x3 and x1; they are prime implicants\\nof f .\\nExpand the other four implicants given in the initial cover in Example 4.14 to nd all\\nprime implicants of f . What is the relative complexity of this procedure compared to the\\n-product technique?\\n244\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n4.31\\nRepeat problem 4.30 for the function in Example 4.17. Expand the implicants given in the\\ninitial cover C0.\\n*4.32\\nConsider the logic expressions\\nf = x1x2x5 + x1x2x4x5 + x1x2x4x5 + x1x2x3x4 + x1x2x3x5 + x2x3x4x5 + x1x2x3x4x5\\ng = x2x3x4 + x2x3x4x5 + x1x3x4x5 + x1x2x4x5 + x1x3x4x5 + x1x2x3x5 + x1x2x3x4x5\\nProve or disprove that f = g.\\n4.33\\nRepeat problem 4.32 for the following expressions\\nf = x1x2x3 + x2x4 + x1x2x4 + x2x3x4 + x1x2x3\\ng = (x2 + x3 + x4)(x1 + x2 + x4)(x2 + x3 + x4)(x1 + x2 + x3)(x1 + x2 + x4)\\n4.34\\nRepeat problem 4.32 for the following expressions\\nf = x2x3x4 + x2x3 + x2x4 + x1x2x4 + x1x2x3x5\\ng = (x2 + x3 + x4)(x2 + x4 + x5)(x1 + x2 + x3)(x2 + x3 + x4 + x5)\\n4.35\\nA circuit with two outputs is dened by the logic functions\\nf = x1x2x3 + x2x4 + x2x3x4 + x1x2x3x4\\ng = x1x3x4 + x1x2x4 + x1x3x4 + x2x3x4\\nDerive a minimum-cost implementation of this circuit. What is the cost of your circuit?\\n4.36\\nRepeat problem 4.35 for the functions\\nf = (x1 + x2 + x3)(x1 + x3 + x4)(x1 + x2 + x3)(x1 + x2 + x4)(x1 + x2 + x4)\\ng = (x1 + x2 + x3)(x1 + x2 + x4)(x2 + x3 + x4)(x1 + x2 + x3 + x4)\\n4.37\\nA given system has four sensors that can produce an output of 0 or 1. The system operates\\nproperly when exactly one of the sensors has its output equal to 1. An alarm must be raised\\nwhen two or more sensors have the output of 1. Design the simplest circuit that can be used\\nto raise the alarm.\\n4.38\\nRepeat problem 4.37 for a system that has seven sensors.\\n4.39\\nFind the minimum-cost circuit consisting only of two-input NAND gates for the function\\nf (x1, . . . , x4) =  m(0, 1, 2, 3, 4, 6, 8, 9, 12). Assume that the input variables are avail-\\nable in both uncomplemented and complemented forms. (Hint: Consider the complement\\nof the function.)\\n4.40\\nRepeat problem 4.39 for the function f (x1, . . . , x4) =  m(2, 3, 6, 8, 9, 12).\\n4.41\\nFind the minimum-cost circuit consisting only of two-input NOR gates for the function\\nf (x1, . . . , x4) =  m(6, 7, 8, 10, 12, 14, 15). Assume that the input variables are available\\nin both uncomplemented and complemented forms. (Hint: Consider the complement of\\nthe function.)\\n4.42\\nRepeatproblem4.41forthefunction f (x1, . . . , x4) =  m(2, 3, 4, 5, 9, 10, 11, 12, 13, 15).\\nProblems\\n245\\n4.43\\nConsider the circuit in Figure P4.2, which implements functions f and g. What is the cost of\\nthis circuit, assuming that the input variables are available in both true and complemented\\nforms? Redesign the circuit to implement the same functions, but at as low a cost as\\npossible. What is the cost of your circuit?\\nf\\ng\\nx2\\nx4\\nx4\\nx1\\nx3\\nx1\\nx3\\nx2\\nx3\\nx4\\nx1\\nx3\\nx4\\nx2\\nx1\\nx1\\nx4\\nx3\\nx1\\nx4\\nFigure P4.2\\nCircuit for problem 4.43.\\n4.44\\nRepeat problem 4.43 for the circuit in Figure P4.3. Use only NAND gates in your circuit.\\n4.45\\nWrite VHDL code to implement the circuit in Figure 4.25b.\\n4.46\\nWrite VHDL code to implement the circuit in Figure 4.27c.\\n4.47\\nWrite VHDL code to implement the circuit in Figure 4.28b.\\n4.48\\nWrite VHDLcode to implement the function f (x1, . . . , x4) =  m(0, 1, 2, 4, 5, 7, 8, 9, 11,\\n12, 14, 15).\\n246\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\nx1\\nx2\\nx2\\nx1\\nx3\\nx4\\nx2\\nx1\\nx2\\nx3\\nx1\\nx3\\nx2\\ng\\nf\\nFigure P4.3\\nCircuit for problem 4.44.\\n4.49\\nWrite VHDL code to implement the function f (x1, . . . , x4) =  m(1, 4, 7, 14, 15) +\\nD(0, 5, 9).\\n4.50\\nWrite VHDL code to implement the function f (x1, . . . , x4) = M (6, 8, 9, 12, 13).\\n4.51\\nWrite VHDL code to implement the function f (x1, . . . , x4) = M (3, 11, 14) + D(0, 2,\\n10, 12).\\nReferences\\n1. M. Karnaugh, A Map Method for Synthesis of Combinatorial Logic Circuits,\\nTransactions of AIEE, Communications and Electronics 72, part 1, November 1953,\\npp. 593599.\\nReferences\\n247\\n2. R. L. Ashenhurst, The Decomposition of Switching Functions, Proc. of the\\nSymposium on the Theory of Switching, 1957, Vol. 29 of Annals of Computation\\nLaboratory (Harvard University: Cambridge, MA, 1959), pp. 74116.\\n3. F. J. Hill and G. R. Peterson, Computer Aided Logical Design with Emphasis on VLSI,\\n4th ed. (Wiley: New York, 1993).\\n4. T. Sasao, Logic Synthesis and Optimization (Kluwer: Boston, MA, 1993).\\n5. S. Devadas, A. Gosh, and K. Keutzer, Logic Synthesis (McGraw-Hill: New York,\\n1994).\\n6. W. V. Quine, The Problem of Simplifying Truth Functions, Amer. Math. Monthly\\n59 (1952), pp. 521531.\\n7. E. J. McCluskey Jr., Minimization of Boolean Functions, Bell System Tech.\\nJournal, November 1956, pp. 14171444.\\n8. E. J. McCluskey, Logic Design Principles (Prentice-Hall: Englewood Cliffs, NJ,\\n1986).\\n9. J. F. Wakerly, Digital Design Principles and Practices, 4th ed. (Prentice-Hall:\\nEnglewood Cliffs, NJ, 2005).\\n10. J. P. Hayes, Introduction to Logic Design (Addison-Wesley: Reading, MA, 1993).\\n11. C. H. Roth Jr., Fundamentals of Logic Design, 5th ed. (Thomson/Brooks/Cole:\\nBelmont, Ca., 2004).\\n12. R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd ed. (Pearson\\nPrentice-Hall: Upper Saddle River, NJ, 2005).\\n13. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design (Prentice-Hall: Englewood Cliffs, NJ, 1995).\\n14. J. P. Daniels, Digital Design from Zero to One (Wiley: New York, 1996).\\n15. P. K. Lala, Practical Digital Logic Design and Testing (Prentice-Hall: Englewood\\nCliffs, NJ, 1996).\\n16. A. Dewey, Analysis and Design of Digital Systems with VHDL (PWS Publishing Co.:\\nBoston, MA, 1997).\\n17. M. M. Mano, Digital Design, 3rd ed. (Prentice-Hall: Upper Saddle River, NJ, 2002).\\n18. D. D. Gajski, Principles of Digital Design (Prentice-Hall: Upper Saddle River, NJ,\\n1997).\\n19. R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli,\\nLogic Minimization Algorithms for VLSI Synthesis (Kluwer: Boston, MA, 1984).\\n20. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, MIS: A\\nMultiple-Level Logic Synthesis Optimization System, IEEE Transactions on\\nComputer-Aided Design, CAD-6, November 1987, pp. 106281.\\n21. E. M. Sentovic, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj,\\nP. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, SIS: A System for\\nSequential Circuit Synthesis, Technical Report UCB/ERL M92/41, Electronics\\nResearch Laboratory, Department of Electrical Engineering and Computer Science,\\nUniversity of California, Berkeley, 1992.\\n248\\nC H A P T E R\\n4\\n\\nOptimized Implementation of Logic Functions\\n22. G. De Micheli, Synthesis and Optimization of Digital Circuits (McGraw-Hill: New\\nYork, 1994).\\n23. N. Sherwani, Algorithms for VLSI Physical Design Automation (Kluwer: Boston,\\nMA, 1995).\\n24. B. Preas and M. Lorenzetti, Physical Design Automation of VLSI Systems\\n(Benjamin/Cummings: Redwood City, CA, 1988).\\n249\\nc h a p t e r\\n5\\nNumber Representation\\nand Arithmetic Circuits\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nRepresentation of numbers in computers\\n\\nCircuits used to perform arithmetic operations\\n\\nPerformance issues in large circuits\\n\\nUse of VHDL to specify arithmetic circuits\\n250\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nIn this chapter we will discuss logic circuits that perform arithmetic operations. We will explain how numbers\\ncan be added, subtracted, and multiplied. We will also show how to writeVHDLcode to describe the arithmetic\\ncircuits. These circuits provide an excellent platform for illustrating the power and versatility of VHDL in\\nspecifying complex logic-circuit assemblies. The concepts involved in the design of the arithmetic circuits\\nare easily applied to a wide variety of other circuits.\\nIn previous chapters we dealt with logic variables in a general way, using variables to represent either the\\nstates of switches or some general conditions. Now we will use the variables to represent numbers. Several\\nvariables are needed to specify a number, with each variable corresponding to one digit of the number.\\n5.1\\nNumber Representations in Digital Systems\\nWhen dealing with numbers and arithmetic operations, it is convenient to use standard\\nsymbols. Thus to represent addition we use the plus (+) symbol, and for subtraction we\\nuse the minus () symbol. In previous chapters we used the + symbol to represent the\\nlogical OR operation and  to denote the deletion of an element from a set. Even though\\nwe will now use the same symbols for two different purposes, the meaning of each symbol\\nwill usually be clear from the context of the discussion. In cases where there may be some\\nambiguity, the meaning will be stated explicitly.\\n5.1.1\\nUnsigned Integers\\nThe simplest numbers to consider are the integers. We will begin by considering positive\\nintegers and then expand the discussion to include negative integers. Numbers that are\\npositive only are called unsigned, and numbers that can also be negative are called signed.\\nRepresentation of numbers that include a radix point (real numbers) is discussed later in\\nthe chapter.\\nIn Chapter 1 we showed that binary numbers are represented using the positional\\nnumber representation as\\nB = bn1bn2    b1b0\\nwhich is an integer that has the value\\nV(B) = bn1  2n1 + bn2  2n2 +    + b1  21 + b0  20\\n[5.1]\\n=\\nn1\\n\\ni=0\\nbi  2i\\n5.1.2\\nOctal and Hexadecimal Representations\\nThe positional number representation can be used for any radix. If the radix is r, then the\\nnumber\\nK = kn1kn2    k1k0\\n5.1\\nNumber Representations in Digital Systems\\n251\\nhas the value\\nV(K) =\\nn1\\n\\ni=0\\nki  ri\\nOur interest is limited to those radices that are most practical. We will use decimal numbers\\nbecause they are used by people, and we will use binary numbers because they are used by\\ncomputers. In addition, two other radices are useful8 and 16. Numbers represented with\\nradix 8 are called octal numbers, while radix-16 numbers are called hexadecimal numbers.\\nIn octal representation the digit values range from 0 to 7. In hexadecimal representation\\n(often abbreviated as hex), each digit can have one of 16 values. The rst 10 are denoted\\nthe same as in the decimal system, namely, 0 to 9. Digits that correspond to the decimal\\nvalues 10, 11, 12, 13, 14, and 15 are denoted by the letters, A, B, C, D, E, and F. Figure 5.1\\ngives the rst 18 integers in these number systems.\\nIn computers the dominant number system is binary. The reason for using the octal and\\nhexadecimal systems is that they serve as a useful shorthand notation for binary numbers.\\nOne octal digit represents three bits. Thus a binary number is converted into an octal number\\nby taking groups of three bits, starting from the least-signicant bit, and replacing them\\nwith the corresponding octal digit. For example, 101011010111 is converted as\\nDecimal\\nBinary\\nOctal\\nHexadecimal\\n00\\n00000\\n00\\n00\\n01\\n00001\\n01\\n01\\n02\\n00010\\n02\\n02\\n03\\n00011\\n03\\n03\\n04\\n00100\\n04\\n04\\n05\\n00101\\n05\\n05\\n06\\n00110\\n06\\n06\\n07\\n00111\\n07\\n07\\n08\\n01000\\n10\\n08\\n09\\n01001\\n11\\n09\\n10\\n01010\\n12\\n0A\\n11\\n01011\\n13\\n0B\\n12\\n01100\\n14\\n0C\\n13\\n01101\\n15\\n0D\\n14\\n01110\\n16\\n0E\\n15\\n01111\\n17\\n0F\\n16\\n10000\\n20\\n10\\n17\\n10001\\n21\\n11\\n18\\n10010\\n22\\n12\\nFigure 5.1\\nNumbers in different systems.\\n252\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n1 0 1\\n\\n0 1 1\\n\\n0 1 0\\n\\n1 1 1\\n\\n5\\n3\\n2\\n7\\nwhich means that (101011010111)2 = (5327)8. If the number of bits is not a multiple of\\nthree, then we add 0s to the left of the most-signicant bit. For example, (10111011)2 =\\n(273)8 because\\n0 1 0\\n\\n1 1 1\\n\\n0 1 1\\n\\n2\\n7\\n3\\nConversion from octal to binary is just as straightforward; each octal digit is simply replaced\\nby three bits that denote the same value.\\nSimilarly, a hexadecimal digit is represented using four bits. For example, a 16-bit\\nnumber is represented using four hex digits, as in\\n(1010111100100101)2 = (AF25)16\\nbecause\\n1 0 1 0\\n  \\n1 1 1 1\\n  \\n0 0 1 0\\n  \\n0 1 0 1\\n  \\nA\\nF\\n2\\n5\\nZeros are added to the left of the most-signicant bit if the number of bits is not a multiple\\nof four. For example, (1101101000)2 = (368)16 because\\n0 0 1 1\\n  \\n0 1 1 0\\n  \\n1 0 0 0\\n  \\n3\\n6\\n8\\nConversion from hexadecimal to binary involves straightforward substitution of each hex\\ndigit by four bits that denote the same value.\\nBinary numbers used in modern computers often have 32 or 64 bits. Written as binary\\nn-tuples (sometimes called bit vectors), such numbers are awkward for people to deal with.\\nIt is much simpler to deal with them in the form of 8- or 16-digit hex numbers. Because\\nthe arithmetic operations in a digital system usually involve binary numbers, we will focus\\non circuits that use such numbers. We will sometimes use the hexadecimal representation\\nas a convenient shorthand description.\\nWe have introduced the simplest numbersunsigned integers. It is necessary to be\\nable to deal with several other types of numbers. We will discuss the representation of\\nsigned numbers, xed-point numbers, and oating-point numbers later in this chapter. But\\nrst we will examine some simple circuits that operate on numbers to give the reader a\\nfeeling for digital circuits that perform arithmetic operations and to provide motivation for\\nfurther discussion.\\n5.2\\nAddition of Unsigned Numbers\\nBinary addition is performed in the same way as decimal addition except that the values of\\nindividual digits can be only 0 or 1. The addition of 2 one-bit numbers entails four possible\\n5.2\\nAddition of Unsigned Numbers\\n253\\nSum\\ns\\n0\\n1\\n1\\n0\\nCarry\\nc\\n0\\n0\\n0\\n1\\n0\\n0\\n+\\n0\\n1\\n+\\n1\\n0\\n0\\n0\\n1\\n0\\n+\\n1\\n0\\n1\\n1\\n+\\n0\\n1\\nx\\ny\\n+\\ns\\nc\\nSum\\nCarry\\n(a) The four possible cases\\nx\\ny\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n(b) Truth table\\nx\\ny\\ns\\nc\\nHA\\nx\\ny\\ns\\nc\\n(c) Circuit\\n(d) Graphical symbol\\nFigure 5.2\\nHalf-adder.\\ncombinations, as indicated in Figure 5.2a. Two bits are needed to represent the result of the\\naddition. The right-most bit is called the sum, s. The left-most bit, which is produced as\\na carry-out when both bits being added are equal to 1, is called the carry, c. The addition\\noperation is dened in the form of a truth table in part (b) of the gure. The sum bit s is the\\nXOR function, which was introduced in section 3.9.1. The carry c is the AND function of\\ninputs x and y. A circuit realization of these functions is shown in Figure 5.2c. This circuit,\\nwhich implements the addition of only two bits, is called a half-adder.\\nA more interesting case is when larger numbers that have multiple bits are involved.\\nThen it is still necessary to add each pair of bits, but for each bit position i, the addition\\noperation may include a carry-in from bit position i  1.\\nFigure 5.3 presents an example of the addition operation. The two operands are X =\\n(01111)2 = (15)10 and Y = (01010)2 = (10)10. Note that ve bits are used to represent X\\nand Y. Using ve bits, it is possible to represent integers in the range from 0 to 31; hence\\n254\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nthe sum S = X +Y = (25)10 can also be denoted as a ve-bit integer. Note also the labeling\\nof individual bits, such that X = x4x3x2x1x0 and Y = y4y3y2y1y0. The gure shows the\\ncarries generated during the addition process. For example, a carry of 0 is generated when\\nx0 and y0 are added, a carry of 1 is produced when x1 and y1 are added, and so on.\\nIn Chapters 2 and 4 we designed logic circuits by rst specifying their behavior in the\\nform of a truth table. This approach is impractical in designing an adder circuit that can add\\nthe ve-bit numbers in Figure 5.3. The required truth table would have 10 input variables, 5\\nfor each number X and Y. It would have 210 = 1024 rows! Abetter approach is to consider\\nthe addition of each pair of bits, xi and yi, separately.\\nFor bit position 0, there is no carry-in, and hence the addition is the same as for Figure\\n5.2. For each other bit position i, the addition involves bits xi and yi, and a carry-in ci. The\\nsum and carry-out functions of variables xi, yi, and ci are specied in the truth table in Figure\\n5.4a. The sum bit, si, is the modulo-2 sum of xi, yi, and ci. The carry-out, ci+1, is equal to\\n1 if the sum of xi, yi, and ci is equal to either 2 or 3. Karnaugh maps for these functions\\nare shown in part (b) of the gure. For the carry-out function the optimal sum-of-products\\nrealization is\\nci+1 = xiyi + xici + yici\\nFor the si function a sum-of-products realization is\\nsi = xiyici + xiyici + xiyici + xiyici\\nAmore attractive way of implementing this function is by using the XOR gates, as explained\\nbelow.\\nUse of XOR Gates\\nThe XOR function of two variables is dened as x1 x2 = x1x2 +x1x2. The preceding\\nexpression for the sum bit can be manipulated into a form that uses only XOR operations\\nas follows\\nsi = (xiyi + xiyi)ci + (xiyi + xiyi)ci\\n= (xi  yi)ci + (xi  yi)ci\\n= (xi  yi)  ci\\nThe XOR operation is associative; hence we can write\\nsi = xi  yi  ci\\nTherefore, a single three-input XOR gate can be used to realize si.\\nX\\nx4x3x2x1x0\\n=\\nY\\n+\\ny4y3y2y1y0\\n=\\nGenerated carries\\nS\\ns4s3s2s1s0\\n=\\n15\\n(\\n)10\\n10\\n(\\n)10\\n25\\n(\\n)10\\n0 1 1 1 1\\n0 1 0 1 0\\n1 1 1 0\\n1 1 0 0 1\\nFigure 5.3\\nAn example of addition.\\n5.2\\nAddition of Unsigned Numbers\\n255\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\nci\\n1\\n+\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\nci\\nxi\\nyi\\n00\\n01\\n11\\n10\\n0\\n1\\nxiyi\\nci\\n1\\n1\\n1\\n1\\nsi\\nxi\\nyi\\nci\\n\\n\\n=\\n00\\n01\\n11\\n10\\n0\\n1\\nxiyi\\nci\\n1\\n1\\n1\\n1\\nci\\n1\\n+\\nxiyi\\nxici\\nyici\\n+\\n+\\n=\\nci\\nxi\\nyi\\nsi\\nci\\n1\\n+\\n(a) Truth table\\n(b) Karnaugh maps\\n(c) Circuit\\n0\\n1\\n1\\n0\\n1\\n0\\n0\\n1\\nsi\\nFigure 5.4\\nFull-adder.\\nThe XOR gate generates as an output a modulo-2 sum of its inputs. The output is equal\\nto 1 if an odd number of inputs have the value 1, and it is equal to 0 otherwise. For this\\nreason the XOR is sometimes referred to as the odd function. Observe that the XOR has no\\nminterms that can be combined into a larger product term, as evident from the checkerboard\\npattern for function si in the map in Figure 5.4b. The logic circuit implementing the truth\\ntable in Figure 5.4a is given in Figure 5.4c. This circuit is known as a full-adder.\\n256\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nAnother interesting feature of XOR gates is that a two-input XOR gate can be thought\\nof as using one input as a control signal that determines whether the true or complemented\\nvalue of the other input will be passed through the gate as the output value. This is clear\\nfrom the denition of XOR, where xi  yi = xy + xy. Consider x to be the control input.\\nThen if x = 0, the output will be equal to the value of y. But if x = 1, the output will\\nbe equal to the complement of y. In the derivation above, we used algebraic manipulation\\nto derive si = (xi  yi)  ci. We could have obtained the same expression immediately\\nby making the following observation. In the top half of the truth table in Figure 5.4a, ci\\nis equal to 0, and the sum function si is the XOR of xi and yi. In the bottom half of the\\ntable, ci is equal to 1, while si is the complemented version of its top half. This observation\\nleads directly to our expression using 2 two-input XOR operations. We will encounter an\\nimportant example of using XOR gates to pass true or complemented signals under the\\ncontrol of another signal in section 5.3.3.\\nIn the preceding discussion we encountered the complement of the XOR operation,\\nwhich we denoted as x  y. This operation is used so commonly that it is given the distinct\\nname XNOR. A special symbol, , is often used to denote the XNOR operation, namely\\nx  y = x  y\\nThe XNOR is sometimes also referred to as the coincidence operation because it produces\\nthe output of 1 when its inputs coincide in value; that is, they are both 0 or both 1.\\n5.2.1\\nDecomposed Full-Adder\\nIn view of the names used for the circuits, one can expect that a full-adder can be constructed\\nusing half-adders. This can be accomplished by creating a multilevel circuit of the type\\ndiscussed in section 4.6.2. The circuit is given in Figure 5.5. It uses two half-adders to\\nform a full-adder. The reader should verify the functional correctness of this circuit.\\n5.2.2\\nRipple-Carry Adder\\nTo perform addition by hand, we start from the least-signicant digit and add pairs of digits,\\nprogressing to the most-signicant digit. If a carry is produced in position i, then this carry is\\nadded to the operands in position i +1. The same arrangement can be used in a logic circuit\\nthat performs addition. For each bit position we can use a full-adder circuit, connected as\\nshown in Figure 5.6. Note that to be consistent with the customary way of writing numbers,\\nthe least-signicant bit position is on the right. Carries that are produced by the full-adders\\npropagate to the left.\\nWhen the operands X and Y are applied as inputs to the adder, it takes some time before\\nthe output sum, S, is valid. Each full-adder introduces a certain delay before its si and ci+1\\noutputs are valid. Let this delay be denoted as t. Thus the carry-out from the rst stage,\\nc1, arrives at the second stage t after the application of the x0 and y0 inputs. The carry-out\\nfrom the second stage, c2, arrives at the third stage with a 2t delay, and so on. The signal\\ncn1 is valid after a delay of (n  1)t, which means that the complete sum is available\\nafter a delay of nt. Because of the way the carry signals ripple through the full-adder\\nstages, the circuit in Figure 5.6 is called a ripple-carry adder.\\n5.2\\nAddition of Unsigned Numbers\\n257\\nThe delay incurred to produce the nal sum and carry-out in a ripple-carry adder\\ndepends on the size of the numbers. When 32- or 64-bit numbers are used, this delay\\nmay become unacceptably high. Because the circuit in each full-adder leaves little room\\nfor a drastic reduction in the delay, it may be necessary to seek different structures for\\nimplementation of n-bit adders. We will discuss a technique for building high-speed adders\\nin section 5.4.\\nSo far we have dealt with unsigned integers only. The addition of such numbers does\\nnot require a carry-in for stage 0. In Figure 5.6 we included c0 in the diagram so that\\nthe ripple-carry adder can also be used for subtraction of numbers, as we will see in sec-\\ntion 5.3.\\nHA\\nHA\\ns\\nc\\ns\\nc\\nci\\nxi\\nyi\\nci\\n1\\n+\\nsi\\nci\\nxi\\nyi\\nci\\n1\\n+\\nsi\\n(a) Block diagram\\n(b) Detailed diagram\\nFigure 5.5\\nA decomposed implementation of the full-adder circuit.\\nFA\\nxn\\n1\\n\\ncn\\ncn\\n1\\n\\nyn\\n1\\n\\nsn\\n1\\n\\nFA\\nx1\\nc2\\ny1\\ns1\\nFA\\nc1\\nx0\\ny0\\ns0\\nc0\\nMSB position\\nLSB position\\nFigure 5.6\\nAn n-bit ripple-carry adder.\\n258\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n5.2.3\\nDesign Example\\nSuppose that we need a circuit that multiplies an eight-bit unsigned number by 3. Let\\nA = a7a6    a1a0 denote the number and P = p9p8    p1p0 denote the product P = 3A.\\nNote that 10 bits are needed to represent the product.\\nA simple approach to design the required circuit is to use two ripple-carry adders to\\nadd three copies of the number A, as illustrated in Figure 5.7a. The symbol that denotes\\neach adder is a commonly used graphical symbol for adders. The letters xi, yi, si, and ci\\nindicate the meaning of the inputs and outputs according to Figure 5.6. The rst adder\\nproduces A + A = 2A. Its result is represented as eight sum bits and the carry from the\\nmost-signicant bit. The second adder produces 2A + A = 3A. It has to be a nine-bit adder\\nto be able to handle the nine bits of 2A, which are generated by the rst adder. Because the\\nyi inputs have to be driven only by the eight bits of A, the ninth input y8 is connected to a\\nconstant 0.\\nThis approach is straightforward, but not very efcient. Because 3A = 2A+A, we can\\nobserve that 2A can be generated by shifting the bits of A one bit-position to the left, which\\ngives the bit pattern a7a6a5a4a3a2a1a00. According to equation 5.1, this pattern is equal\\nto 2A. Then a single ripple-carry adder sufces for implementing 3A, as shown in Figure\\n5.7b. This is essentially the same circuit as the second adder in part (a) of the gure. Note\\nthat the input x0 is connected to a constant 0. Note also that in the second adder in part (a)\\nthe value of x0 is always 0, even though it is driven by the least-signicant bit, s0, of the\\nsum of the rst adder. Because x0 = y0 = a0 in the rst adder, the sum bit s0 will be 0,\\nwhether a0 is 0 or 1.\\n5.3\\nSigned Numbers\\nIn the decimal system the sign of a number is indicated by a + or  symbol to the left\\nof the most-signicant digit. In the binary system the sign of a number is denoted by the\\nleft-most bit. For a positive number the left-most bit is equal to 0, and for a negative number\\nit is equal to 1. Therefore, in signed numbers the left-most bit represents the sign, and the\\nremaining n  1 bits represent the magnitude, as illustrated in Figure 5.8. It is important to\\nnote the difference in the location of the most-signicant bit (MSB). In unsigned numbers\\nall bits represent the magnitude of a number; hence all n bits are signicant in dening the\\nmagnitude. Therefore, the MSB is the left-most bit, bn1. In signed numbers there are n1\\nsignicant bits, and the MSB is in bit position bn2.\\n5.3.1\\nNegative Numbers\\nPositive numbers are represented using the positional number representation as explained\\nin the previous section. Negative numbers can be represented in three different ways:\\nsign-and-magnitude, 1s complement, and 2s complement.\\n5.3\\nSigned Numbers\\n259\\nx7\\nx0\\ny7\\ny0\\nx7\\nx0\\ny8\\ny0\\ny7\\nx8\\ns0\\ns7\\nc7\\n0\\ns0\\ns8\\nc8\\nP9\\nP8\\nP0\\nP\\n3A\\n=\\n:\\nx1 x0\\ny8\\ny0\\ny7\\nx8\\ns0\\ns8\\nc8\\n0\\n0\\na7\\nA :\\nP9\\nP8\\nP0\\nP\\n3A\\n=\\n:\\n(a) Naive approach\\n(b) Efficient design\\na0\\na7\\nA :\\na0\\nFigure 5.7\\nCircuit that multiplies an eight-bit unsigned number by 3.\\n260\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nbn\\n1\\n\\nb1\\nb0\\nMagnitude\\nMSB\\n(a) Unsigned number\\nbn\\n1\\n\\nb1\\nb0\\nMagnitude\\nSign\\n(b) Signed number\\nbn\\n2\\n\\n0 denotes\\n1 denotes\\n+\\n\\nMSB\\nFigure 5.8\\nFormats for representation of integers.\\nSign-and-Magnitude Representation\\nIn the familiar decimal representation, the magnitude of both positive and negative\\nnumbers is expressed in the same way. The sign symbol distinguishes a number as being\\npositive or negative. This scheme is called the sign-and-magnitude number representation.\\nThe same scheme can be used with binary numbers in which case the sign bit is 0 or 1\\nfor positive or negative numbers, respectively. For example, if we use four-bit numbers,\\nthen +5 = 0101 and 5 = 1101. Because of its similarity to decimal sign-and-magnitude\\nnumbers, this representation is easy to understand. However, as we will see shortly, this\\nrepresentation is not well suited for use in computers. More suitable representations are\\nbased on complementary systems, explained below.\\n1s Complement Representation\\nIn a complementary number system, the negative numbers are dened according to a\\nsubtraction operation involving positive numbers. We will consider two schemes for binary\\nnumbers: the 1s complement and the 2s complement. In the 1s complement scheme, an\\nn-bit negative number, K, is obtained by subtracting its equivalent positive number, P, from\\n2n  1; that is, K = (2n  1)  P. For example, if n = 4, then K = (24  1)  P =\\n(15)10P = (1111)2P. Ifweconvert+5toanegative, weget5 = 11110101 = 1010.\\nSimilarly, +3 = 0011 and 3 = 1111  0011 = 1100. Clearly, the 1s complement can be\\n5.3\\nSigned Numbers\\n261\\nobtained simply by complementing each bit of the number, including the sign bit. While 1s\\ncomplement numbers are easy to derive, they have some drawbacks when used in arithmetic\\noperations, as we will see in the next section.\\n2s Complement Representation\\nIn the 2s complement scheme, a negative number, K, is obtained by subtracting its\\nequivalent positive number, P, from 2n; namely, K = 2n  P. Using our four-bit example,\\n5 = 10000  0101 = 1011, and 3 = 10000  0011 = 1101. Finding 2s complements\\nin this manner requires performing a subtraction operation that involves borrows. However,\\nwe can observe that if K1 is the 1s complement of P and K2 is the 2s complement of P,\\nthen\\nK1 = (2n  1)  P\\nK2 = 2n  P\\nIt follows that K2 = K1 + 1. Thus a simpler way of nding a 2s complement of a number\\nis to add 1 to its 1s complement because nding a 1s complement is trivial. This is how\\n2s complement numbers are obtained in logic circuits that perform arithmetic operations.\\nThe reader will need to develop an ability to nd 2s complement numbers quickly.\\nThere is a simple rule that can be used for this purpose.\\nRule for Finding 2s Complements\\nGiven a signed number, B = bn1bn2    b1b0, its\\n2s complement, K = kn1kn2    k1k0, can be found by examining the bits of B from right\\nto left and taking the following action: copy all bits of B that are 0 and the rst bit that is\\n1; then simply complement the rest of the bits.\\nFor example, if B = 0110, then we copy k0 = b0 = 0 and k1 = b1 = 1, and comple-\\nment the rest so that k2 = b2 = 0 and k3 = b3 = 1. Hence K = 1010. As another example,\\nif B = 10110100, then K = 01001100. We leave the proof of this rule as an exercise for\\nthe reader.\\nTable 5.1 illustrates the interpretation of all 16 four-bit patterns in the three signed-\\nnumber representations that we have considered. Note that for both sign-and-magnitude\\nrepresentation and for 1s complement representation there are two patterns that represent\\nthe value zero. For 2s complement there is only one such pattern. Also, observe that the\\nrange of numbers that can be represented with four bits in 2s complement form is 8 to\\n+7, while in the other two representations it is 7 to +7.\\nUsing 2s-complement representation, an n-bit number B = bn1bn2    b1b0 repre-\\nsents the value\\nV(B) = (bn1  2n1) + bn2  2n2 +    + b1  21 + b0  20\\n[5.2]\\nThus the largest negative number, 100 . . . 00, has the value 2n1. The largest positive\\nnumber, 011 . . . 11, has the value 2n1  1.\\n262\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nTable 5.1\\nInterpretation of four-bit signed integers.\\nSign and\\nb3b2b1b0\\nmagnitude\\n1s complement\\n2s complement\\n0111\\n+7\\n+7\\n+7\\n0110\\n+6\\n+6\\n+6\\n0101\\n+5\\n+5\\n+5\\n0100\\n+4\\n+4\\n+4\\n0011\\n+3\\n+3\\n+3\\n0010\\n+2\\n+2\\n+2\\n0001\\n+1\\n+1\\n+1\\n0000\\n+0\\n+0\\n+0\\n1000\\n0\\n7\\n8\\n1001\\n1\\n6\\n7\\n1010\\n2\\n5\\n6\\n1011\\n3\\n4\\n5\\n1100\\n4\\n3\\n4\\n1101\\n5\\n2\\n3\\n1110\\n6\\n1\\n2\\n1111\\n7\\n0\\n1\\n5.3.2\\nAddition and Subtraction\\nTo assess the suitability of different number representations, it is necessary to investigate\\ntheir use in arithmetic operationsparticularly in addition and subtraction. We can illustrate\\nthe good and bad aspects of each representation by considering very small numbers. We will\\nuse four-bit numbers, consisting of a sign bit and three signicant bits. Thus the numbers\\nhave to be small enough so that the magnitude of their sum can be expressed in three bits,\\nwhich means that the sum cannot exceed the value 7.\\nAddition of positive numbers is the same for all three number representations. It is\\nactually the same as the addition of unsigned numbers discussed in section 5.2. But there\\nare signicant differences when negative numbers are involved. The difculties that arise\\nbecome apparent if we consider operands with different combinations of signs.\\nSign-and-Magnitude Addition\\nIf both operands have the same sign, then the addition of sign-and-magnitude numbers\\nis simple. The magnitudes are added, and the resulting sum is given the sign of the operands.\\nHowever, if the operands have opposite signs, the task becomes more complicated. Then\\nit is necessary to subtract the smaller number from the larger one. This means that logic\\ncircuits that compare and subtract numbers are also needed. We will see shortly that it\\nis possible to perform subtraction without the need for this circuitry. For this reason, the\\nsign-and-magnitude representation is not used in computers.\\n5.3\\nSigned Numbers\\n263\\n1s Complement Addition\\nAn obvious advantage of the 1s complement representation is that a negative number\\nis generated simply by complementing all bits of the corresponding positive number. Figure\\n5.9 shows what happens when two numbers are added. There are four cases to consider\\nin terms of different combinations of signs. As seen in the top half of the gure, the\\ncomputation of 5 + 2 = 7 and (5) + 2 = (3) is straightforward; a simple addition of\\nthe operands gives the correct result. Such is not the case with the other two possibilities.\\nComputing 5 + (2) = 3 produces the bit vector 10010. Because we are dealing with\\nfour-bit numbers, there is a carry-out from the sign-bit position. Also, the four bits of the\\nresult represent the number 2 rather than 3, which is a wrong result. Interestingly, if we\\ntake the carry-out from the sign-bit position and add it to the result in the least-signicant\\nbit position, the new result is the correct sum of 3. This correction is indicated in blue in\\nthe gure. A similar situation arises when adding (5) + (2) = (7). After the initial\\naddition the result is wrong because the four bits of the sum are 0111, which represents +7\\nrather than 7. But again, there is a carry-out from the sign-bit position, which can be used\\nto correct the result by adding it in the LSB position, as shown in Figure 5.9.\\nThe conclusion from these examples is that the addition of 1s complement numbers\\nmay or may not be simple. In some cases a correction is needed, which amounts to an extra\\naddition that must be performed. Consequently, the time needed to add two 1s complement\\nnumbers may be twice as long as the time needed to add two unsigned numbers.\\n2s Complement Addition\\nConsider the same combinations of numbers as used in the 1s complement example.\\nFigure 5.10 indicates how the addition is performed using 2s complement numbers. Adding\\n5 + 2 = 7 and (5) + 2 = (3) is straightforward. The computation 5 + (2) = 3\\ngenerates the correct four bits of the result, namely 0011. There is a carry-out from the\\nsign-bit position, which we can simply ignore. The fourth case is (5) + (2) = (7).\\nAgain, the four bits of the result, 1001, give the correct sum (7). In this case also, the\\ncarry-out from the sign-bit position can be ignored.\\n+\\n+\\n1 1 0 0\\n1 0 1 0\\n0 0 1 0\\n0 1 1 1\\n0 1 0 1\\n0 0 1 0\\n+\\n+\\n0 1 1 1\\n1 0 1 0\\n1 1 0 1\\n0 0 1 0\\n0 1 0 1\\n1 1 0 1\\n1\\n1\\n0 0 1 1\\n1\\n1\\n1 0 0 0\\n2\\n+\\n(\\n)\\n5\\n\\n(\\n)\\n3\\n\\n(\\n)\\n+\\n5\\n\\n(\\n)\\n7\\n\\n(\\n)\\n+\\n2\\n\\n(\\n)\\n5\\n+\\n(\\n)\\n2\\n+\\n(\\n)\\n7\\n+\\n(\\n)\\n+\\n5\\n+\\n(\\n)\\n3\\n+\\n(\\n)\\n+\\n2\\n\\n(\\n)\\nFigure 5.9\\nExamples of 1s complement addition.\\n264\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n+\\n+\\n1 1 0 1\\n1 0 1 1\\n0 0 1 0\\n0 1 1 1\\n0 1 0 1\\n0 0 1 0\\n+\\n+\\n1 0 0 1\\n1 0 1 1\\n1 1 1 0\\n0 0 1 1\\n0 1 0 1\\n1 1 1 0\\n1\\n1\\nignore\\nignore\\n5\\n+\\n(\\n)\\n2\\n+\\n(\\n)\\n7\\n+\\n(\\n)\\n+\\n5\\n+\\n(\\n)\\n3\\n+\\n(\\n)\\n+\\n2\\n\\n(\\n)\\n2\\n+\\n(\\n)\\n5\\n\\n(\\n)\\n3\\n\\n(\\n)\\n+\\n5\\n\\n(\\n)\\n7\\n\\n(\\n)\\n+\\n2\\n\\n(\\n)\\nFigure 5.10\\nExamples of 2s complement addition.\\nAs illustrated by these examples, the addition of 2s complement numbers is very\\nsimple. When the numbers are added, the result is always correct. If there is a carry-out\\nfrom the sign-bit position, it is simply ignored. Therefore, the addition process is the same,\\nregardless of the signs of the operands. It can be performed by an adder circuit, such as\\nthe one shown in Figure 5.6. Hence the 2s complement notation is highly suitable for\\nthe implementation of addition operations. We will now consider its use in subtraction\\noperations.\\n2s Complement Subtraction\\nThe easiest way of performing subtraction is to negate the subtrahend and add it to\\nthe minuend. This is done by nding the 2s complement of the subtrahend and then\\nperforming the addition. Figure 5.11 illustrates the process. The operation 5  (+2) = 3\\ninvolves nding the 2s complement of +2, which is 1110. When this number is added to\\n0101, the result is 0011 = (+3) and a carry-out from the sign-bit position occurs, which is\\nignored. A similar situation arises for (5)  (+2) = (7). In the remaining two cases\\nthere is no carry-out, and the result is correct.\\nAs a graphical aid to visualize the addition and subtraction examples in Figures 5.10\\nand 5.11, we can place all possible four-bit patterns on a modulo-16 circle given in Figure\\n5.12. If these bit patterns represented unsigned integers, they would be numbers 0 to 15. If\\nthey represent 2s-complement integers, then the numbers range from 8 to +7, as shown.\\nThe addition operation is done by stepping in the clockwise direction by the magnitude of\\nthe number to be added. For example, 5 + 2 is determined by starting at 1011 (= 5)\\nand moving clockwise two steps, giving the result 1101 (= 3). Subtraction is performed\\nby stepping in the counterclockwise direction. For example, 5  (+2) is determined by\\nstarting at 1011 and moving counterclockwise two steps, which gives 1001 (= 7).\\nThe key conclusion of this section is that the subtraction operation can be realized as\\nthe addition operation, using a 2s complement of the subtrahend, regardless of the signs of\\n5.3\\nSigned Numbers\\n265\\n\\n0 1 0 1\\n0 0 1 0\\n5\\n+\\n(\\n)\\n2\\n+\\n(\\n)\\n3\\n+\\n(\\n)\\n\\n1\\nignore\\n+\\n0 0 1 1\\n0 1 0 1\\n1 1 1 0\\n\\n1 0 1 1\\n0 0 1 0\\n\\n1\\nignore\\n+\\n1 0 0 1\\n1 0 1 1\\n1 1 1 0\\n\\n0 1 0 1\\n1 1 1 0\\n5\\n+\\n(\\n)\\n7\\n+\\n(\\n)\\n\\n+\\n0 1 1 1\\n0 1 0 1\\n0 0 1 0\\n5\\n\\n(\\n)\\n7\\n\\n(\\n)\\n2\\n+\\n(\\n)\\n2\\n\\n(\\n)\\n\\n1 0 1 1\\n1 1 1 0\\n\\n+\\n1 1 0 1\\n1 0 1 1\\n0 0 1 0\\n2\\n\\n(\\n)\\n5\\n\\n(\\n)\\n3\\n\\n(\\n)\\nFigure 5.11\\nExamples of 2s complement subtraction.\\n0000\\n0001\\n0010\\n0011\\n0100\\n0101\\n0110\\n0111\\n1000\\n1001\\n1010\\n1011\\n1100\\n1101\\n1110\\n1111\\n1\\n+\\n1\\n\\n2\\n+\\n3\\n+\\n4\\n+\\n5\\n+\\n6\\n+\\n7\\n+\\n2\\n\\n3\\n\\n4\\n\\n5\\n\\n6\\n\\n7\\n\\n8\\n\\n0\\nFigure 5.12\\nGraphical interpretation of four-bit 2s complement\\nnumbers.\\n266\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nthe two operands. Therefore, it should be possible to use the same adder circuit to perform\\nboth addition and subtraction.\\n5.3.3\\nAdder and Subtractor Unit\\nThe only difference between performing addition and subtraction is that for subtraction it\\nis necessary to use the 2s complement of one operand. Let X and Y be the two operands,\\nsuch that Y serves as the subtrahend in subtraction. From section 5.3.1 we know that a\\n2s complement can be obtained by adding 1 to the 1s complement of Y. Adding 1 in the\\nleast-signicant bit position can be accomplished simply by setting the carry-in bit c0 to 1.\\nA1s complement of a number is obtained by complementing each of its bits. This could be\\ndone with NOT gates, but we need a more exible circuit where we can use the true value\\nof Y for addition and its complement for subtraction.\\nIn section 5.2 we explained that two-input XOR gates can be used to choose between\\ntrue and complemented versions of an input value, under the control of the other input. This\\nidea can be applied in the design of the adder/subtractor unit as follows. Assume that there\\nexists a control signal that chooses whether addition or subtraction is to be performed. Let\\nthis signal be called Add/Sub. Also, let its value be 0 for addition and 1 for subtraction. To\\nindicate this fact, we placed a bar over Add. This is a commonly used convention, where\\na bar over a name means that the action specied by the name is to be taken if the control\\nsignal has the value 0. Now let each bit of Y be connected to one input of an XOR gate,\\nwith the other input connected to Add/Sub. The outputs of the XOR gates represent Y if\\nAdd/Sub = 0, and they represent the 1s complement of Y if Add/Sub = 1. This leads\\nto the circuit in Figure 5.13. The main part of the circuit is an n-bit adder, which can be\\nimplemented using the ripple-carry structure of Figure 5.6. Note that the control signal\\ns0\\ns1\\nsn\\n1\\n\\nx0\\nx1\\nxn\\n1\\n\\ncn\\nn-bit adder\\ny0\\ny1\\nyn\\n1\\n\\nc0\\nAdd  Sub\\ncontrol\\nFigure 5.13\\nAdder/subtractor unit.\\n5.3\\nSigned Numbers\\n267\\nAdd/Sub is also connected to the carry-in c0. This makes c0 = 1 when subtraction is to be\\nperformed, thus adding the 1 that is needed to form the 2s complement of Y. When the\\naddition operation is performed, we will have c0 = 0.\\nThe combined adder/subtractor unit is a good example of an important concept in the\\ndesign of logic circuits. It is useful to design circuits to be as exible as possible and to\\nexploit common portions of circuits for as many tasks as possible. This approach minimizes\\nthe number of gates needed to implement such circuits, and it reduces the wiring complexity\\nsubstantially.\\n5.3.4\\nRadix-Complement Schemes\\nThe idea of performing a subtraction operation by addition of a complement of the sub-\\ntrahend is not restricted to binary numbers. We can gain some insight into the workings\\nof the 2s complement scheme by considering its counterpart in the decimal number sys-\\ntem. Consider the subtraction of two-digit decimal numbers. Computing a result such as\\n7433 = 41 is simple because each digit of the subtrahend is smaller than the correspond-\\ning digit of the minuend; therefore, no borrow is needed in the computation. But computing\\n7436 = 38 is not as simple because a borrow is needed in subtracting the least-signicant\\ndigit. If a borrow occurs, the computation becomes more complicated.\\nSuppose that we restructure the required computation as follows\\n74  36 = 74 + 100  100  36\\n= 74 + (100  36)  100\\nNow two subtractions are needed. Subtracting 36 from 100 still involves borrows. But\\nnoting that 100 = 99 + 1, these borrows can be avoided by writing\\n74  36 = 74 + (99 + 1  36)  100\\n= 74 + (99  36) + 1  100\\nThe subtraction in parentheses does not require borrows; it is performed by subtracting each\\ndigit of the subtrahend from 9. We can see a direct correlation between this expression and\\nthe one used for 2s complement, as reected in the circuit in Figure 5.13. The operation\\n(99  36) is analogous to complementing the subtrahend Y to nd its 1s complement,\\nwhich is the same as subtracting each bit from 1. Using decimal numbers, we nd the 9s\\ncomplement of the subtrahend by subtracting each digit from 9. In Figure 5.13 we add\\nthe carry-in of 1 to form the 2s complement of Y. In our decimal example we perform\\n(99  36)+1 = 64. Here 64 is the 10s complement of 36. For an n-digit decimal number,\\nN, its 10s complement, K10, is dened as K10 = 10n  N, while its 9s complement, K9, is\\nK9 = (10n  1)  N.\\nThus the required subtraction (74  36) can be performed by addition of the 10s\\ncomplement of the subtrahend, as in\\n74  36 = 74 + 64  100\\n= 138  100\\n= 38\\n268\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nThe subtraction 138  100 is trivial because it means that the leading digit in 138 is simply\\ndeleted. This is analogous to ignoring the carry-out from the circuit in Figure 5.13, as\\ndiscussed for the subtraction examples in Figure 5.11.\\nExample 5.1\\nSuppose that A and B are n-digit decimal numbers. Using the above 10s-complement\\napproach, B can be subtracted from A as follows:\\nA  B = A + (10n  B)  10n\\nIf A  B, then the operation A + (10n  B) produces a carry-out of 1. This carry is equiva-\\nlent to 10n; hence it can be simply ignored.\\nBut if A < B, then the operation A+(10n B) produces a carry-out of 0. Let the result\\nobtained be M , so that\\nA  B = M  10n\\nWe can rewrite this as\\n10n  (B  A) = M\\nThe left side of this equation is the 10s complement of (B  A). The 10s complement of\\na positive number represents a negative number that has the same magnitude. Hence M\\ncorrectly represents the negative value obtained from the computation A  B when A < B.\\nThis concept is illustrated in the examples that follow.\\nExample 5.2\\nWhen dealing with binary signed numbers we use 0 in the left-most bit position to denote\\na positive number and 1 to denote a negative number. If we wanted to build hardware that\\noperates on signed decimal numbers, we could use a similar approach. Let 0 in the left-most\\ndigit position denote a positive number and let 9 denote a negative number. Note that 9 is\\nthe 9s complement of 0 in the decimal system, just as 1 is the 1s complement of 0 in the\\nbinary system.\\nThus, using three-digit signed numbers, A = 045 and B = 027 are positive numbers\\nwith magnitudes 45 and 27, respectively. The number B can be subtracted from A as follows\\nA  B = 045  027\\n= 045 + 1000  1000  027\\n= 045 + (999  027) + 1  1000\\n= 045 + 972 + 1  1000\\n= 1018  1000\\n= 018\\nThis gives the correct answer of +18.\\nNext consider the case where the minuend has lower value than the subtrahend. This\\nis illustrated by the computation\\nB  A = 027  045\\n= 027 + 1000  1000  045\\n5.3\\nSigned Numbers\\n269\\n= 027 + (999  045) + 1  1000\\n= 027 + 954 + 1  1000\\n= 982  1000\\nFrom this expression it appears that we still need to perform the subtraction 982  1000.\\nBut as seen in Example 5.1, this can be rewritten as\\n982 = 1000 + B  A\\n= 1000  (A  B)\\nTherefore, 982 is the negative number that results when forming the 10s complement of\\n(AB). From the previous computation we know that (AB) = 018, which denotes +18.\\nThus the signed number 982 is the 10s complement representation of 18, which is the\\nrequired result.\\nExample 5.3\\nLet C = 955 and D = 973; hence the values of C and D are 45 and 27, respectively.\\nThe number D can be subtracted from C as follows\\nC  D = 955  973\\n= 955 + 1000  1000  973\\n= 955 + (999  973) + 1  1000\\n= 955 + 026 + 1  1000\\n= 982  1000\\nThe number 982 is the 10s complement representation of 18, which is the correct result.\\nConsider now the case D  A, where D = 973 and A = 045:\\nD  A = 973  045\\n= 973 + 1000  1000  045\\n= 973 + (999  045) + 1  1000\\n= 973 + 954 + 1  1000\\n= 1928  1000\\n= 928\\nThe result 928 is the 10s complement representation of 72.\\nThese examples illustrate that signed numbers can be subtracted without using a sub-\\ntraction operation that involves borrows. The only subtraction needed is in forming the\\n9s complement of the subtrahend, in which case each digit is simply subtracted from 9.\\nThus a circuit that forms the 9s complement, combined with a normal adder circuit, will\\nsufce for both addition and subtraction of decimal signed numbers. A key point is that the\\nhardware needs to deal only with n digits if n-digit numbers are used. Any carry that may\\nbe generated from the left-most digit position is simply ignored.\\n270\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nThe concept of subtracting a number by adding its radix-complement is general. If\\nthe radix is r, then the rs complement, Kr, of an n-digit number, N, is determined as\\nKr = rn  N. The (r  1)s complement, Kr1, is dened as Kr1 = (rn  1)  N; it\\nis computed simply by subtracting each digit of N from the value (r  1). The (r  1)s\\ncomplement is referred to as the diminished-radix complement. Circuits for forming the\\n(r 1)s complements are simpler than those for general subtraction that involves borrows.\\nThe circuits are particularly simple in the binary case, where the 1s complement requires\\njust inverting each bit.\\nExample 5.4\\nIn Figure 5.11 we illustrated the subtraction operation on binary numbers given in 2s-\\ncomplement representation. Consider the computation (+5)  (+2) = (+3), using the\\napproach discussed above. Each number is represented by a four-bit pattern. The value 24\\nis represented as 10000. Then\\n0101  0010 = 0101 + (10000  0010)  10000\\n= 0101 + (1111  0010) + 1  10000\\n= 0101 + 1101 + 1  10000\\n= 10011  10000\\n= 0011\\nBecause 5 > 2, there is a carry from the fourth bit position. It represents the value 24,\\ndenoted by the pattern 10000.\\nExample 5.5\\nConsider now the computation (+2)  (+5) = (3), which gives\\n0010  0101 = 0010 + (10000  0101)  10000\\n= 0010 + (1111  0101) + 1  10000\\n= 0010 + 1010 + 1  10000\\n= 1101  10000\\nBecause 2 < 5, there is no carry from the fourth bit position. The answer, 1101, is the\\n2s-complement representation of 3. Note that\\n1101 = 10000 + 0010  0101\\n= 10000  (0101  0010)\\n= 10000  0011\\nindicating that 1101 is the 2s complement of 0011 (+3).\\n5.3\\nSigned Numbers\\n271\\nExample 5.6\\nFinally, consider the case where the subtrahend is a negative number. The computation\\n(+5)  (2) = (+7) is done as follows\\n0101  1110 = 0101 + (10000  1110)  10000\\n= 0101 + (1111  1110) + 1  10000\\n= 0101 + 0001 + 1  10000\\n= 0111  10000\\nWhile 5 > (2), the pattern 1110 is greater than the pattern 0101 when the patterns are\\ntreated as unsigned numbers. Therefore, there is no carry from the fourth bit position. The\\nanswer 0111 is the 2s complement representation of +7. Note that\\n0111 = 10000 + 0101  1110\\n= 10000  (1110  0101)\\n= 10000  1001\\nand 1001 represents 7.\\n5.3.5\\nArithmetic Overow\\nThe result of addition or subtraction is supposed to t within the signicant bits used to\\nrepresent the numbers. If n bits are used to represent signed numbers, then the result must\\nbe in the range 2n1 to 2n1  1. If the result does not t in this range, then we say that\\narithmetic overow has occurred. To ensure the correct operation of an arithmetic circuit,\\nit is important to be able to detect the occurrence of overow.\\nFigure 5.14 presents the four cases where 2s-complement numbers with magnitudes\\nof 7 and 2 are added. Because we are using four-bit numbers, there are three signicant bits,\\n+\\n+\\n1 0 1 1\\n1 0 0 1\\n0 0 1 0\\n1 0 0 1\\n0 1 1 1\\n0 0 1 0\\n7\\n+\\n(\\n)\\n2\\n+\\n(\\n)\\n9\\n+\\n(\\n)\\n+\\n+\\n+\\n0 1 1 1\\n1 0 0 1\\n1 1 1 0\\n0 1 0 1\\n0 1 1 1\\n1 1 1 0\\n7\\n+\\n(\\n)\\n5\\n+\\n(\\n)\\n+\\n2\\n\\n(\\n)\\n1\\n1\\nc4\\n0\\n=\\nc3\\n1\\n=\\nc4\\n0\\n=\\nc3\\n0\\n=\\nc4\\n1\\n=\\nc3\\n1\\n=\\nc4\\n1\\n=\\nc3\\n0\\n=\\n2\\n+\\n(\\n)\\n7\\n\\n(\\n)\\n5\\n\\n(\\n)\\n+\\n7\\n\\n(\\n)\\n9\\n\\n(\\n)\\n+\\n2\\n\\n(\\n)\\nFigure 5.14\\nExamples for determination of overow.\\n272\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nb20. When the numbers have opposite signs, there is no overow. But if both numbers\\nhave the same sign, the magnitude of the result is 9, which cannot be represented with just\\nthree signicant bits; therefore, overow occurs. The key to determining whether overow\\noccurs is the carry-out from the MSB position, called c3 in the gure, and from the sign-bit\\nposition, called c4. The gure indicates that overow occurs when these carry-outs have\\ndifferent values, and a correct sum is produced when they have the same value. Indeed, this\\nis true in general for both addition and subtraction of 2s-complement numbers. As a quick\\ncheck of this statement, consider the examples in Figure 5.10 where the numbers are small\\nenough so that overow does not occur in any case. In the top two examples in the gure,\\nthere is a carry-out of 0 from both sign and MSB positions. In the bottom two examples,\\nthere is a carry-out of 1 from both positions. Therefore, for the examples in Figures 5.10\\nand 5.14, the occurrence of overow is detected by\\nOverow = c3c4 + c3c4\\n= c3  c4\\nFor n-bit numbers we have\\nOverow = cn1  cn\\nThus the circuit in Figure 5.13 can be modied to include overow checking with the\\naddition of one XOR gate.\\n5.3.6\\nPerformance Issues\\nWhen buying a digital system, such as a computer, the buyer pays particular attention to\\nthe performance that the system is expected to provide and to the cost of acquiring the\\nsystem. Superior performance usually comes at a higher cost. However, a large increase in\\nperformance can often be achieved at a modest increase in cost. Acommonly used indicator\\nof the value of a system is its price/performance ratio.\\nThe addition and subtraction of numbers are fundamental operations that are performed\\nfrequently in the course of a computation. The speed with which these operations are\\nperformed has a strong impact on the overall performance of a computer. In light of this,\\nlet us take a closer look at the speed of the adder/subtractor unit in Figure 5.13. We are\\ninterested in the largest delay from the time the operands X and Y are presented as inputs,\\nuntil the time all bits of the sum S and the nal carry-out, cn, are valid. Most of this delay\\nis caused by the n-bit adder circuit. Assume that the adder is implemented using the ripple-\\ncarry structure in Figure 5.6 and that each full-adder stage is the circuit in Figure 5.4c. The\\ndelay for the carry-out signal in this circuit, t, is equal to two gate delays. From section\\n5.2.2 we know that the nal result of the addition will be valid after a delay of nt, which\\nis equal to 2n gate delays. In addition to the delay in the ripple-carry path, there is also a\\ndelay in the XOR gates that feed either the true or complemented value of Y to the adder\\ninputs. If this delay is equal to one gate delay, then the total delay of the circuit in Figure\\n5.13 is 2n + 1 gate delays. For a large n, say n = 32 or n = 64, the delay would lead to\\nunacceptably poor performance. Therefore, it is important to nd faster circuits to perform\\naddition.\\n5.4\\nFast Adders\\n273\\nThe speed of any circuit is limited by the longest delay along the paths through the\\ncircuit. In the case of the circuit in Figure 5.13, the longest delay is along the path from\\nthe yi input, through the XOR gate and through the carry circuit of each adder stage. The\\nlongest delay is often referred to as the critical-path delay, and the path that causes this\\ndelay is called the critical path.\\n5.4\\nFast Adders\\nThe performance of a large digital system is dependent on the speed of circuits that form\\nits various functional units. Obviously, better performance can be achieved using faster\\ncircuits. This can be accomplished by using superior (usually newer) technology in which\\nthe delays in basic gates are reduced. But it can also be accomplished by changing the overall\\nstructure of a functional unit, which may lead to even more impressive improvement. In\\nthis section we will discuss an alternative for implementation of an n-bit adder, which\\nsubstantially reduces the time needed to add numbers.\\n5.4.1\\nCarry-Lookahead Adder\\nTo reduce the delay caused by the effect of carry propagation through the ripple-carry adder,\\nwe can attempt to evaluate quickly for each stage whether the carry-in from the previous\\nstage will have a value 0 or 1. If a correct evaluation can be made in a relatively short time,\\nthen the performance of the complete adder will be improved.\\nFrom Figure 5.4b the carry-out function for stage i can be realized as\\nci+1 = xiyi + xici + yici\\nIf we factor this expression as\\nci+1 = xiyi + (xi + yi)ci\\nthen it can be written as\\nci+1 = gi + pici\\n[5.3]\\nwhere\\ngi = xiyi\\npi = xi + yi\\nThe function gi is equal to 1 when both inputs xi and yi are equal to 1, regardless of the value\\nof the incoming carry to this stage, ci. Since in this case stage i is guaranteed to generate\\na carry-out, g is called the generate function. The function pi is equal to 1 when at least\\none of the inputs xi and yi is equal to 1. In this case a carry-out is produced if ci = 1. The\\neffect is that the carry-in of 1 is propagated through stage i; hence pi is called the propagate\\nfunction.\\n274\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nExpanding the expression 5.3 in terms of stage i  1 gives\\nci+1 = gi + pi(gi1 + pi1ci1)\\n= gi + pigi1 + pipi1ci1\\nThe same expansion for other stages, ending with stage 0, gives\\nci+1 = gi + pigi1 + pipi1gi2 +    + pipi1    p2p1g0 + pipi1    p1p0c0\\n[5.4]\\nThis expression represents a two-level AND-OR circuit in which ci+1 is evaluated very\\nquickly. An adder based on this expression is called a carry-lookahead adder.\\nTo appreciate the physical meaning of expression 5.4, it is instructive to consider its\\neffect on the construction of a fast adder in comparison with the details of the ripple-\\ncarry adder. We will do so by examining the detailed structure of the two stages that add\\nthe least-signicant bits, namely, stages 0 and 1. Figure 5.15 shows the rst two stages\\nof a ripple-carry adder in which the carry-out functions are implemented as indicated in\\nexpression 5.3. Each stage is essentially the circuit from Figure 5.4c except that an extra\\nx1\\ny1\\ng1\\np1\\ns1\\nStage 1\\nx0\\ny0\\ng0\\np0\\ns0\\nStage 0\\nc0\\nc1\\nc2\\nFigure 5.15\\nA ripple-carry adder based on expression 5.3.\\n5.4\\nFast Adders\\n275\\nOR gate is used (which produces the pi signal), instead of anAND gate because we factored\\nthe sum-of-products expression for ci+1.\\nThe slow speed of the ripple-carry adder is caused by the long path along which a carry\\nsignal must propagate. In Figure 5.15 the critical path is from inputs x0 and y0 to the output\\nc2. It passes through ve gates, as highlighted in blue. The path in other stages of an n-bit\\nadder is the same as in stage 1. Therefore, the total delay along the critical path is 2n + 1.\\nFigure 5.16 gives the rst two stages of the carry-lookahead adder, using expression\\n5.4 to implement the carry-out functions. Thus\\nc1 = g0 + p0c0\\nc2 = g1 + p1g0 + p1p0c0\\nx1\\ny1\\ng1\\np1\\ns1\\nx0\\ny0\\ns0\\nc2\\nx0\\ny0\\nc0\\nc1\\ng0\\np0\\nFigure 5.16\\nThe rst two stages of a carry-lookahead adder.\\n276\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nThe critical path for producing the c2 signal is highlighted in blue. In this circuit, c2 is\\nproduced just as quickly as c1, after a total of three gate delays. Extending the circuit to\\nn bits, the nal carry-out signal cn would also be produced after only three gate delays\\nbecause expression 5.4 is just a large two-level (AND-OR) circuit.\\nThe total delay in the n-bit carry-lookahead adder is four gate delays. The values of\\nall gi and pi signals are determined after one gate delay. It takes two more gate delays to\\nevaluate all carry signals. Finally, it takes one more gate delay (XOR) to generate all sum\\nbits. The key to the good performance of the adder is quick evaluation of carry signals.\\nThe complexity of an n-bit carry-lookahead adder increases rapidly as n becomes larger.\\nTo reduce the complexity, we can use a hierarchical approach in designing large adders.\\nSuppose that we want to design a 32-bit adder. We can divide this adder into 4 eight-bit\\nblocks, such that bits b70 are block 0, bits b158 are block 1, bits b2316 are block 2, and\\nbits b3124 are block 3. Then we can implement each block as an eight-bit carry-lookahead\\nadder. The carry-out signals from the four blocks are c8, c16, c24, and c32. Now we have two\\npossibilities. We can connect the four blocks as four stages in a ripple-carry adder. Thus\\nwhile carry-lookahead is used within each block, the carries ripple between the blocks. This\\ncircuit is illustrated in Figure 5.17.\\nInstead of using a ripple-carry approach between blocks, a faster circuit can be designed\\nin which a second-level carry-lookahead is performed to produce quickly the carry signals\\nbetween blocks. The structure of this hierarchical carry-lookahead adder is shown in\\nFigure 5.18. Each block in the top row includes an eight-bit carry-lookahead adder, based\\non generate signals, gi, and propagate signals, pi, for each stage in the block, as discussed\\nbefore. However, instead of producing a carry-out signal from the most-signicant bit of\\nthe block, each block produces generate and propagate signals for the entire block. Let\\nGj and Pj denote these signals for each block j. Now Gj and Pj can be used as inputs to\\na second-level carry-lookahead circuit, at the bottom of Figure 5.18, which evaluates all\\ncarries between blocks. We can derive the block generate and propagate signals for block\\n0 by examining the expression for c8\\nc8 = g7 + p7g6 + p7p6g5 + p7p6p5g4 + p7p6p5p4g3 + p7p6p5p4p3g2\\n+ p7p6p5p4p3p2g1 + p7p6p5p4p3p2p1g0 + p7p6p5p4p3p2p1p0c0\\nBlock\\nx31\\n24\\n\\nc32\\nc24\\ny31\\n24\\n\\ns31\\n24\\n\\nx15\\n8\\n\\nc16\\ny15\\n8\\n\\ns15\\n8\\n\\nc8\\nx7\\n0\\n\\ny7\\n0\\n\\ns7\\n0\\n\\nc0\\n3\\nBlock\\n1\\nBlock\\n0\\nFigure 5.17\\nA hierarchical carry-lookahead adder with ripple-carry between blocks.\\n5.4\\nFast Adders\\n277\\nBlock\\nx15\\n8\\n\\ny15\\n8\\n\\nx7\\n0\\n\\ny7\\n0\\n\\n3\\nBlock\\n1\\nBlock\\n0\\nSecond-level lookahead\\nc0\\ns7\\n0\\n\\nP0\\nG0\\nP1\\nG1\\nP3\\nG3\\ns15\\n8\\n\\ns31\\n24\\n\\nc8\\nc16\\nc32\\nx31\\n24\\n\\ny31\\n24\\n\\nc24\\nFigure 5.18\\nA hierarchical carry-lookahead adder.\\nThe last term in this expression species that, if all eight propagate functions are 1, then\\nthe carry-in c0 is propagated through the entire block. Hence\\nP0 = p7p6p5p4p3p2p1p0\\nThe rest of the terms in the expression for c8 represent all other cases when the block\\nproduces a carry-out. Thus\\nG0 = g7 + p7g6 + p7p6g5 +    + p7p6p5p4p3p2p1g0\\nThe expression for c8 in the hierarchical adder is given by\\nc8 = G0 + P0c0\\nFor block 1 the expressions for G1 and P1 have the same form as for G0 and P0 except that\\neach subscript i is replaced by i + 8. The expressions for G2, P2, G3, and P3 are derived in\\nthe same way. The expression for the carry-out of block 1, c16, is\\nc16 = G1 + P1c8\\n= G1 + P1G0 + P1P0c0\\nSimilarly, the expressions for c24 and c32 are\\nc24 = G2 + P2G1 + P2P1G0 + P2P1P0c0\\nc32 = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0c0\\n278\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nUsing this scheme, it takes two more gate delays to produce the carry signals c8, c16, and\\nc24 than the time needed to generate the Gj and Pj functions. Therefore, since Gj and Pj\\nrequire three gate delays, c8, c16, and c24 are available after ve gate delays. The time\\nneeded to add two 32-bit numbers involves these ve gate delays plus two more to produce\\nthe internal carries in blocks 1, 2, and 3, plus one more gate delay (XOR) to generate each\\nsum bit. This gives a total of eight gate delays.\\nIn section 5.3.5 we determined that it takes 2n + 1 gate delays to add two numbers\\nusing a ripple-carry adder. For 32-bit numbers this implies 65 gate delays. It is clear that\\nthe carry-lookahead adder offers a large performance improvement. The trade-off is much\\ngreater complexity of the required circuit.\\nTechnology Considerations\\nThe preceding delay analysis assumes that gates with any number of inputs can be used.\\nWe know from Chapters 3 and 4 that the technology used to implement the gates limits the\\nfan-in to a rather small number of inputs. Therefore the reality of fan-in constraints must\\nbe taken into account. To illustrate this problem, consider the expressions for the rst eight\\ncarries:\\nc1 = g0 + p0c0\\nc2 = g1 + p1g0 + p1p0c0\\n...\\nc8 = g7 + p7g6 + p7p6g5 + p7p6p5g4 + p7p6p5p4g3 + p7p6p5p4p3g2\\n+ p7p6p5p4p3p2g1 + p7p6p5p4p3p2p1g0 + p7p6p5p4p3p2p1p0c0\\nSuppose that the maximum fan-in of the gates is four inputs. Then it is impossible to\\nimplement all of these expressions with a two-level AND-OR circuit. The biggest problem\\nis c8, where one of theAND gates requires nine inputs; moreover, the OR gate also requires\\nnine inputs. To meet the fan-in constraint, we can rewrite the expression for c8 as\\nc8 = (g7 + p7g6 + p7p6g5 + p7p6p5g4) + [( p7p6p5p4)(g3 + p3g2 + p3p2g1 + p3p2p1g0)]\\n+ ( p7p6p5p4)( p3p2p1p0)c0\\nTo implement this expression we need ten AND gates and three OR gates. The propagation\\ndelay in generating c8 consists of one gate delay to develop all gi and pi, two gate delays\\nto produce the sum-of-products terms in parentheses, one gate delay to form the product\\nterm in square brackets, and one delay for the nal ORing of terms. Hence c8 is valid after\\nve gate delays, rather than the three gates delays that would be needed without the fan-in\\nconstraint.\\nBecause fan-in limitations reduce the speed of the carry-lookahead adder, some devices\\nthat are characterized by low fan-in include dedicated circuitry for implementation of fast\\nadders. Examples of such devices include FPGAs whose logic blocks are based on lookup\\ntables.\\nBefore we leave the topic of the carry-lookahead adder, we should consider an alterna-\\ntive implementation of the structure in Figure 5.16. The same functionality can be achieved\\nby using the circuit in Figure 5.19. In this case stage 0 is implemented using the circuit of\\nFigure 5.5 in which 2 two-input XOR gates are used to generate the sum bit, rather than\\n5.4\\nFast Adders\\n279\\nx1\\ny1\\ng1\\np1\\ns1\\ns0\\nc2\\nx0\\ny0\\nc0\\nc1\\ng0\\np0\\nFigure 5.19\\nAn alternative design for a carry-lookahead adder.\\nhaving 1 three-input XOR gate. The output of the rst XOR gate can also serve as the\\npropagate signal p0. Thus the corresponding OR gate in Figure 5.16 is not needed. Stage\\n1 is constructed using the same approach.\\nThe circuits in Figures 5.16 and 5.19 require the same number of gates. But is one of\\nthem better in some way? The answer must be sought by considering the specic aspects of\\nthe technology that is used to implement the circuits. If a CPLD or an FPGAis used, such as\\nthose in Figures 3.33 and 3.39, then it does not matter which circuit is chosen. Athree-input\\nXOR function can be realized by one macrocell in the CPLD, using the sum-of-products\\nexpression\\nsi = xiyici + xiyici + xiyici + xiyici\\nbecause the macrocell allows for implementation of four product terms.\\n280\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nIn the FPGA any three-input function can be implemented in a single logic cell; hence\\nit is easy to realize a three-input XOR. However, suppose that we want to build a carry-\\nlookahead adder on a custom chip. If the XOR gate is constructed using the approach\\ndiscussed in section 3.9.1, then a three-input XOR would actually be implemented using 2\\ntwo-input XOR gates, as we have done for the sum bits in Figure 5.19. Therefore, if the\\nrst XOR gate realizes the function xi  yi, which is also the propagate function pi, then it\\nis obvious that the alternative in Figure 5.19 is more attractive. The important point of this\\ndiscussion is that optimization of logic circuits may depend on the target technology. The\\nCAD tools take this fact into account.\\nThe carry-lookahead adder is a well-known concept. There exist standard chips that\\nimplement a portion of the carry-lookahead circuitry. They are called carry-lookahead\\ngenerators. CAD tools often include predesigned subcircuits for adders, which designers\\ncan use to design larger units.\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\nIn this section we show how the arithmetic circuits can be designed by using CAD tools.\\nTwo different design methods are discussed: using schematic capture and using VHDL\\ncode.\\n5.5.1 DesignofArithmeticCircuitsUsing Schematic Capture\\nAn obvious way to design an arithmetic circuit via schematic capture is to draw a schematic\\nthat contains the necessary logic gates. For example, to create an n-bit adder, we could rst\\ndraw a schematic that represents a full-adder. Then an n-bit ripple-carry adder could be\\ncreated by drawing a higher-level schematic that connects together n instances of the full-\\nadder. A hierarchical schematic created in this manner would look like the circuit shown in\\nFigure 5.6. We could also use this methodology to create an adder/subtractor circuit, such\\nas the circuit depicted in Figure 5.13.\\nThe main problem with this approach is that it is cumbersome, especially when the\\nnumber of bits is large. This problem is even more apparent if we consider creating a\\nschematic for a carry-lookahead adder. As shown in section 5.4.1, the carry circuitry in\\neach stage of the carry-lookahead adder becomes increasingly more complex. Hence it is\\nnecessary to draw a separate schematic for each stage of the adder. A better approach for\\ncreating arithmetic circuits via schematic capture is to use predened subcircuits.\\nWe mentioned in section 2.9.1 that schematic capture tools provide a library of graphical\\nsymbols that represent basic logic gates. These gates are used to create schematics of\\nrelatively simple circuits. In addition to basic gates, most schematic capture tools also\\nprovide a library of commonly used circuits, such as adders. Each circuit is provided as a\\nmodule that can be imported into a schematic and used as part of a larger circuit. In some\\nCAD systems the modules are referred to as macrofunctions, or megafunctions.\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\n281\\nThere are two main types of macrofunctions: technology dependent and technology\\nindependent. A technology-dependent macrofunction is designed to suit a specic type\\nof chip. For example, in section 5.4.1 we described an expression for a carry-lookahead\\nadder that was designed to meet a fan-in constraint of four-input gates. A macrofunction\\nthat implements this expression would be technology specic. A technology-independent\\nmacrofunction can be implemented in any type of chip. A macrofunction for an adder\\nthat represents different circuits for different types of chips is a technology-independent\\nmacrofunction.\\nAgood example of a library of macrofunctions is the Library of Parameterized Modules\\n(LPM) that is included as part of the Quartus II CAD system. Each module in the library is\\ntechnology independent. Also, each module is parameterized, which means that it can be\\nused in a variety of ways. For example, the LPM library includes an n-bit adder module,\\nnamed lpm_add_sub.\\nA schematic illustrating the lpm_add_sub modules capability is given in Figure 5.20.\\nThe module has several associated parameters, which are congured by using the CAD\\ntools. The two most important parameters for the purposes of our discussion are named\\nLPM_WIDTH and LPM_REPRESENTATION. The LPM_WIDTH parameter species the\\nnumber of bits, n, in the adder. The LPM_REPRESENTATION parameter species whether\\nsigned or unsigned integers are used. This affects only the part of the module that determines\\nwhen arithmetic overow occurs. For the schematic shown, LPM_WIDTH = 16, and\\nsigned numbers are used. The module can perform addition or subtraction, determined by\\nthe input add_sub. Thus the module represents an adder/subtractor circuit, such as the one\\nshown in Figure 5.13.\\ndataa[15..0]\\ndatab[15..0]\\nresult[15..0]\\nLPM_ADD_SUB\\nX[15..0]\\nY[15..0]\\nOverow\\nCarryout\\nS[15..0]\\nAddSub\\nCarryin\\nadd_sub\\noverow\\ncout\\ncin\\nFigure 5.20\\nSchematic using an LPM adder/subtractor module.\\n282\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nThe numbers to be added by the lpm_add_sub module are connected to the terminals\\ncalled dataa [15..0] and datab [15..0]. The square brackets in these names mean that they\\nrepresent multibit numbers. In the schematic, we connected dataa and datab to the 16-bit\\ninput signals X [15..0] and Y [15..0]. The meaning of the syntax X [15..0] is that the signal\\nX represents 16 bits, named X [15], X [14], . . . , X [0]. The lpm_add_sub module produces\\nthe sum on the terminal called result [15..0], which we connected to the output S [15..0].\\nFigure 5.20 also shows that the LPM supports a carry-in input, as well as the carry-out and\\noverow outputs.\\nTo assess the effectiveness of the LPM, we congured the lpm_add_sub module to\\nrealize just a 16-bit adder that computes the sum, carry-out, and overow outputs; this\\nmeans that the add_sub and cin signals are not needed. We used CAD tools to implement\\nthis circuit in an FPGA chip, and simulated its performance. The resulting timing diagram\\nis shown in Figure 5.21, which is a screen capture of the timing simulator. The values of\\nthe 16-bit signals X, Y, and S are shown in the simulation output as hexadecimal numbers.\\nAt the beginning of the simulation, both X and Y are set to 0000. After 50 ns, Y is changed\\nto 0001 which causes S to change to 0001. The next change in the inputs occurs at 150 ns,\\nwhen X changes to 3FFF. To produce the new sum, which is 4000, the adder must wait for\\nits carry signals to ripple from the rst stage to the last stage. This is seen in the simulation\\noutput as a sequence of rapid changes in the value of S, eventually settling at the correct\\nsum. Observe that the simulators reference line, the heavy vertical line in the gure, shows\\nthat the correct sum is produced 160.93 ns from the start of the simulation. Because the\\nchange in inputs happened at 150 ns, the adder takes 160.93  150 = 10.93 ns to compute\\nthe sum. At 250 ns, X changes to 7FFF, which causes the sum to be 8000. This sum is\\ntoo large for a positive 16-bit signed number; hence Overow is set to 1 to indicate the\\narithmetic overow.\\nFigure 5.21\\nSimulation results for the LPM adder.\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\n283\\n5.5.2\\nDesign of Arithmetic Circuits Using VHDL\\nWe said in section 5.5.1 that an obvious way to create an n-bit adder is to draw a hierarchical\\nschematic that contains n full-adders. This approach can also be followed by using VHDL,\\nby rst creating a VHDL entity for a full-adder and then creating a higher-level entity that\\nuses four instances of the full-adder. As a rst attempt at designing arithmetic circuits by\\nusing VHDL, we will show how to write the hierarchical code for a ripple-carry adder.\\nThe complete code for a full-adder entity is given in Figure 5.22. It has the inputs Cin,\\nx, and y and produces the outputs s and Cout. The sum, s, and carry-out, Cout, are described\\nby logic equations.\\nWe now need to create a separate VHDL entity for the ripple-carry adder, which uses\\nthe fulladd entity as a subcircuit. One method of doing so is shown in Figure 5.23. It\\ngives the code for a four-bit ripple-carry adder entity, named adder4. One of the four-bit\\nnumbers to be added is represented by the four signals x3, x2, x1, x0, and the other number\\nis represented by y3, y2, y1, y0. The sum is represented by s3, s2, s1, s0.\\nObserve that the architecture body has the name Structure. We chose this name because\\nthe style of code in which a circuit is described in a hierarchical fashion, by connecting\\ntogether subcircuits, is usually called the structural style. In previous examples of VHDL\\ncode, all signals that were used were declared as ports in the entity declaration. As shown in\\nFigure 5.23, signals can also be declared preceding the BEGIN keyword in the architecture\\nbody. The three signals declared, called c1, c2, and c3, are used as carry-out signals from\\nthe rst three stages of the adder. The next statement is called a component declaration\\nstatement. It uses syntax similar to that in an entity declaration. This statement allows the\\nfulladd entity to be used as a component (subcircuit) in the architecture body.\\nThe four-bit adder in Figure 5.23 is described using four instantiation statements. Each\\nstatement begins with an instance name, which can be any legal VHDL name, followed by\\nthe colon character. The names must be unique. The least-signicant stage in the adder is\\nnamed stage0, and the most-signicant stage is stage3. The colon is followed by the name of\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY fulladd IS\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC ) ;\\nEND fulladd ;\\nARCHITECTURE LogicFunc OF fulladd IS\\nBEGIN\\ns < x XOR y XOR Cin ;\\nCout < (x AND y) OR (Cin AND x) OR (Cin AND y) ;\\nEND LogicFunc ;\\nFigure 5.22\\nVHDL code for the full-adder.\\n284\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY adder4 IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nx3, x2, x1, x0 : IN\\nSTD LOGIC ;\\ny3, y2, y1, y0 : IN\\nSTD LOGIC ;\\ns3, s2, s1, s0\\n: OUT STD LOGIC ;\\nCout\\n: OUT STD LOGIC ) ;\\nEND adder4 ;\\nARCHITECTURE Structure OF adder4 IS\\nSIGNAL c1, c2, c3 : STD LOGIC ;\\nCOMPONENT fulladd\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nBEGIN\\nstage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 ) ;\\nstage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 ) ;\\nstage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 ) ;\\nstage3: fulladd PORT MAP (\\nCin > c3, Cout > Cout, x > x3, y > y3, s > s3 ) ;\\nEND Structure ;\\nFigure 5.23\\nVHDL code for a four-bit adder.\\nthe component, fulladd, and then the keyword PORT MAP. The signal names in the adder4\\nentity that are to be connected to each input and output port on the fulladd component are\\nthen listed. Observe that in the rst three instantiation statements, the signals are listed in\\nthe same order as in the fulladd COMPONENT declaration statement, namely, the order\\nCin, x, y, s, Cout. It is also possible to list the signal names in other orders by specifying\\nexplicitly which signal is to be connected to which port on the component. An example of\\nthis style is shown for the stage3 instance. This style of component instantiation is known as\\nnamed association in the VHDL jargon, whereas the style used for the other three instances\\nis called positional association. Note that for the stage3 instance, the signal name Cout\\nis used as both the name of the component port and the name of the signal in the adder4\\nentity. This does not cause a problem for the VHDL compiler, because the component port\\nname is always the one on the left side of the => characters.\\nThe signal names associated with each instance of the fulladd component implicitly\\nspecify how the full-adders are connected together. For example, the carry-out of the stage0\\ninstance is connected to the carry-in of the stage1 instance. When the code in Figure 5.23\\nis analyzed by the VHDL compiler, it automatically searches for the code to use for the\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\n285\\nfulladd component, given in Figure 5.22. The synthesized circuit has the same structure as\\nthe one shown in Figure 5.6.\\nAlternative Style of Code\\nIn Figure 5.23 a component declaration statement for the fulladd entity is included\\nin the adder4 architecture. An alternative approach is to place the component declaration\\nstatement in a VHDL package. In general, a package allows VHDL constructs to be dened\\nin one source code le and then used in other source code les. Two examples of constructs\\nthat are often placed in a package are data type declarations and component declarations.\\nWe have already seen an example of using a package for a data type. In Chapter 4\\nwe introduced the package named std_logic_1164, which denes the STD_LOGIC signal\\ntype. Recall that to access this package, VHDL code must include the statements\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all ;\\nThese statements appear in Figures 5.22 and 5.23 because the STD_LOGIC type is used in\\nthe code. The rst statement provides access to the library named ieee. As we discussed\\nin section 4.12, the library represents the location, or directory, in the computer le system\\nwhere the std_logic_1164 package is stored.\\nThe code in Figure 5.24 denes the package named fulladd_package. This code can\\nbe stored in a separate VHDL source code le, or it can be included in the same source\\ncode le used to store the code for the fulladd entity, shown in Figure 5.22. The VHDL\\nsyntax requires that the package declaration have its own LIBRARY and USE clauses;\\nhence they are included in the code. Inside the package the fulladd entity is declared as a\\nCOMPONENT. When this code is compiled, the fulladd_package package is created and\\nstored in the working directory where the code is stored.\\nAny VHDL entity can then use the fulladd component as a subcircuit by making use\\nof the fulladd_package package. The package is accessed using the two statements\\nLIBRARY work;\\nUSE work.fulladd_package.all ;\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE fulladd package IS\\nCOMPONENT fulladd\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nEND fulladd package ;\\nFigure 5.24\\nDeclaration of a package.\\n286\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY adder4 IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nx3, x2, x1, x0 : IN\\nSTD LOGIC ;\\ny3, y2, y1, y0 : IN\\nSTD LOGIC ;\\ns3, s2, s1, s0\\n: OUT STD LOGIC ;\\nCout\\n: OUT STD LOGIC ) ;\\nEND adder4 ;\\nARCHITECTURE Structure OF adder4 IS\\nSIGNAL c1, c2, c3 : STD LOGIC ;\\nBEGIN\\nstage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 ) ;\\nstage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 ) ;\\nstage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 ) ;\\nstage3: fulladd PORT MAP (\\nCin > c3, Cout > Cout, x > x3, y > y3, s > s3 ) ;\\nEND Structure ;\\nFigure 5.25\\nA different way of specifying a four-bit adder.\\nThe library named work represents the working directory where the VHDLcode that denes\\nthe package is stored. This statement is actually not necessary, because the VHDL compiler\\nalways has access to the working directory.\\nFigure 5.25 shows how the code in Figure 5.23 can be rewritten to make use of the\\nfulladd_package. The code is the same as that in Figure 5.23 with two exceptions: the extra\\nUSE clause is added, and the component declaration statement is deleted in the architecture.\\nThe circuits synthesized from the two versions of the code are identical.\\nIn Figures 5.23 and 5.25, each of the four-bit inputs and the four-bit output of the adder\\nis represented using single-bit signals. A more convenient style of code is to use multibit\\nsignals to represent the numbers.\\n5.5.3\\nRepresentation of Numbers in VHDL Code\\nJust as a number is represented in a logic circuit as signals on multiple wires, a number is\\nrepresented in VHDL code as a multibit SIGNAL data object. An example of a multibit\\nsignal is\\nSIGNAL C : STD_LOGIC_VECTOR (1 TO 3) ;\\nThe STD_LOGIC_VECTOR data type represents a linear array of STD_LOGIC data\\nobjects. InVHDLjargontheSTD_LOGIC_VECTORissaidtobeasubtypeofSTD_LOGIC.\\nThere exists a similar subtype, called BIT_VECTOR, corresponding to the BIT type that\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\n287\\nwas used in section 2.10.2. The preceding SIGNAL declaration denes C as a three-bit\\nSTD_LOGIC signal. It can be used in VHDL code as a three-bit quantity simply by using\\nthe name C, or else each individual bit can be referred to separately using the names C(1),\\nC(2), and C(3). The syntax 1 TO 3 in the declaration statement species that the most-\\nsignicant bit in C is called C(1) and the least-signicant bit is called C(3). A three-bit\\nsignal value can be assigned to C as follows:\\nC <= 100 ;\\nThe three-bit value is denoted using double quotes, instead of the single quotes used for\\none-bit values, as in 1 or 0. The assignment statement results in C(1) = 1, C(2) = 0,\\nand C(3) = 0. The numbering of the bits in the signal C, with the highest index used for\\nthe least-signicant bit, is a natural way of representing signals that are simply grouped\\ntogether for convenience but do not represent a number. For example, this numbering\\nscheme would be an appropriate way of declaring the three carry signals named c1, c2, and\\nc3 in Figure 5.25. However, when a multibit signal is used to represent a binary number,\\nit makes more sense to number the bits in the opposite way, with the highest index used\\nfor the most-signicant bit. For this purpose VHDL provides a second way to declare a\\nmultibit signal\\nSIGNAL X : STD_LOGIC_VECTOR (3 DOWNTO 0) ;\\nThis statement denes X as a four-bit STD_LOGIC_VECTOR signal.\\nThe syntax 3\\nDOWNTO 0 species that the most-signicant bit in X is called X(3) and the least-signicant\\nbit is X(0). This scheme is a more natural way of numbering the bits if X is to be used in\\nVHDL code to represent a binary number because the index of each bit corresponds to its\\nposition in the number. The assignment statement\\nX <= 1100 ;\\nresults in X(3) = 1, X(2) = 1, X(1) = 0, and X(0) = 0.\\nFigure 5.26 illustrates how the code in Figure 5.25 can be written to use multibit signals.\\nThe data inputs are the four-bit signals X and Y, and the sum output is the four-bit signal\\nS. The intermediate carry signals are declared in the architecture as the three-bit signal C.\\nUsing hierarchical VHDL code to dene large arithmetic circuits can be cumbersome.\\nFor this reason, arithmetic circuits are usually implemented in VHDL in a different way,\\nusing arithmetic assignment statements and multibit signals.\\n5.5.4\\nArithmetic Assignment Statements\\nIf the following signals are dened\\nSIGNAL X, Y, S : STD_LOGIC_VECTOR (15 DOWNTO 0) ;\\nthen the arithmetic assignment statement\\nS <= X + Y ;\\nrepresents a 16-bit adder.\\nIn addition to the + operator, which is used for addition, VHDL provides other arith-\\nmetic operators. They are listed in TableA.1, inAppendixA. The complete VHDLcode that\\n288\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY adder4 IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adder4 ;\\nARCHITECTURE Structure OF adder4 IS\\nSIGNAL C : STD LOGIC VECTOR(1 TO 3) ;\\nBEGIN\\nstage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) ) ;\\nstage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) ) ;\\nstage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ;\\nstage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout ) ;\\nEND Structure ;\\nFigure 5.26\\nA four-bit adder dened using multibit signals.\\nincludes the preceding statement is given in Figure 5.27. The std_logic_1164 package does\\nnot specify that STD_LOGIC signals can be used with arithmetic operators. The second\\npackage included in the code, named std_logic_signed, allows the signals to be used in this\\nway. When the code in the gure is translated by the VHDL compiler, it generates an adder\\ncircuit to implement the + operator. When using the Quartus II CAD system, the adder used\\nby the compiler is actually the lpm_add_sub module shown in Figure 5.20. The compiler\\nautomatically sets the parameters for the module so that it represents a 16-bit adder.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY adder16 IS\\nPORT ( X, Y : IN\\nSTD LOGIC VECTOR(15 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(15 DOWNTO 0) ) ;\\nEND adder16 ;\\nARCHITECTURE Behavior OF adder16 IS\\nBEGIN\\nS < X +Y ;\\nEND Behavior ;\\nFigure 5.27\\nVHDL code for a 16-bit adder.\\n5.5\\nDesign of Arithmetic Circuits Using CAD Tools\\n289\\nThe code in Figure 5.27 does not include carry-in or carry-out signals. Also, it does\\nnot provide the arithmetic overow signal. One way in which these signals can be added is\\ngiven in Figure 5.28. The 17-bit signal named Sum is dened in the architecture. The extra\\nbit, Sum(16), is used for the carry-out from bit-position 15 in the adder. The statement used\\nto assign the sum of X, Y, and the carry-in, Cin, to the Sum signal uses an unusual syntax.\\nThe meaning of the term in parentheses, namely (0& X), is that a 0 is concatenated to the\\n16-bit signal X to create a 17-bit signal. In VHDL the & operator is called the concatenate\\noperator. The reader should not confuse this meaning with the more traditional meaning\\nof & in other hardware description languages in which it is the logical AND operator. The\\nreason that the concatenate operator is needed in Figure 5.28 is that VHDL requires at least\\none of the operands of an arithmetic expression to have the same number of bits as the\\nresult. Because Sum is a 17-bit operand, then at least one of X or Y must be modied to\\nbecome a 17-bit number.\\nAnother detail to observe from the gure is the statement\\nS <= Sum(15 DOWNTO 0) ;\\nThis statement assigns the lower 16 bits of Sum to the output sum S. The next statement\\nassigns the carry-out from the addition, Sum(16), to the carry-out signal, Cout. The ex-\\npression for arithmetic overow was dened in section 5.3.5 as cn1  cn. In our case, cn\\ncorresponds to Sum(16), but there is no direct way of accessing cn1, which is the carry-out\\nfrom bit-position 14. The reader should verify that the expression X(15)Y(15)Sum(15)\\ncorresponds to cn1.\\nWe said that the VHDL compiler can generate an adder circuit to implement the +\\noperator, and that the Quartus II system actually uses the lpm_add_sub module for this.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY adder16 IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y\\n: IN\\nSTD LOGIC VECTOR(15 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(15 DOWNTO 0) ;\\nCout, Overflow : OUT STD LOGIC ) ;\\nEND adder16 ;\\nARCHITECTURE Behavior OF adder16 IS\\nSIGNAL Sum : STD LOGIC VECTOR(16 DOWNTO 0) ;\\nBEGIN\\nSum < = (0 & X) + (0 & Y) + Cin ;\\nS < = Sum(15 DOWNTO 0) ;\\nCout < = Sum(16) ;\\nOverflow < = Sum(16) XOR X(15) XOR Y(15) XOR Sum(15) ;\\nEND Behavior ;\\nFigure 5.28\\nThe 16-bit adder from Figure 5.27 with carry and overow signals.\\n290\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nFor completeness, we should also mention that the lpm_add_sub module can be directly\\ninstantiated in VHDL code, in a similar way that the fulladd component was instantiated in\\nFigure 5.23. An example is given in section A.6, in Appendix A.\\nThe code in Figure 5.28 uses the package std_logic_signed to allow the STD_LOGIC\\nsignals to be used with arithmetic operators. The std_logic_signed package actually uses\\nanother package, which is named std_logic_arith. This package denes two data types,\\ncalled SIGNED and UNSIGNED, for use in arithmetic circuits that deal with signed or\\nunsigned numbers. These data types are the same as the STD_LOGIC_VECTOR type;\\neach one is an array of STD_LOGIC signals. The code in Figure 5.28 can be written to\\ndirectly use the std_logic_arith package as shown in Figure 5.29. The multibit signals X ,\\nY, S, and Sum have the type SIGNED. The code is otherwise identical to that in Figure 5.28\\nand results in the same circuit.\\nIt is an arbitrary choice whether to use the std_logic_signed package and STD_LOGIC_\\nVECTOR signals, as in Figure 5.28, or the std_logic_arith package and SIGNED signals, as\\nin Figure 5.29. For use with unsigned numbers, there are also two options. We can use the\\nstd_logic_unsigned package with STD_LOGIC_VECTOR signals or the std_logic_arith\\npackage with UNSIGNED signals. For our example code in Figures 5.28 and 5.29, the\\nsame circuit would be generated whether we assume signed or unsigned numbers. But for\\nunsigned numbers we should not produce a separate Overow output, because the carry-out\\nrepresents the arithmetic overow for unsigned numbers.\\nBefore leaving our discussion of arithmetic statements in VHDL, we should mention\\nanother signal data type that can be used for arithmetic. The following statement denes\\nthe signal X as an INTEGER\\nSIGNAL X : INTEGER RANGE 32768 TO 32767 ;\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic arith.all ;\\nENTITY adder16 IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y\\n: IN\\nSIGNED(15 DOWNTO 0) ;\\nS\\n: OUT SIGNED(15 DOWNTO 0) ;\\nCout, Overflow : OUT STD LOGIC ) ;\\nEND adder16 ;\\nARCHITECTURE Behavior OF adder16 IS\\nSIGNAL Sum : SIGNED(16 DOWNTO 0) ;\\nBEGIN\\nS < Sum(15 DOWNTO 0) ;\\nCout < Sum(16);\\nOverflow < Sum(16) XOR X(15) XOR Y(15) XOR Sum(15) ;\\nEND Behavior ;\\nSum<= (0 & X) + (0 & Y) + Cin ;\\nFigure 5.29\\nUse of the arithmetic package.\\n5.6\\nMultiplication\\n291\\nENTITY adder16 IS\\nPORT ( X, Y : IN\\nINTEGER RANGE -32768 TO 32767 ;\\nS\\n: OUT INTEGER RANGE -32768 TO 32767 ) ;\\nEND adder16 ;\\nARCHITECTURE Behavior OF adder16 IS\\nBEGIN\\nS < X + Y ;\\nEND Behavior ;\\nFigure 5.30\\nThe 16-bit adder from Figure 5.27 using INTEGER signals.\\nFor an INTEGER data object, the number of bits is not specied explicitly. Instead, the\\nrange of numbers to be represented is specied. For a 16-bit signed integer, the range of\\nrepresentable numbers is 32768 to 32767. An example of using the INTEGER data type\\nin code corresponding to Figure 5.27 is shown in Figure 5.30. No LIBRARY or USE clause\\nappears in the code, because the INTEGER type is predened in standard VHDL.Although\\nthe code in the gure is straightforward, it is more difcult to modify this code to include\\ncarry signals and the overow output shown in Figures 5.28 and 5.29. The method that we\\nused, in which the bits from the signal Sum are used to dene the carry-out and arithmetic\\noverow signals, cannot be used for INTEGER objects.\\n5.6\\nMultiplication\\nBefore we discuss the general issue of multiplication, we should note that a binary number,\\nB, can be multiplied by 2 simply by adding a zero to the right of its least-signicant bit. This\\neffectively moves all bits of B to the left, and we say that B is shifted left by one bit position.\\nThus if B = bn1bn2    b1b0, then 2  B = bn1bn2    b1b00. (We have already used\\nthis fact in section 5.2.3.) Similarly, a number is multiplied by 2k by shifting it left by k bit\\npositions. This is true for both unsigned and signed numbers.\\nWe should also consider what happens if a binary number is shifted right by k bit\\npositions. According to the positional number representation, this action divides the number\\nby 2k. For unsigned numbers the shifting amounts to adding k zeros to the left of the most-\\nsignicant bit. For example, if B is an unsigned number, then B  2 = 0bn1bn2    b2b1.\\nNote that bit b0 is lost when shifting to the right. For signed numbers it is necessary to\\npreserve the sign. This is done by shifting the bits to the right and lling from the left with the\\nvalue of the sign bit. Hence if B is a signed number, then B  2 = bn1bn1bn2    b2b1.\\nFor instance, if B = 011000 = (24)10, then B  2 = 001100 = (12)10 and B  4 =\\n000110 = (6)10. Similarly, if B = 101000 = (24)10, then B  2 = 110100 = (12)10\\nand B4 = 111010 = (6)10. The reader should also observe that the smaller the positive\\nnumber, the more 0s there are to the left of the rst 1, while for a negative number there are\\nmore 1s to the left of the rst 0.\\n292\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nNowwecanturnourattentiontothegeneraltaskofmultiplication. Twobinarynumbers\\ncan be multiplied using the same method as we use for decimal numbers. We will focus our\\ndiscussion on multiplication of unsigned numbers. Figure 5.31a shows how multiplication\\nis performed manually, using four-bit numbers. Each multiplier bit is examined from right\\nto left. If a bit is equal to 1, an appropriately shifted version of the multiplicand is added\\nto form a partial product. If the multiplier bit is equal to 0, then nothing is added. The\\nsum of all shifted versions of the multiplicand is the desired product. Note that the product\\noccupies eight bits.\\nThe same scheme can be used to design a multiplier circuit. We will stay with four-bit\\nnumbers to keep the discussion simple. Let the multiplicand, multiplier, and product be\\ndenoted as M = m3m2m1m0, Q = q3q2q1q0, and P = p7p6p5p4p3p2p1p0, respectively.\\nOne simple way of implementing the multiplication scheme is to use a sequential approach,\\nwhere an eight-bit adder is used to compute partial products. As a rst step, the bit q0 is\\nexamined. If q0 = 1, then M is added to the initial partial product, which is initialized to\\n0. If q0 = 0, then 0 is added to the partial product. Next q1 is examined. If q1 = 1, then\\nthe value 2  M is added to the partial product. The value 2  M is created simply by\\n\\n1 1 1 0\\n1 1 1 0\\n1 0 1 1\\n1 1 1 0\\n0 0 0 0\\n1 1 1 0\\n1 0 0 1 1 0 1 0\\nMultiplicand M\\nMultiplier Q\\nProduct P\\n(14)\\n(11)\\n(154)\\n\\n1 1 1 0\\n1 1 1 0\\n1 0 1 1\\n1 1 1 0\\n1 0 0 1 1 0 1 0\\nMultiplicand M\\nMultiplier Q\\nProduct P\\n(11)\\n(14)\\n(154)\\n+\\n1 0 1 0 1\\n0 0 0 0\\n+\\n0 1 0 1 0\\n1 1 1 0\\n+\\nPartial product 0\\nPartial product 1\\nPartial product 2\\n(a) Multiplication by hand\\n(b) Multiplication for implementation in hardware\\nFigure 5.31\\nMultiplication of unsigned numbers.\\n5.6\\nMultiplication\\n293\\nshifting M one bit position to the left. Similarly, 4  M is added to the partial product if\\nq2 = 1, and 8  M is added if q3 = 1. We will show in Chapter 10 how such a circuit may\\nbe implemented.\\nThis sequential approach leads to a relatively slow circuit, primarily because a single\\neight-bit adder is used to perform all additions needed to generate the partial products and\\nthe nal product. A much faster circuit can be obtained if multiple adders are used to\\ncompute the partial products.\\n5.6.1\\nArray Multiplier for Unsigned Numbers\\nFigure 5.31b indicates how multiplication may be performed by using multiple adders. In\\neach step a four-bit adder is used to compute the new partial product. Note that as the\\ncomputation progresses, the least-signicant bits are not affected by subsequent additions;\\nhence they can be passed directly to the nal product, as indicated by blue arrows. Of\\ncourse, these bits are a part of the partial products as well.\\nA fast multiplier circuit can be designed using an array structure that is similar to\\nthe organization in Figure 5.31b. Consider a 4  4 example, where the multiplicand and\\nmultiplier are M = m3m2m1m0 and Q = q3q2q1q0, respectively. The partial product 0,\\nPP0 = pp03 pp02 pp01 pp00, can be generated using the AND of q0 with each bit of M .\\nThus\\nPP0 = m3q0 m2q0 m1q0 m0q0\\nPartial product 1, PP1, is generated using the AND of q1 with M and adding it to PP0 as\\nfollows\\nPP0:\\n0\\npp03\\npp02\\npp01\\npp00\\n+\\nm3q1\\nm2q1\\nm1q1\\nm0q1\\n0\\nPP1:\\npp14\\npp13\\npp12\\npp11\\npp10\\nSimilarly, partial product 2, PP2, is generated using the AND of q2 with M and adding to\\nPP1, and so on.\\nA circuit that implements the preceding operations is arranged in an array, as shown in\\nFigure 5.32a. There are two types of blocks in the array. Part (b) of the gure shows the\\ndetails of the blocks in the top row, and part (c) shows the block used in the second and\\nthird rows. Observe that the shifted versions of the multiplicand are provided by routing\\nthe mk signals diagonally from one block to another. The full-adder included in each block\\nimplements a ripple-carry adder to generate each partial product. It is possible to design\\neven faster multipliers by using other types of adders [1].\\n5.6.2\\nMultiplication of Signed Numbers\\nMultiplication of unsigned numbers illustrates the main issues involved in the design of\\nmultiplier circuits. Multiplication of signed numbers is somewhat more complex.\\n294\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n0\\n0\\n0\\np7\\np6\\np5\\np4\\np3\\np2\\np1\\np0\\nq2\\nq1\\nq3\\nq0\\nm3\\nm2\\nm1\\nm0\\n0\\nPP1\\nPP2\\n(a) Structure of the circuit\\nmk\\nq j\\ncin\\nBit of PPi\\nFA\\ncout\\n(c) A block in the bottom two rows\\nmk\\nq1\\ncin\\nFA\\ncout\\n(b) A block in the top row\\nq0\\nmk\\n1\\n+\\nFigure 5.32\\nA 4  4 multiplier circuit.\\nIf the multiplier operand is positive, it is possible to use essentially the same scheme as\\nfor unsigned numbers. For each bit of the multiplier operand that is equal to 1, a properly\\nshifted version of the multiplicand must be added to the partial product. The multiplicand\\ncan be either positive or negative.\\n5.7\\nOther Number Representations\\n295\\nSince shifted versions of the multiplicand are added to the partial products, it is impor-\\ntant to ensure that the numbers involved are represented correctly. For example, if the two\\nright-most bits of the multiplier are both equal to 1, then the rst addition must produce the\\npartial product PP1 = M +2M , where M is the multiplicand. If M = mn1mn2    m1m0,\\nthen PP1 = mn1mn2    m1m0 + mn1mn2    m1m00. The adder that performs this ad-\\ndition comprises circuitry that adds two operands of equal length. Since shifting the mul-\\ntiplicand to the left, to generate 2M , results in one of the operands having n + 1 bits, the\\nrequired addition has to be performed using the second operand, M , represented also as an\\n(n + 1)-bit number. An n-bit signed number is represented as an (n + 1)-bit number by\\nreplicating the sign bit as the new left-most bit. Thus M = mn1mn2    m1m0 is repre-\\nsented using (n + 1) bits as M = mn1mn1mn2    m1m0. The value of a positive number\\ndoes not change if 0s are appended as the most-signicant bits; the value of a negative\\nnumber does not change if 1s are appended as the most-signicant bits. Such replication\\nof the sign bit is called sign extension.\\nWhen a shifted version of the multiplicand is added to a partial product, overow has\\nto be avoided. Hence the new partial product must be larger by one extra bit. Figure\\n5.33a illustrates the process of multiplying two positive numbers. The sign-extended bits\\nare shown in blue. Part (b) of the gure involves a negative multiplicand. Note that the\\nresulting product has 2n bits in both cases.\\nFor a negative multiplier operand, it is possible to convert both the multiplier and the\\nmultiplicand into their 2s complements because this will not change the value of the result.\\nThen the scheme for a positive multiplier can be used.\\nWe have presented a relatively simple scheme for multiplication of signed numbers.\\nThere exist other techniques that are more efcient but also more complex. We will not\\npursue these techniques, but an interested reader may consult reference [1].\\nWe have discussed circuits that perform addition, subtraction, and multiplication. An-\\nother arithmetic operation that is needed in computer systems is division. Circuits that\\nperform division are more complex; we will present an example in Chapter 10. Various\\ntechniques for performing division are usually discussed in books on the subject of computer\\norganization, and can be found in references [1, 2].\\n5.7\\nOther Number Representations\\nIn the previous sections we dealt with binary integers represented in the positional number\\nrepresentation. Other types of numbers are also used in digital systems. In this section we\\nwill discuss briey three other types: xed-point, oating-point, and binary-coded decimal\\nnumbers.\\n5.7.1\\nFixed-Point Numbers\\nA xed-point number consists of integer and fraction parts. It can be written in the posi-\\ntional number representation as\\n296\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n\\n0 0 0 1 1 1 0\\n0 1 1 1 0\\n0 1 0 1 1\\n0 0 1 1 1 0\\n0 0 1 0 1 0 1\\n0 0 0 0 0 0\\nMultiplicand M\\nMultiplier Q\\nProduct P\\n(+14)\\n(+11)\\n(+154)\\n+\\n+\\n0 0 0 1 0 1 0\\n0 0 1 1 1 0\\n+\\n0 0 1 0 0 1 1\\n0 0 0 0 0 0\\n+\\n0 0 1 0 0 1 1 0 1 0\\nPartial product 0\\nPartial product 1\\nPartial product 2\\nPartial product 3\\n\\n1 1 1 0 0 1 0\\n1 0 0 1 0\\n0 1 0 1 1\\n1 1 0 0 1 0\\n1 1 0 1 0 1 1\\n0 0 0 0 0 0\\nMultiplicand M\\nMultiplier Q\\nProduct P\\n(  14)\\n(+11)\\n(  154)\\n+\\n+\\n1 1 1 0 1 0 1\\n1 1 0 0 1 0\\n+\\n1 1 0 1 1 0 0\\n0 0 0 0 0 0\\n+\\n1 1 0 1 1 0 0 1 1 0\\nPartial product 0\\nPartial product 1\\nPartial product 2\\nPartial product 3\\n\\n\\n(a) Positive multiplicand\\n(b) Negative multiplicand\\nFigure 5.33\\nMultiplication of signed numbers.\\nB = bn1bn2    b1b0.b1b2    bk\\nThe value of the number is\\nV(B) =\\nn1\\n\\ni=k\\nbi  2i\\nThe position of the radix point is assumed to be xed; hence the name xed-point number.\\nIf the radix point is not shown, then it is assumed to be to the right of the least-signicant\\ndigit, which means that the number is an integer.\\n5.7\\nOther Number Representations\\n297\\nLogic circuits that deal with xed-point numbers are essentially the same as those used\\nfor integers. We will not discuss them separately.\\n5.7.2\\nFloating-Point Numbers\\nFixed-point numbers have a range that is limited by the signicant digits used to represent\\nthe number. For example, if we use eight digits and a sign to represent decimal integers,\\nthen the range of values that can be represented is 0 to 99999999. If eight digits are\\nused to represent a fraction, then the representable range is 0.00000001 to 0.99999999.\\nIn scientic applications it is often necessary to deal with numbers that are very large or\\nvery small. Instead of using the xed-point representation, which would require many\\nsignicant digits, it is better to use the oating-point representation in which numbers are\\nrepresented by a mantissa comprising the signicant digits and an exponent of the radix R.\\nThe format is\\nMantissa  RExponent\\nThe numbers are often normalized, such that the radix point is placed to the right of the rst\\nnonzero digit, as in 5.234  1043 or 6.31  1028.\\nBinary oating-point representation has been standardized by the Institute of Electrical\\nand Electronic Engineers (IEEE) [3]. Two sizes of formats are specied in this standard\\na single-precision 32-bit format and a double-precision 64-bit format. Both formats are\\nillustrated in Figure 5.34.\\nSign\\n32 bits\\n23 bits of mantissa\\nexcess-127\\nexponent\\n8-bit\\n52 bits of mantissa\\n11-bit excess-1023\\nexponent\\n64 bits\\nSign\\nS\\nM\\nS\\nM\\n(a) Single precision\\n(b) Double precision\\nE\\n+\\nE\\n0 denotes\\n\\n1 denotes\\nFigure 5.34\\nIEEE Standard oating-point formats.\\n298\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nSingle-Precision Floating-Point Format\\nFigure 5.34a depicts the single-precision format. The left-most bit is the sign bit0\\nfor positive and 1 for negative numbers. There is an 8-bit exponent eld, E, and a 23-bit\\nmantissa eld, M . The exponent is with respect to the radix 2. Because it is necessary to\\nbe able to represent both very large and very small numbers, the exponent can be either\\npositive or negative. Instead of simply using an 8-bit signed number as the exponent, which\\nwould allow exponent values in the range 128 to 127, the IEEE standard species the\\nexponent in the excess-127 format. In this format the value 127 is added to the value of the\\nactual exponent so that\\nExponent = E  127\\nIn this way E becomes a positive integer. This format is convenient for adding and subtract-\\ning oating-point numbers because the rst step in these operations involves comparing the\\nexponents to determine whether the mantissas must be appropriately shifted to add/subtract\\nthe signicant bits. The range of E is 0 to 255. The extreme values of E = 0 and E = 255\\nare taken to denote the exact zero and innity, respectively. Therefore, the normal range of\\nthe exponent is 126 to 127, which is represented by the values of E from 1 to 254.\\nThe mantissa is represented using 23 bits. The IEEE standard calls for a normalized\\nmantissa, which means that the most-signicant bit is always equal to 1. Thus it is not\\nnecessary to include this bit explicitly in the mantissa eld. Therefore, if M is the bit vector\\nin the mantissa eld, the actual value of the mantissa is 1.M , which gives a 24-bit mantissa.\\nConsequently, the oating-point format in Figure 5.34a represents the number\\nValue = 1.M  2E127\\nThe size of the mantissa eld allows the representation of numbers that have the precision\\nof about seven decimal digits. The exponent eld range of 2126 to 2127 corresponds to\\nabout 1038.\\nDouble-Precision Floating-Point Format\\nFigure 5.34b shows the double-precision format, which uses 64 bits. Both the exponent\\nand mantissa elds are larger. This format allows greater range and precision of numbers.\\nThe exponent eld has 11 bits, and it species the exponent in the excess-1023 format,\\nwhere\\nExponent = E  1023\\nThe range of E is 0 to 2047, but again the values E = 0 and E = 2047 are used to indicate\\nthe exact 0 and innity, respectively. Thus the normal range of the exponent is 1022 to\\n1023, which is represented by the values of E from 1 to 2046.\\nThe mantissa eld has 52 bits. Since the mantissa is assumed to be normalized, its\\nactual value is again 1.M . Therefore, the value of a oating-point number is\\nValue = 1.M  2E1023\\nThis format allows representation of numbers that have the precision of about 16 decimal\\ndigits and the range of approximately 10308.\\nArithmetic operations using oating-point operands are signicantly more complex\\nthan signed integer operations. Because this is a rather specialized domain, we will not\\n5.7\\nOther Number Representations\\n299\\nelaborate on the design of logic circuits that can perform such operations. For a more\\ncomplete discussion of oating-point operations, the reader may consult references [1, 2].\\n5.7.3\\nBinary-Coded-Decimal Representation\\nIn digital systems it is possible to represent decimal numbers simply by encoding each digit\\nin binary form. This is called the binary-coded-decimal (BCD) representation. Because\\nthere are 10 digits to encode, it is necessary to use four bits per digit. Each digit is encoded\\nby the binary pattern that represents its unsigned value, as shown in Table 5.2. Note that\\nonly 10 of the 16 available patterns are used in BCD, which means that the remaining 6\\npatterns should not occur in logic circuits that operate on BCD operands; these patterns\\nare usually treated as dont-care conditions in the design process. BCD representation was\\nused in some early computers as well as in many handheld calculators. Its main virtue is\\nthat it provides a format that is convenient when numerical information is to be displayed\\non a simple digit-oriented display. Its drawbacks are complexity of circuits that perform\\narithmetic operations and the fact that six of the possible code patterns are wasted.\\nEven though the importance of BCD representation has diminished, it is still encoun-\\ntered. To give the reader an indication of the complexity of the required circuits, we will\\nconsider BCD addition in some detail.\\nBCD Addition\\nThe addition of two BCD digits is complicated by the fact that the sum may exceed\\n9, in which case a correction will have to be made. Let X = x3x2x1x0 and Y = y3y2y1y0\\nrepresent the two BCD digits and let S = s3s2s1s0 be the desired sum digit, S = X + Y.\\nObviously, if X +Y  9, then the addition is the same as the addition of 2 four-bit unsigned\\nbinary numbers. But, if X + Y > 9, then the result requires two BCD digits. Moreover,\\nthe four-bit sum obtained from the four-bit adder may be incorrect.\\nTable 5.2\\nBinary-coded\\ndecimal digits.\\nDecimal digit\\nBCD code\\n0\\n0000\\n1\\n0001\\n2\\n0010\\n3\\n0011\\n4\\n0100\\n5\\n0101\\n6\\n0110\\n7\\n0111\\n8\\n1000\\n9\\n1001\\n300\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nThere are two cases where some correction has to be made: when the sum is greater\\nthan 9 but no carry-out is generated using four bits, and when the sum is greater than 15 so\\nthat a carry-out is generated using four bits. Figure 5.35 illustrates these cases. In the rst\\ncase the four-bit addition yields 7 + 5 = 12 = Z. To obtain a correct BCD result, we must\\ngenerate S = 2 and a carry-out of 1. The necessary correction is apparent from the fact\\nthat the four-bit addition is a modulo-16 scheme, whereas decimal addition is a modulo-10\\nscheme. Therefore, a correct decimal digit can be generated by adding 6 to the result of\\nfour-bit addition whenever this result exceeds 9. Thus we can arrange the computation as\\nfollows\\nZ = X + Y\\nIf Z  9, then S = Z and carry-out = 0\\nif Z > 9, then S = Z + 6 and carry-out = 1\\nThe second example in Figure 5.35 shows what happens when X +Y > 15. In this case the\\nfour least-signicant bits of Z represent the digit 1, which is wrong. But a carry is generated,\\nwhich corresponds to the value 16, that must be taken into account. Again adding 6 to the\\nintermediate sum Z provides the necessary correction.\\nFigure 5.36 gives a block diagram of a one-digit BCD adder that is based on this\\nscheme. The block that detects whether Z > 9 produces an output signal, Adjust, which\\ncontrols the multiplexer that provides the correction when needed. A second four-bit adder\\ngenerates the corrected sum bits. If Adjust = 0, then S = Z + 0; if Adjust = 1, then\\nS = Z + 6 and carry-out = 1.\\nAn implementation of this block diagram, using VHDL code, is shown in Figure 5.37.\\nInputs X and Y are dened as four-bit numbers. The sum output, S, is dened as a ve-bit\\nnumber, which allows for the carry-out to appear in bit S4, while the sum is produced in\\n+\\n1 1 0 0\\n0 1 1 1\\n0 1 0 1\\n+\\nX\\nY\\nZ\\n+\\n7\\n5\\n12\\n0 1 1 0\\n+\\n1 0 0 1 0\\ncarry\\n+\\n1 0 0 0 1\\n1 0 0 0\\n1 0 0 1\\n+\\nX\\nY\\nZ\\n+\\n8\\n9\\n17\\n0 1 1 0\\n+\\n1 0 1 1 1\\ncarry\\nS = 2\\nS = 7\\nFigure 5.35\\nAddition of BCD digits.\\n5.7\\nOther Number Representations\\n301\\n4-bit adder\\nDetect if\\nMUX\\n4-bit adder\\nsum\\n9\\n>\\n6\\n0\\nX\\nY\\nZ\\ncout\\ncin\\ncarry-out\\nAdjust\\nS\\n0\\nFigure 5.36\\nBlock diagram for a one-digit BCD adder.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY BCD IS\\nPORT ( X, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(4 DOWNTO 0) ) ;\\nEND BCD ;\\nARCHITECTURE Behavior OF BCD IS\\nSIGNAL Z : STD LOGIC VECTOR(4 DOWNTO 0) ;\\nSIGNAL Adjust : STD LOGIC ;\\nBEGIN\\nZ < (0 & X) + Y ;\\nAdjust < 1 WHEN Z > 9 ELSE 0 ;\\nS < Z WHEN (Adjust  0) ELSE Z + 6 ;\\nEND Behavior ;\\nFigure 5.37\\nVHDL code for a one-digit BCD adder.\\n302\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nbits S30. The intermediate sum Z is also dened as a ve-bit number. Recall from the\\ndiscussion in section 5.5.4 that VHDL requires at least one of the operands of an arithmetic\\noperation to have the same number of bits as in the result. This requirement explains why\\nwe have concatenated a 0 to input X in the expression Z <= (0 & X) + Y.\\nThe statement\\nAdjust <= 1 WHEN Z > 9 ELSE 0 ;\\nuses a type of VHDL signal assignment statement that we have not seen before. It is called\\na conditional signal assignment and is used to assign one of multiple values to a signal,\\nbased on some criterion. In this case the criterion is the condition Z > 9. If this condition is\\nsatised, the statement assigns 1 toAdjust; otherwise, it assigns 0 toAdjust. Other examples\\nof the conditional signal assignment are given in Chapter 6.\\nWe should also note that we have included the Adjust signal in the VHDL code only to\\nbe consistent with Figure 5.36. We could just as easily have eliminated the Adjust signal\\nand written the expression as\\nS <= Z WHEN Z < 10 ELSE Z + 6 ;\\nIf we wish to derive a circuit to implement the block diagram in Figure 5.36 by hand,\\ninstead of by using VHDL, then the following approach can be used. To dene the Adjust\\nfunction, we can observe that the intermediate sum will exceed 9 if the carry-out from the\\nfour-bit adder is equal to 1, or if z3 = 1 and either z2 or z1 (or both) are equal to 1. Hence\\nthe logic expression for this function is\\nAdjust = Carry-out + z3(z2 + z1)\\nInstead of implementing another complete four-bit adder to perform the correction, we can\\nuse a simpler circuit because the addition of constant 6 does not require the full capability\\nof a four-bit adder. Note that the least-signicant bit of the sum, s0, is not affected at all;\\nhence s0 = z0. A two-bit adder may be used to develop bits s2 and s1. Bit s3 is the same as\\nz3 if the carry-out from the two-bit adder is 0, and it is equal to z3 if this carry-out is equal\\nto 1. A complete circuit that implements this scheme is shown in Figure 5.38. Using the\\none-digit BCD adder as a basic block, it is possible to build larger BCD adders in the same\\nway as a binary full-adder is used to build larger ripple-carry binary adders.\\nSubtraction of BCD numbers can be handled with the radix-complement approach. Just\\nas we use 2s complement representation to deal with negative binary numbers, we can use\\n10s complement representation to deal with decimal numbers. We leave the development\\nof such a scheme as an exercise for the reader (see problem 5.19).\\n5.8\\nASCII Character Code\\nThe most popular code for representing information in digital systems is used for both letters\\nand numbers, as well as for some control characters. It is known as the ASCII code, which\\nstands for the American Standard Code for Information Interchange. The code specied by\\nthis standard is presented in Table 5.3.\\n5.8\\nASCII Character Code\\n303\\ncout\\nFour-bit adder\\nTwo-bit adder\\ns3\\ns2\\ns1\\ns0\\nz3\\nz2\\nz1\\nz0\\nx3 x2 x1 x0\\ny3 y2 y1 y0\\ncin\\nFigure 5.38\\nCircuit for a one-digit BCD adder.\\nThe ASCII code uses seven-bit patterns to denote 128 different characters. Ten of the\\ncharacters are decimal digits 0 to 9. Note that the high-order bits have the same pattern,\\nb6b5b4 = 011, for all 10 digits. Each digit is identied by the low-order four bits, b30,\\nusing the binary patterns for these digits. Capital and lowercase letters are encoded in a\\nway that makes sorting of textual information easy. The codes for A to Z are in ascending\\nnumerical sequence, which means that the task of sorting letters (or words) is accomplished\\nby a simple arithmetic comparison of the codes that represent the letters.\\nCharacters that are either letters of the alphabet or numbers are referred to as alphanu-\\nmeric characters. In addition to these characters, the ASCII code includes punctuation\\nmarks such as ! and ?; commonly used symbols such as & and %; and a collection of\\ncontrol characters. The control characters are those needed in computer systems to handle\\nand transfer data among various devices. For example, the carriage return character, which\\nis abbreviated as CR in the table, indicates that the carriage, or cursor position, of an output\\ndevice, say, printer or display, should return to the left-most column.\\nTheASCIIcodeisusedtoencodeinformationthatishandledastext. Itisnotconvenient\\nfor representation of numbers that are used as operands in arithmetic operations. For this\\n304\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nTable 5.3\\nThe seven-bit ASCII code.\\nBit\\npositions\\nBit positions 654\\n3210\\n000\\n001\\n010\\n011\\n100\\n101\\n110\\n111\\n0000\\nNUL\\nDLE\\nSPACE\\n0\\n@\\nP\\n\\np\\n0001\\nSOH\\nDC1\\n!\\n1\\nA\\nQ\\na\\nq\\n0010\\nSTX\\nDC2\\n\\n2\\nB\\nR\\nb\\nr\\n0011\\nETX\\nDC3\\n#\\n3\\nC\\nS\\nc\\ns\\n0100\\nEOT\\nDC4\\n$\\n4\\nD\\nT\\nd\\nt\\n0101\\nENQ\\nNAK\\n%\\n5\\nE\\nU\\ne\\nu\\n0110\\nACK\\nSYN\\n&\\n6\\nF\\nV\\nf\\nv\\n0111\\nBEL\\nETB\\n\\n7\\nG\\nW\\ng\\nw\\n1000\\nBS\\nCAN\\n(\\n8\\nH\\nX\\nh\\nx\\n1001\\nHT\\nEM\\n)\\n9\\nI\\nY\\ni\\ny\\n1010\\nLF\\nSUB\\n*\\n:\\nJ\\nZ\\nj\\nz\\n1011\\nVT\\nESC\\n+\\n;\\nK\\n[\\nk\\n{\\n1100\\nFF\\nFS\\n,\\n<\\nL\\n\\\\\\n1\\n|\\n1101\\nCR\\nGS\\n-\\n=\\nM\\n]\\nm\\n}\\n1110\\nSO\\nRS\\n.\\n>\\nN\\n\\nn\\n\\n1111\\nSI\\nUS\\n/\\n?\\nO\\n\\n\\nDEL\\nNUL\\nNull/Idle\\nSI\\nShift in\\nSOH\\nStart of header\\nDLE\\nData link escape\\nSTX\\nStart of text\\nDC1-DC4\\nDevice control\\nETX\\nEnd of text\\nNAK\\nNegative acknowledgement\\nEOT\\nEnd of transmission\\nSYN\\nSynchronous idle\\nENQ\\nEnquiry\\nETB\\nEnd of transmitted block\\nACQ\\nAcknowledgement\\nCAN\\nCancel (error in data)\\nBEL\\nAudible signal\\nEM\\nEnd of medium\\nBS\\nBack space\\nSUB\\nSpecial sequence\\nHT\\nHorizontal tab\\nESC\\nEscape\\nLF\\nLine feed\\nFS\\nFile separator\\nVT\\nVertical tab\\nGS\\nGroup separator\\nFF\\nForm feed\\nRS\\nRecord separator\\nCR\\nCarriage return\\nUS\\nUnit separator\\nSO\\nShift out\\nDEL\\nDelete/Idle\\nBit positions of code format = 6\\n5\\n4\\n3\\n2\\n1\\n0\\n5.9\\nExamples of Solved Problems\\n305\\npurpose, it is best to convert ASCII-encoded numbers into a binary representation that we\\ndiscussed before.\\nThe ASCII standard uses seven bits to encode a character. In computer systems a more\\nnatural size is eight bits, or one byte. There are two common ways of tting an ASCII-\\nencoded character into a byte. One is to set the eighth bit, b7, to 0. Another is to use this\\nbit to indicate the parity of the other seven bits, which means showing whether the number\\nof 1s in the seven-bit code is even or odd.\\nParity\\nThe concept of parity is widely used in digital systems for error-checking purposes.\\nWhen digital information is transmitted from one point to another, perhaps by long wires, it\\nis possible for some bits to become corrupted during the transmission process. For example,\\nthe sender may transmit a bit whose value is equal to 1, but the receiver observes a bit whose\\nvalue is 0. Suppose that a data item consists of n bits. A simple error-checking mechanism\\ncan be implemented by including an extra bit, p, which indicates the parity of the n-bit item.\\nTwo kinds of parity can be used. For even parity the p bit is given the value such that the\\ntotal number of 1s in the n + 1 transmitted bits (comprising the n-bit data and the parity\\nbit p) is even. For odd parity the p bit is given the value that makes the total number of 1s\\nodd. The sender generates the p bit based on the n-bit data item that is to be transmitted.\\nThe receiver checks whether the parity of the received item is correct.\\nParity generating and checking circuits can be realized with XOR gates. For example,\\nfor a four-bit data item consisting of bits x3x2x1x0, the even parity bit can be generated as\\np = x3  x2  x1  x0\\nAt the receiving end the checking is done using\\nc = p  x3  x2  x1  x0\\nIf c = 0, then the received item shows the correct parity. If c = 1, then an error has\\noccurred. Note that observing c = 0 is not a guarantee that the received item is correct.\\nIf two or any even number of bits have their values inverted during the transmission, the\\nparity of the data item will not be changed; hence the error will not be detected. But if an\\nodd number of bits are corrupted, then the error will be detected.\\nThe attractiveness of parity checking lies in its simplicity. There exist other more\\nsophisticated schemes that provide more reliable error-checking mechanisms [4]. We will\\ndiscuss parity circuits again in section 9.3.\\n5.9\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\n306\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nExample 5.7\\nProblem: Convert the decimal number 14959 into a hexadecimal number.\\nSolution: An integer is converted into the hexadecimal representation by successive divi-\\nsions by 16, such that in each step the remainder is a hex digit. To see why this is true,\\nconsider a four-digit number H = h3h2h1h0. Its value is\\nV = h3  163 + h2  162 + h1  16 + h0\\nIf we divide this by 16, we obtain\\nV\\n16 = h3  162 + h2  16 + h1 + h0\\n16\\nThus, the remainder gives h0. Figure 5.39 shows the steps needed to perform the conversion\\n(14959)10 = (3A6F)16.\\nExample 5.8\\nProblem: Convert the decimal fraction 0.8254 into binary representation.\\nSolution: As indicated in section 5.7.1, a binary fraction is represented as the bit pattern\\nB = 0.b1b2    bm and its value is\\nV = b1  21 + b2  22 +    + bm  2m\\nMultiplying this expression by 2 gives\\nb1 + b2  21 +    + bm  2(m1)\\nHere, the leftmost term is the rst bit to the right of the radix point. The remaining terms\\nconstitute another binary fraction which can be manipulated in the same way. Therefore,\\nto convert a decimal fraction into a binary fraction, we multiply the decimal number by\\n2 and set the computed bit to 0 if the product is less than 1, and set it to 1 if the product\\nis greater than or equal to 1. We repeat this calculation until a sufcient number of bits\\nare obtained to meet the desired accuracy. Note that it may not be possible to represent a\\ndecimal fraction with a binary fraction that has exactly the same value. Figure 5.40 shows\\nthe required computation that yields (0.8254)10 = (0.11010011 . . .)2.\\nConvert (14959)10\\nRemainder\\nHex digit\\n14959  16\\n=\\n934\\n15\\nF\\nLSB\\n934  16\\n=\\n58\\n6\\n6\\n58  16\\n=\\n3\\n10\\nA\\n3  16\\n=\\n0\\n3\\n3\\nMSB\\nResult is (3A6F)16\\nFigure 5.39\\nConversion from decimal to hexadecimal.\\n5.9\\nExamples of Solved Problems\\n307\\n0.8254\\n2\\n\\n1.6508\\n=\\n0.6508\\n2\\n\\n1.3016\\n=\\n0.3016\\n2\\n\\n0.6032\\n=\\n0.6032\\n2\\n\\n1.2064\\n=\\n0.2064\\n2\\n\\n0.4128\\n=\\n0.4128\\n2\\n\\n0.8256\\n=\\n0.8256\\n2\\n\\n1.6512\\n=\\n1 MSB\\n1\\n0\\n1\\n0\\n0\\nConvert\\n0.8254\\n(\\n)10\\n0.11010011\\n(\\n)2\\n=\\n0.6512\\n2\\n\\n1.3024\\n=\\n1 LSB\\n0.8254\\n(\\n)10\\n1\\nFigure 5.40\\nConversion of fractions from decimal to binary.\\nExample 5.9\\nProblem: Convert the decimal xed point number 214.45 into a binary xed point number.\\nSolution: For the integer part perform successive division by 2 as illustrated in Figure\\n1.9. For the fractional part perform successive multiplication by 2 as described in Exam-\\nple 5.8. The complete computation is presented in Figure 5.41, producing (214.45)10 =\\n(11010110.0111001 . . .)2.\\nExample 5.10\\nProblem: In computer computations it is often necessary to compare numbers. Two four-bit\\nsigned numbers, X = x3x2x1x0 and Y = y3y2y1y0, can be compared by using the subtractor\\ncircuit in Figure 5.42, which performs the operation X  Y. The three outputs denote the\\nfollowing:\\n\\nZ = 1 if the result is 0; otherwise Z = 0\\n\\nN = 1 if the result is negative; otherwise N = 0\\n\\nV = 1 if arithmetic overow occurs; otherwise V = 0\\nShow how Z, N, and V can be used to determine the cases X = Y, X < Y, X  Y, X > Y,\\nand X  Y.\\n308\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n214\\n2\\n---------\\n107\\n0\\n2---\\n+\\n=\\n107\\n2\\n---------\\n53\\n1\\n2---\\n+\\n=\\n53\\n2------\\n26\\n1\\n2---\\n+\\n=\\n26\\n2------\\n13\\n0\\n2---\\n+\\n=\\n13\\n2------\\n6\\n1\\n2---\\n+\\n=\\n6\\n2---\\n3\\n0\\n2---\\n+\\n=\\n3\\n2---\\n1\\n1\\n2---\\n+\\n=\\n1\\n2---\\n0\\n1\\n2---\\n+\\n=\\n0 LSB\\n1 MSB\\n1\\n1\\n0\\n1\\n0\\n1\\n0.45\\n2\\n\\n0.90\\n=\\n0.90\\n2\\n\\n1.80\\n=\\n0.80\\n2\\n\\n1.60\\n=\\n0.60\\n2\\n\\n1.20\\n=\\n0.20\\n2\\n\\n0.40\\n=\\n0.40\\n2\\n\\n0.80\\n=\\n0.80\\n2\\n\\n1.60\\n=\\n0 MSB\\n1 LSB\\n1\\n1\\n1\\n0\\n0\\nConvert\\n214.45\\n(\\n)10\\n11010110.0111001 \\n(\\n)2\\n=\\n214.45\\n(\\n)10\\nFigure 5.41\\nConversion of xed point numbers from decimal to\\nbinary.\\n5.9\\nExamples of Solved Problems\\n309\\nFA\\nx3\\ny3\\nFA\\nx1\\ny1\\ns1\\nFA\\nc1\\nx0\\ny0\\ns0\\nc0\\nFA\\nc3\\nx2\\ny2\\ns2\\n1\\ns3\\nc2\\nc4\\nV\\nN\\nZ\\n(overflow)\\n(negative)\\n(zero)\\nFigure 5.42\\nA comparator circuit.\\nSolution: Consider rst the case X < Y, where the following possibilities may arise:\\n\\nIf X and Y have the same sign there will be no overow, hence V = 0. Then for both\\npositive and negative X and Y the difference will be negative (N = 1).\\n\\nIf X is negative and Y is positive, the difference will be negative (N = 1) if there is\\nno overow (V = 0); but the result will be positive (N = 0) if there is overow (V = 1).\\nTherefore, if X < Y then N  V = 1.\\nThe case X = Y is detected by Z = 1. Then, X  Y is detected by Z + (N  V) = 1.\\nThe last two cases are just simple inverses: X > Y if Z + (N  V) = 1 and X  Y if\\nN  V = 1.\\nExample 5.11\\nProblem: Write VHDL code to specify the circuit in Figure 5.42.\\nSolution: We can specify the circuit using the structural approach presented in Figure 5.26,\\nas indicated in Figure 5.43. The four full-adders are dened in a package in Figure 5.24.\\nThis approach becomes awkward when large circuits are involved, as would be the case\\nif the comparator had 32-bit operands. An alternative is to use a behavioral specication,\\nas shown in Figure 5.44, which is based on the scheme given in Figure 5.28. Note that we\\nspecied directly that Y should be subtracted from X , so that we dont have to complement\\nY explicitly. Since the VHDL compiler will implement the circuit using a library module,\\nwe have to specify the overow signal, V, in terms of the S bits only, because the interstage\\ncarry signals are not accessible as explained in the discussion of Figure 5.28.\\n310\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY comparator IS\\nPORT ( X, Y\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nV, N, Z : OUT STD LOGIC ) ;\\nEND comparator ;\\nARCHITECTURE Structure OF comparator IS\\nSIGNAL S : STD LOGIC VECTOR(3 DOWNTO 0) ;\\nSIGNAL C : STD LOGIC VECTOR(1 TO 4) ;\\nBEGIN\\nstage0: fulladd PORT MAP ( 1, X(0), NOT Y(0), S(0), C(1) ) ;\\nstage1: fulladd PORT MAP ( C(1), X(1), NOT Y(1), S(1), C(2) ) ;\\nstage2: fulladd PORT MAP ( C(2), X(2), NOT Y(2), S(2), C(3) ) ;\\nstage3: fulladd PORT MAP ( C(3), X(3), NOT Y(3), S(3), C(4) ) ;\\nV < C(4) XOR C(3) ;\\nN < S(3) ;\\nZ < 1 WHEN S(3 DOWNTO 0)  0000 ELSE 0;\\nEND Structure ;\\nFigure 5.43\\nStructural VHDL code for the comparator circuit.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY comparator IS\\nPORT ( X, Y\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nV, N, Z : OUT STD LOGIC ) ;\\nEND comparator ;\\nARCHITECTURE Behavior OF comparator IS\\nSIGNAL S : STD LOGIC VECTOR(4 DOWNTO 0) ;\\nBEGIN\\nS < (0 & X)  Y ;\\nV < S(4) XOR X(3) XOR Y(3) XOR S(3) ;\\nN < S(3) ;\\nZ < 1 WHEN S(3 DOWNTO 0)  0 ELSE 0;\\nEND Behavior ;\\nFigure 5.44\\nBehavioral VHDL code for the comparator circuit.\\n5.9\\nExamples of Solved Problems\\n311\\nExample 5.12\\nProblem: Figure 5.32 depicts a four-bit multiplier circuit. Each row consists of four full-\\nadder (FA) blocks connected in a ripple-carry conguration. The delay caused by the carry\\nsignals rippling through the rows has a signicant impact on the time needed to generate\\nthe output product. In an attempt to speed up the circuit, we may use the arrangement in\\nFigure 5.45. Here, the carries in a given row are saved and included in the next row\\nat the correct bit position. Then, in the rst row the full-adders can be used to add three\\nproperly shifted bits of the multiplicand as selected by the multiplier bits. For example, in\\nbit position 2 the three inputs are m2q0, m1q1, and m0q2. In the last row it is still necessary\\nto use the ripple-carry adder. A circuit that consists of an array of full-adders connected in\\nthis manner is called a carry-save adder array.\\nWhat is the total delay of the circuit in Figure 5.45 compared to that of the circuit in\\nFigure 5.32?\\nSolution: In the circuit in Figure 5.32a the longest path is through the rightmost two full-\\nadders in the top row, followed by the two rightmost FAs in the second row, and then\\nthrough all four FAs in the bottom row. Hence this delay is eight times the delay through a\\nfull-adder block. In addition, there is the AND-gate delay needed to form the inputs to the\\nrst FA in the top row. These combined delays are the critical delay, which determines the\\nspeed of the multiplier circuit.\\nIn the circuit in Figure 5.45, the longest path is through the rightmost FAs in the rst\\nand second rows, followed by all four FAs in the bottom row. Therefore, the critical delay\\nis six times the delay through a full-adder block plus the AND-gate delay needed to form\\nthe inputs to the rst FA in the top row.\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\nFA\\np7\\np6\\np5\\np4\\np3\\np1\\np0\\np2\\n0\\nm3q0\\nm3q1\\nm2q1\\nm2q0\\nm1q0\\nm1q1\\nm0q1\\nm2q3\\nm1q3\\nm0q3\\n0\\n0\\n0\\nm2q2\\nm1q2\\nm0q2\\nm3q2\\nm3q3\\nm0q0\\nFigure 5.45\\nMultiplier carry-save array.\\n312\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n*5.1\\nDetermine the decimal values of the following unsigned numbers:\\n(a) (0111011110)2\\n(b) (1011100111)2\\n(c) (3751)8\\n(d) (A25F)16\\n(e) (F0F0)16\\n*5.2\\nDetermine the decimal values of the following 1s complement numbers:\\n(a) 0111011110\\n(b) 1011100111\\n(c) 1111111110\\n*5.3\\nDetermine the decimal values of the following 2s complement numbers:\\n(a) 0111011110\\n(b) 1011100111\\n(c) 1111111110\\n*5.4\\nConvert the decimal numbers 73, 1906, 95, and 1630 into signed 12-bit numbers in the\\nfollowing representations:\\n(a) Sign and magnitude\\n(b) 1s complement\\n(c) 2s complement\\n5.5\\nPerform the following operations involving eight-bit 2s complement numbers and indicate\\nwhether arithmetic overow occurs. Check your answers by converting to decimal sign-\\nand-magnitude representation.\\n00110110\\n01110101\\n11011111\\n+ 01000101\\n+ 11011110\\n+ 10111000\\n00110110\\n01110101\\n11010011\\n 00101011\\n 11010110\\n 11101100\\n5.6\\nProve that the XOR operation is associative, which means that xi ( yi zi) = (xi yi)zi.\\n5.7\\nShow that the circuit in Figure 5.5 implements the full-adder specied in Figure 5.4a.\\n5.8\\nProve the validity of the simple rule for nding the 2s complement of a number, which\\nwas presented in section 5.3. Recall that the rule states that scanning a number from right\\nto left, all 0s and the rst 1 are copied; then all remaining bits are complemented.\\n5.9\\nProve the validity of the expression Overow = cn  cn1 for addition of n-bit signed\\nnumbers.\\nProblems\\n313\\nci\\n1\\n+\\ngi\\npi\\nxi\\nyi\\nci\\nsi\\nV DD\\nFigure P5.1\\nCircuit for problem 5.11.\\n5.10\\nIn section 5.5.4 we stated that a carry-out signal, ck, from bit position k  1 of an adder\\ncircuit can be generated as ck = xk  yk  sk, where xk and yk are inputs and sk is the sum\\nbit. Verify the correctness of this statement.\\n*5.11\\nConsider the circuit in Figure P5.1. Can this circuit be used as one stage in a carry-ripple\\nadder? Discuss the pros and cons.\\n*5.12\\nDetermine the number of gates needed to implement an n-bit carry-lookahead adder, as-\\nsuming no fan-in constraints. Use AND, OR, and XOR gates with any number of inputs.\\n*5.13\\nDetermine the number of gates needed to implement an eight-bit carry-lookahead adder\\nassuming that the maximum fan-in for the gates is four.\\n5.14\\nIn Figure 5.18 we presented the structure of a hierarchical carry-lookahead adder. Show\\nthe complete circuit for a four-bit version of this adder, built using 2 two-bit blocks.\\n5.15\\nWhat is the critical delay path in the multiplier in Figure 5.32? What is the delay along this\\npath in terms of the number of gates?\\n5.16\\n(a) Write a VHDL entity to describe the circuit block in Figure 5.32b. Use the CAD tools\\nto synthesize a circuit from the code and verify its functional correctness.\\n(b) Write a VHDL entity to describe the circuit block in Figure 5.32c. Use the CAD tools\\nto synthesize a circuit from the code and verify its functional correctness.\\n314\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\n(c) Write a VHDL entity to describe the 4  4 multiplier shown in Figure 5.32a. Your\\ncode should be hierarchical and should use the subcircuits designed in parts (a) and (b).\\nSynthesize a circuit from the code and verify its functional correctness.\\n*5.17\\nConsider the VHDL code in Figure P5.2. Given the relationship between the signals IN and\\nOUT, what is the functionality of the circuit described by the code? Comment on whether\\nor not this code represents a good style to use for the functionality that it represents.\\n5.18\\nDesign a circuit that generates the 9s complement of a BCD digit. Note that the 9s\\ncomplement of d is 9  d.\\n5.19\\nDerive a scheme for performing subtraction using BCD operands. Show a block diagram\\nfor the subtractor circuit.\\nHint: Subtraction can be performed easily if the operands are in the 10s complement (radix\\ncomplement) representation. In this representation the sign digit is 0 for a positive number\\nand 9 for a negative number.\\n5.20\\nWrite complete VHDL code for the circuit that you derived in problem 5.19.\\n*5.21\\nSuppose that we want to determine how many of the bits in a three-bit unsigned number\\nare equal to 1. Design the simplest circuit that can accomplish this task.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY problem IS\\nPORT ( Input\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nOutput : OUT STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND problem ;\\nARCHITECTURE LogicFunc OF problem IS\\nBEGIN\\nWITH Input SELECT\\nOutput < 0001 WHEN 0101,\\n0010 WHEN 0110,\\n0011 WHEN 0111,\\n0010 WHEN 1001,\\n0100 WHEN 1010,\\n0110 WHEN 1011,\\n0011 WHEN 1101,\\n0110 WHEN 1110,\\n1001 WHEN 1111,\\n0000 WHEN OTHERS ;\\nEND LogicFunc ;\\nFigure P5.2\\nThe code for problem 5.17.\\nProblems\\n315\\n5.22\\nRepeat problem 5.21 for a six-bit unsigned number.\\n5.23\\nRepeat problem 5.21 for an eight-bit unsigned number.\\n5.24\\nShow a graphical interpretation of three-digit decimal numbers, similar to Figure 5.12. The\\nleft-most digit is 0 for positive numbers and 9 for negative numbers. Verify the validity of\\nyour answer by trying a few examples of addition and subtraction.\\n5.25\\nUse algebraic manipulation to prove that x  (x  y) = y.\\n5.26\\nDesign a circuit that can add three unsigned four-bit numbers. Use four-bit adders and any\\nother gates needed.\\n5.27\\nFigure 5.42 presents a general comparator circuit. Suppose we are interested only in deter-\\nmining whether 2 four-bit numbers are equal. Design the simplest circuit that can accom-\\nplish this task.\\n5.28\\nIn a ternary number system there are three digits: 0, 1, and 2. Figure P5.3 denes a ternary\\nhalf-adder. Design a circuit that implements this half-adder using binary-encoded signals,\\nsuch that two bits are used for each ternary digit. Let A = a1a0, B = b1b0, and Sum = s1s0;\\nnote that Carry is just a binary signal. Use the following encoding: 00 = (0)3, 01 = (1)3,\\nand 10 = (2)3. Minimize the cost of the circuit.\\n5.29\\nDesign a ternary full-adder circuit, using the approach described in problem 5.28.\\n5.30\\nConsider the subtractions 26  27 = 99 and 18  34 = 84. Using the concepts presented\\nin section 5.3.4, explain how these answers (99 and 84) can be interpreted as the correct\\nsigned results of these subtractions.\\nA B\\nCarry\\nSum\\n0 0\\n0\\n0\\n0 1\\n0\\n1\\n0 2\\n0\\n2\\n1 0\\n0\\n1\\n1 1\\n0\\n2\\n1 2\\n1\\n0\\n2 0\\n0\\n2\\n2 1\\n1\\n0\\n2 2\\n1\\n1\\nFigure P5.3\\nTernary half-adder.\\n316\\nC H A P T E R\\n5\\n\\nNumber Representation and Arithmetic Circuits\\nReferences\\n1.\\nV. C. Hamacher, Z. G. Vranesic and S. G. Zaky, Computer Organization, 5th ed.\\n(McGraw-Hill: New York, 2002).\\n2.\\nD. A. Patterson and J. L. Hennessy, Computer Organization and DesignThe\\nHardware/Software Interface, 3rd ed. (Morgan Kaufmann: San Francisco, CA,\\n2004).\\n3.\\nInstitute of Electrical and Electronic Engineers (IEEE), A Proposed Standard for\\nFloating-Point Arithmetic, Computer 14, no. 3 (March 1981), pp. 5162.\\n4.\\nW. W. Peterson and E. J. Weldon Jr., Error-Correcting Codes, 2nd ed. (MIT Press:\\nBoston, MA, 1972).\\n317\\nc h a p t e r\\n6\\nCombinational-Circuit Building\\nBlocks\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nCommonly used combinational subcircuits\\n\\nMultiplexers, which can be used for selection of signals and for implementation\\nof general logic functions\\n\\nCircuits used for encoding, decoding, and code-conversion purposes\\n\\nKey VHDL constructs used to dene combinational circuits\\n318\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nPrevious chapters have introduced the basic techniques for design of logic circuits. In practice, a few types\\nof logic circuits are often used as building blocks in larger designs. This chapter discusses a number of these\\nblocks and gives examples of their use. The chapter also includes a major section on VHDL, which describes\\nseveral key features of the language.\\n6.1\\nMultiplexers\\nMultiplexers were introduced briey in Chapters 2 and 3. A multiplexer circuit has a\\nnumber of data inputs, one or more select inputs, and one output. It passes the signal value\\non one of the data inputs to the output. The data input is selected by the values of the select\\ninputs. Figure 6.1 shows a 2-to-1 multiplexer. Part (a) gives the symbol commonly used.\\nThe select input, s, chooses as the output of the multiplexer either input w0 or w1. The\\nmultiplexers functionality can be described in the form of a truth table as shown in part (b)\\nof the gure. Part (c) gives a sum-of-products implementation of the 2-to-1 multiplexer,\\nand part (d) illustrates how it can be constructed with transmission gates.\\nFigure 6.2a depicts a larger multiplexer with four data inputs, w0, . . . , w3, and two\\nselect inputs, s1 and s0. As shown in the truth table in part (b) of the gure, the two-bit\\nnumber represented by s1s0 selects one of the data inputs as the output of the multiplexer.\\n(a) Graphical symbol\\nf\\ns\\nw0\\nw1\\n0\\n1\\n(b) Truth table\\n0\\n1\\nf\\nf\\ns\\nw0\\nw1\\n(c) Sum-of-products circuit\\ns\\nw0\\nw1\\nf\\ns\\nw0\\nw1\\n(d) Circuit with transmission gates\\nFigure 6.1\\nA 2-to-1 multiplexer.\\n6.1\\nMultiplexers\\n319\\n(a) Graphical symbol\\nf\\ns1\\nw0\\nw1\\n00\\n01\\n(b) Truth table\\nw0\\nw1\\ns0\\nw2\\nw3\\n10\\n11\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nf\\ns1\\n0\\ns0\\nw2\\nw3\\nf\\n(c) Circuit\\ns1\\nw0\\nw1\\ns0\\nw2\\nw3\\nFigure 6.2\\nA 4-to-1 multiplexer.\\nA sum-of-products implementation of the 4-to-1 multiplexer appears in Figure 6.2c. It\\nrealizes the multiplexer function\\nf = s1s0w0 + s1s0w1 + s1s0w2 + s1s0w3\\nIt is possible to build larger multiplexers using the same approach. Usually, the num-\\nber of data inputs, n, is an integer power of two. A multiplexer that has n data inputs,\\nw0, . . . , wn1, requires  log2n  select inputs. Larger multiplexers can also be constructed\\nfrom smaller multiplexers. For example, the 4-to-1 multiplexer can be built using three\\n2-to-1 multiplexers as illustrated in Figure 6.3. If the 4-to-1 multiplexer is implemented\\nusing transmission gates, then the structure in this gure is always used. Figure 6.4 shows\\nhow a 16-to-1 multiplexer is constructed with ve 4-to-1 multiplexers.\\n320\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\ns0\\nw0\\nw1\\n0\\n1\\nw2\\nw3\\n0\\n1\\nf\\n0\\n1\\ns1\\nFigure 6.3\\nUsing 2-to-1 multiplexers to build a 4-to-1\\nmultiplexer.\\nw8\\nw11\\ns1\\nw0\\ns0\\nw3\\nw4\\nw7\\nw12\\nw15\\ns3\\ns2\\nf\\nFigure 6.4\\nA 16-to-1 multiplexer.\\n6.1\\nMultiplexers\\n321\\nExample 6.1\\nFigure 6.5 shows a circuit that has two inputs, x1 and x2, and two outputs, y1 and y2. As\\nindicated by the blue lines, the function of the circuit is to allow either of its inputs to be\\nconnected to either of its outputs, under the control of another input, s. A circuit that has\\nn inputs and k outputs, whose sole function is to provide a capability to connect any input\\nto any output, is usually referred to as an nk crossbar switch. Crossbars of various sizes\\ncan be created, with different numbers of inputs and outputs. When there are two inputs\\nand two outputs, it is called a 22 crossbar.\\nFigure 6.5b shows how the 22 crossbar can be implemented using 2-to-1 multiplexers.\\nThe multiplexer select inputs are controlled by the signal s. If s = 0, the crossbar connects\\nx1 to y1 and x2 to y2, while if s = 1, the crossbar connects x1 to y2 and x2 to y1. Crossbar\\nswitches are useful in many practical applications in which it is necessary to be able to\\nconnect one set of wires to another set of wires, where the connection pattern changes from\\ntime to time.\\nExample 6.2\\nWe introduced eld-programmable gate array (FPGA) chips in section 3.6.5. Figure 3.39\\ndepicts a small FPGAthat is programmed to implement a particular circuit. The logic blocks\\nin the FPGA have two inputs, and there are four tracks in each routing channel. Each of the\\nprogrammable switches that connects a logic block input or output to an interconnection\\nwire is shown as an X. A small part of Figure 3.39 is reproduced in Figure 6.6a. For clarity,\\nx1\\n0\\n1\\nx2\\n0\\n1\\ns\\ny1\\ny2\\nx1\\nx2\\ny1\\ny2\\n(a) A 2x2 crossbar switch\\n(b) Implementation using multiplexers\\ns\\nFigure 6.5\\nA practical application of multiplexers.\\n322\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\ni1\\ni2\\nf\\n(a) Part of the FPGA in Figure 3.39\\nStorage\\ncell\\n0/1\\n0/1\\ni1\\ni2\\nf\\n(b) Implementation using pass transistors\\ni1\\ni2\\nf\\n(c) Implementation using multiplexers\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\nFigure 6.6\\nImplementing programmable switches in an FPGA.\\n6.1\\nMultiplexers\\n323\\nthe gure shows only a single logic block and the interconnection wires and switches\\nassociated with its input terminals.\\nOne way in which the programmable switches can be implemented is illustrated in\\nFigure 6.6b. Each X in part (a) of the gure is realized using an NMOS transistor controlled\\nby a storage cell. This type of programmable switch was also shown in Figure 3.68. We\\ndescribed storage cells briey in section 3.6.5 and will discuss them in more detail in section\\n10.1. Each cell stores a single logic value, either 0 or 1, and provides this value as the output\\nof the cell. Each storage cell is built by using several transistors. Thus the eight cells shown\\nin the gure use a signicant amount of chip area.\\nThe number of storage cells needed can be reduced by using multiplexers, as shown\\nin Figure 6.6c. Each logic block input is fed by a 4-to-1 multiplexer, with the select inputs\\ncontrolled by storage cells. This approach requires only four storage cells, instead of eight.\\nIn commercial FPGAs the multiplexer-based approach is usually adopted.\\n6.1.1\\nSynthesis of Logic Functions Using Multiplexers\\nMultiplexers are useful in many practical applications, such as those described above. They\\ncan also be used in a more general way to synthesize logic functions. Consider the example\\nin Figure 6.7a. The truth table denes the function f = w1  w2. This function can be\\nimplemented by a 4-to-1 multiplexer in which the values of f in each row of the truth table\\nare connected as constants to the multiplexer data inputs. The multiplexer select inputs are\\ndriven by w1 and w2. Thus for each valuation of w1w2, the output f is equal to the function\\nvalue in the corresponding row of the truth table.\\nThe above implementation is straightforward, but it is not very efcient. A better\\nimplementation can be derived by manipulating the truth table as indicated in Figure 6.7b,\\nwhich allows f to be implemented by a single 2-to-1 multiplexer. One of the input signals,\\nw1 in this example, is chosen as the select input of the 2-to-1 multiplexer. The truth table\\nis redrawn to indicate the value of f for each value of w1. When w1 = 0, f has the same\\nvalue as input w2, and when w1 = 1, f has the value of w2. The circuit that implements\\nthis truth table is given in Figure 6.7c. This procedure can be applied to synthesize a circuit\\nthat implements any logic function.\\nExample 6.3\\nFigure 6.8a gives the truth table for the three-input majority function, and it shows how the\\ntruth table can be modied to implement the function using a 4-to-1 multiplexer. Any two\\nof the three inputs may be chosen as the multiplexer select inputs. We have chosen w1 and\\nw2 for this purpose, resulting in the circuit in Figure 6.8b.\\n324\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\n(a) Implementation using a 4-to-1 multiplexer\\nf\\nw1\\n0\\n1\\n0\\n1\\nw2\\n1\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nf\\nw1\\n0\\nw2\\n1\\n0\\n(b) Modied truth table\\n0\\n1\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nf\\nw1\\n0\\nw2\\n1\\n0\\nf\\nw2\\nw1\\n0\\n1\\nf\\nw1\\nw2\\nw2\\n(c) Circuit\\nFigure 6.7\\nSynthesis of a logic function using mutiplexers.\\nExample 6.4\\nFigure 6.9a indicates how the function f = w1  w2  w3 can be implemented using 2-to-1\\nmultiplexers. When w1 = 0, f is equal to the XOR of w2 and w3, and when w1 = 1, f is the\\nXNOR of w2 and w3. The left multiplexer in the circuit produces w2  w3, using the result\\nfrom Figure 6.7, and the right multiplexer uses the value of w1 to select either w2 w3 or its\\ncomplement. Note that we could have derived this circuit directly by writing the function\\nas f = (w2  w3)  w1.\\nFigure 6.10 gives an implementation of the three-input XOR function using a 4-to-1\\nmultiplexer. Choosing w1 and w2 for the select inputs results in the circuit shown.\\n6.1\\nMultiplexers\\n325\\nw3\\nw3\\nf\\nw1\\n0\\nw2\\n1\\n(a) Modied truth table\\n(b) Circuit\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nf\\nw1\\n0\\nw2\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\nw1 w2 w3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nw3\\nFigure 6.8\\nImplementation of the three-input majority function\\nusing a 4-to-1 multiplexer.\\n(a) Truth table\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\nw1 w2 w3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nw2\\nw3\\n\\nw2\\nw3\\n\\nf\\nw3\\nw1\\n(b) Circuit\\nw2\\nFigure 6.9\\nThree-input XOR implemented with 2-to-1 multiplexers.\\n326\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nf\\nw1\\nw2\\n(a) Truth table\\n(b) Circuit\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\nw1 w2 w3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nw3\\nw3\\nw3\\nw3\\nw3\\nFigure 6.10\\nThree-input XOR implemented with a 4-to-1 multiplexer.\\n6.1.2\\nMultiplexer Synthesis Using Shannons Expansion\\nFigures 6.8 through 6.10 illustrate how truth tables can be interpreted to implement logic\\nfunctions using multiplexers. In each case the inputs to the multiplexers are the constants\\n0 and 1, or some variable or its complement.\\nBesides using such simple inputs, it is\\npossible to connect more complex circuits as inputs to a multiplexer, allowing functions to\\nbe synthesized using a combination of multiplexers and other logic gates. Suppose that we\\nwant to implement the three-input majority function in Figure 6.8 using a 2-to-1 multiplexer\\nin this way. Figure 6.11 shows an intuitive way of realizing this function. The truth table\\ncan be modied as shown on the right. If w1 = 0, then f = w2w3, and if w1 = 1, then\\nf = w2 + w3. Using w1 as the select input for a 2-to-1 multiplexer leads to the circuit in\\nFigure 6.11b.\\nThis implementation can be derived using algebraic manipulation as follows. The\\nfunction in Figure 6.11a is expressed in sum-of-products form as\\nf = w1w2w3 + w1w2w3 + w1w2w3 + w1w2w3\\nIt can be manipulated into\\nf = w1(w2w3) + w1(w2w3 + w2w3 + w2w3)\\n= w1(w2w3) + w1(w2 + w3)\\nwhich corresponds to the circuit in Figure 6.11b.\\nMultiplexer implementations of logic functions require that a given function be decom-\\nposed in terms of the variables that are used as the select inputs. This can be accomplished\\nby means of a theorem proposed by Claude Shannon [1].\\n6.1\\nMultiplexers\\n327\\n(a) Truth table\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\nw1 w2 w3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n(b) Circuit\\n0\\n1\\nf\\nw1\\nw2w3\\nw2\\nw3\\n+\\nf\\nw3\\nw1\\nw2\\nFigure 6.11\\nThe three-input majority function implemented using a\\n2-to-1 multiplexer.\\nShannons Expansion Theorem\\nAny Boolean function f (w1, . . . , wn) can be written in the form\\nf (w1, w2, . . . , wn) = w1  f (0, w2, . . . , wn) + w1  f (1, w2, . . . , wn)\\nThis expansion can be done in terms of any of the n variables. We will leave the proof of\\nthe theorem as an exercise for the reader (see problem 6.9).\\nTo illustrate its use, we can apply the theorem to the three-input majority function,\\nwhich can be written as\\nf (w1, w2, w3) = w1w2 + w1w3 + w2w3\\nExpanding this function in terms of w1 gives\\nf = w1(w2w3) + w1(w2 + w3)\\nwhich is the expression that we derived above.\\n328\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nFor the three-input XOR function, we have\\nf = w1  w2  w3\\n= w1  (w2  w3) + w1  (w2  w3)\\nwhich gives the circuit in Figure 6.9b.\\nInShannonsexpansionthetermf (0, w2, . . . , wn)iscalledthecofactoroff withrespect\\nto w1; it is denoted in shorthand notation as fw1. Similarly, the term f (1, w2, . . . , wn) is\\ncalled the cofactor of f with respect to w1, written fw1. Hence we can write\\nf = w1fw1 + w1fw1\\nIn general, if the expansion is done with respect to variable wi, then fwi denotes\\nf (w1, . . . , wi1, 1, wi+1, . . . , wn) and\\nf (w1, . . . , wn) = wifwi + wifwi\\nThe complexity of the logic expression may vary, depending on which variable, wi, is used,\\nas illustrated in Example 6.5.\\nExample 6.5\\nFor the function f = w1w3 + w2w3, decomposition using w1 gives\\nf = w1fw1 + w1fw1\\n= w1(w3 + w2) + w1(w2w3)\\nUsing w2 instead of w1 produces\\nf = w2fw2 + w2fw2\\n= w2(w1w3) + w2(w1 + w3)\\nFinally, using w3 gives\\nf = w3fw3 + w3fw3\\n= w3(w2) + w3(w1)\\nThe results generated using w1 and w2 have the same cost, but the expression produced\\nusing w3 has a lower cost. In practice, the CAD tools that perform decompositions of this\\ntype try a number of alternatives and choose the one that produces the best result.\\nShannons expansion can be done in terms of more than one variable. For example,\\nexpanding a function in terms of w1 and w2 gives\\nf (w1, . . . , wn) = w1w2  f (0, 0, w3, . . . , wn) + w1w2  f (0, 1, w3, . . . , wn)\\n+ w1w2  f (1, 0, w3, , wn) + w1w2  f (1, 1, w3, . . . , wn)\\nThis expansion gives a form that can be implemented using a 4-to-1 multiplexer. If Shan-\\nnons expansion is done in terms of all n variables, then the result is the canonical sum-of-\\nproducts form, which was dened in section 2.6.1.\\n6.1\\nMultiplexers\\n329\\n(a) Using a 2-to-1 multiplexer\\nf\\nw2\\nw1\\nw3\\nf\\nw1\\nw2\\nw3\\n(b) Using a 4-to-1 multiplexer\\n1\\nFigure 6.12\\nThe circuits synthesized in Example 6.6.\\nExample 6.6\\nAssume that we wish to implement the function\\nf = w1w3 + w1w2 + w1w3\\nusing a 2-to-1 multiplexer and any other necessary gates. Shannons expansion using w1\\ngives\\nf = w1fw1 + w1fw1\\n= w1(w3) + w1(w2 + w3)\\nThe corresponding circuit is shown in Figure 6.12a. Assume now that we wish to use a\\n4-to-1 multiplexer instead. Further decomposition using w2 gives\\nf = w1w2fw1w2 + w1w2fw1w2 + w1w2fw1w2 + w1w2fw1w2\\n= w1w2(w3) + w1w2(w3) + w1w2(w3) + w1w2(1)\\nThe circuit is shown in Figure 6.12b.\\nExample 6.7\\nConsider the three-input majority function\\nf = w1w2 + w1w3 + w2w3\\n330\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nw2\\n0\\nw3\\n1\\nf\\nw1\\nFigure 6.13\\nThe circuit synthesized in Example 6.7.\\nWe wish to implement this function using only 2-to-1 multiplexers. Shannons expansion\\nusing w1 yields\\nf = w1(w2w3) + w1(w2 + w3 + w2w3)\\n= w1(w2w3) + w1(w2 + w3)\\nLet g = w2w3 and h = w2 + w3. Expansion of both g and h using w2 gives\\ng = w2(0) + w2(w3)\\nh = w2(w3) + w2(1)\\nThe corresponding circuit is shown in Figure 6.13. It is equivalent to the 4-to-1 multiplexer\\ncircuit derived using a truth table in Figure 6.8.\\nExample 6.8\\nIn section 3.6.5 we said that most FPGAs use lookup tables for their logic blocks. Assume\\nthat an FPGA exists in which each logic block is a three-input lookup table (3-LUT).\\nBecause it stores a truth table, a 3-LUT can realize any logic function of three variables.\\nUsing Shannons expansion, any four-variable function can be realized with at most three\\n3-LUTs. Consider the function\\nf = w2w3 + w1w2w3 + w2w3w4 + w1w2w4\\nExpansion in terms of w1 produces\\nf = w1fw1 + w1fw1\\n= w1(w2w3 + w2w3 + w2w3w4) + w1(w2w3 + w2w3w4 + w2w4)\\n= w1(w2w3 + w2w3) + w1(w2w3 + w2w3w4 + w2w4)\\nA circuit with three 3-LUTs that implements this expression is shown in Figure 6.14a.\\nDecomposition of the function using w2, instead of w1, gives\\nf = w2fw2 + w2fw2\\n= w2(w3 + w1w4) + w2(w1w3 + w3w4)\\n6.2\\nDecoders\\n331\\nw2\\nw3\\nf\\nw4\\nw1\\nf w1\\n(a) Using three 3-LUTs\\n(b) Using two 3-LUTs\\nf w1\\nw1\\nw3\\nf\\nw4\\n0\\nf w2\\nw2\\n0\\nFigure 6.14\\nCircuits synthesized in Example 6.8.\\nObserve that f w2 = fw2; hence only two 3-LUTs are needed, as illustrated in Figure 6.14b.\\nThe LUT on the right implements the two-variable function w2fw2 + w2f w2.\\nSince it is possible to implement any logic function using multiplexers, general-purpose\\nchips exist that contain multiplexers as their basic logic resources. Both Actel Corporation\\n[2] and QuickLogic Corporation [3] offer FPGAs in which the logic block comprises an ar-\\nrangement of multiplexers. Texas Instruments offers gate array chips that have multiplexer-\\nbased logic blocks [4].\\n6.2\\nDecoders\\nDecoder circuits are used to decode encoded information. A binary decoder, depicted in\\nFigure 6.15, is a logic circuit with n inputs and 2n outputs. Only one output is asserted\\nat a time, and each output corresponds to one valuation of the inputs. The decoder also\\nhas an enable input, En, that is used to disable the outputs; if En = 0, then none of the\\ndecoder outputs is asserted. If En = 1, the valuation of wn1    w1w0 determines which of\\nthe outputs is asserted. An n-bit binary code in which exactly one of the bits is set to 1 at a\\n332\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nw0\\nwn\\n1\\n\\nn\\ninputs\\nEn\\nEnable\\n2n\\noutputs\\ny0\\ny2n\\n1\\n\\nFigure 6.15\\nAn n-to-2n binary decoder.\\ntime is referred to as one-hot encoded, meaning that the single bit that is set to 1 is deemed\\nto be hot. The outputs of a binary decoder are one-hot encoded.\\nA 2-to-4 decoder is given in Figure 6.16. The two data inputs are w1 and w0. They\\nrepresent a two-bit number that causes the decoder to assert one of the outputs y0, . . . , y3.\\nAlthough a decoder can be designed to have either active-high or active-low outputs, in\\n(b) Graphical symbol\\n(a) Truth table\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\ny0\\nw1\\n0\\nw0\\n(c) Logic circuit\\nw1\\nw0\\nx\\nx\\n1\\n1\\n0\\n1\\n1\\nEn\\n0\\n0\\n0\\n1\\n0\\ny1\\n1\\n0\\n0\\n0\\n0\\ny2\\n0\\n1\\n0\\n0\\n0\\ny3\\n0\\n0\\n1\\n0\\n0\\ny0\\ny1\\ny2\\ny3\\nEn\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nFigure 6.16\\nA 2-to-4 decoder.\\n6.2\\nDecoders\\n333\\nw2\\nw0\\ny0\\ny1\\ny2\\ny3\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\ny4\\ny5\\ny6\\ny7\\nw1\\nEn\\nFigure 6.17\\nA 3-to-8 decoder using two 2-to-4 decoders.\\nFigure 6.16 active-high outputs are assumed. Setting the inputs w1w0 to 00, 01, 10, or 11\\ncauses the output y0, y1, y2, or y3 to be set to 1, respectively. A graphical symbol for the\\ndecoder is given in part (b) of the gure, and a logic circuit is shown in part (c).\\nLarger decoders can be built using the sum-of-products structure in Figure 6.16c, or\\nelse they can be constructed from smaller decoders. Figure 6.17 shows how a 3-to-8 decoder\\nis built with two 2-to-4 decoders. The w2 input drives the enable inputs of the two decoders.\\nThe top decoder is enabled if w2 = 0, and the bottom decoder is enabled if w2 = 1. This\\nconcept can be applied for decoders of any size. Figure 6.18 shows how ve 2-to-4 decoders\\ncan be used to construct a 4-to-16 decoder. Because of its treelike structure, this type of\\ncircuit is often referred to as a decoder tree.\\nExample 6.9\\nDecoders are useful for many practical purposes. In Figure 6.2c we showed the sum-of-\\nproducts implementation of the 4-to-1 multiplexer, which requiresAND gates to distinguish\\nthe four different valuations of the select inputs s1 and s0. Since a decoder evaluates the\\nvalues on its inputs, it can be used to build a multiplexer as illustrated in Figure 6.19. The\\nenable input of the decoder is not needed in this case, and it is set to 1. The four outputs of\\nthe decoder represent the four valuations of the select inputs.\\nExample 6.10\\nIn Figure 3.59 we showed how a 2-to-1 multiplexer can be constructed using two tri-state\\nbuffers. This concept can be applied to any size of multiplexer, with the addition of a\\ndecoder. An example is shown in Figure 6.20. The decoder enables one of the tri-state\\nbuffers for each valuation of the select lines, and that tri-state buffer drives the output, f ,\\nwith the selected data input. We have now seen that multiplexers can be implemented in\\nvarious ways. The choice of whether to employ the sum-of-products form, transmission\\ngates, or tri-state buffers depends on the resources available in the chip being used. For\\ninstance, most FPGAs that use lookup tables for their logic blocks do not contain tri-state\\n334\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\ny8\\ny9\\ny10\\ny11\\nw2\\nw0\\ny0\\ny1\\ny2\\ny3\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\ny4\\ny5\\ny6\\ny7\\nw1\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\ny12\\ny13\\ny14\\ny15\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nw3\\nEn\\nFigure 6.18\\nA 4-to-16 decoder built using a decoder tree.\\nw1\\nw0\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nw2\\nw3\\nf\\ns0\\ns1\\n1\\nFigure 6.19\\nA 4-to-1 multiplexer built using a decoder.\\n6.2\\nDecoders\\n335\\nw1\\nw0\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\nf\\ns0\\ns1\\n1\\nw2\\nw3\\nFigure 6.20\\nA 4-to-1 multiplexer built using a decoder and tri-state\\nbuffers.\\nbuffers. Hence multiplexers must be implemented in the sum-of-products form using the\\nlookup tables (see Example 6.30).\\n6.2.1\\nDemultiplexers\\nWe showed in section 6.1 that a multiplexer has one output, n data inputs, and  log2n \\nselect inputs. The purpose of the multiplexer circuit is to multiplex the n data inputs onto\\nthe single data output under control of the select inputs. Acircuit that performs the opposite\\nfunction, namely, placing the value of a single data input onto multiple data outputs, is\\ncalled a demultiplexer. The demultiplexer can be implemented using a decoder circuit. For\\nexample, the 2-to-4 decoder in Figure 6.16 can be used as a 1-to-4 demultiplexer. In this\\ncase the En input serves as the data input for the demultiplexer, and the y0 to y3 outputs\\nare the data outputs. The valuation of w1w0 determines which of the outputs is set to the\\nvalue of En. To see how the circuit works, consider the truth table in Figure 6.16a. When\\nEn = 0, all the outputs are set to 0, including the one selected by the valuation of w1w0.\\nWhen En = 1, the valuation of w1w0 sets the appropriate output to 1.\\nIn general, an n-to-2n decoder circuit can be used as a 1-to-n demultiplexer. However, in\\npracticedecodercircuitsareusedmuchmoreoftenasdecodersratherthanasdemultiplexers.\\nIn many applications the decoders En input is not actually needed; hence it can be omitted.\\nIn this case the decoder always asserts one of its data outputs, y0, . . . , y2n1, according to\\nthe valuation of the data inputs, wn1    w0. Example 6.11 uses a decoder that does not\\nhave the En input.\\n336\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nExample 6.11\\nOne of the most important applications of decoders is in memory blocks, which are used to\\nstore information. Such memory blocks are included in digital systems, such as computers,\\nwhere there is a need to store large amounts of information electronically. One type of\\nmemory block is called a read-only memory (ROM). A ROM consists of a collection of\\nstorage cells, where each cell permanently stores a single logic value, either 0 or 1. Figure\\n6.21 shows an example of a ROM block. The storage cells are arranged in 2m rows with n\\ncells per row. Thus each row stores n bits of information. The location of each row in the\\nROM is identied by its address. In the gure the row at the top of the ROM has address\\n0, and the row at the bottom has address 2m  1. The information stored in the rows can\\nbe accessed by asserting the select lines, Sel0 to Sel2m1. As shown in the gure, a decoder\\nwith m inputs and 2m outputs is used to generate the signals on the select lines. Since\\nthe inputs to the decoder choose the particular address (row) selected, they are called the\\naddress lines. The information stored in the row appears on the data outputs of the ROM,\\ndn1, . . . , d0, which are called the data lines. Figure 6.21 shows that each data line has\\nan associated tri-state buffer that is enabled by the ROM input named Read. To access, or\\nread, data from the ROM, the address of the desired row is placed on the address lines and\\nRead is set to 1.\\nSel2\\nSel1\\nSel0\\nSel2m\\n1\\n\\nAddress\\nRead\\nd0\\ndn\\n1\\n\\ndn\\n2\\n\\nm-to-2m decoder\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\n0/1\\nData\\na0\\na1\\nam\\n1\\n\\nFigure 6.21\\nA 2m  n read-only memory (ROM) block.\\n6.3\\nEncoders\\n337\\nMany different types of memory blocks exist. In a ROM the stored information can\\nbe read out of the storage cells, but it cannot be changed (see problem 6.32). Another\\ntype of ROM allows information to be both read out of the storage cells and stored, or\\nwritten, into them. Reading its contents is the normal operation, whereas writing requires\\na special procedure. Such a memory block is called a programmable ROM (PROM). The\\nstorage cells in a PROM are usually implemented using EEPROM transistors. We discussed\\nEEPROM transistors in section 3.10 to show how they are used in PLDs. Other types of\\nmemory blocks are discussed in section 10.1.\\n6.3\\nEncoders\\nAn encoder performs the opposite function of a decoder. It encodes given information into\\na more compact form.\\n6.3.1\\nBinary Encoders\\nA binary encoder encodes information from 2n inputs into an n-bit code, as indicated in\\nFigure 6.22. Exactly one of the input signals should have a value of 1, and the outputs\\npresent the binary number that identies which input is equal to 1. The truth table for a\\n4-to-2 encoder is provided in Figure 6.23a. Observe that the output y0 is 1 when either\\ninput w1 or w3 is 1, and output y1 is 1 when input w2 or w3 is 1. Hence these outputs can be\\ngenerated by the circuit in Figure 6.23b. Note that we assume that the inputs are one-hot\\nencoded. All input patterns that have multiple inputs set to 1 are not shown in the truth\\ntable, and they are treated as dont-care conditions.\\nEncoders are used to reduce the number of bits needed to represent given information.\\nA practical use of encoders is for transmitting information in a digital system. Encoding\\nthe information allows the transmission link to be built using fewer wires. Encoding is also\\nuseful if information is to be stored for later use because fewer bits need to be stored.\\n2n\\ninputs\\nw0\\nw2n\\n1\\n\\ny0\\nyn\\n1\\n\\nn\\noutputs\\nFigure 6.22\\nA 2n-to-n binary encoder.\\n338\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\n(a) Truth table\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nw3\\ny1\\n0\\ny0\\n(b) Circuit\\nw1\\nw0\\n0\\n0\\n1\\n0\\nw2\\n0\\n1\\n0\\n0\\nw1\\n1\\n0\\n0\\n0\\nw0\\n0\\n0\\n0\\n1\\ny0\\nw2\\nw3\\ny1\\nFigure 6.23\\nA 4-to-2 binary encoder.\\n6.3.2\\nPriority Encoders\\nAnother useful class of encoders is based on the priority of input signals. In a priority\\nencoder each input has a priority level associated with it. The encoder outputs indicate the\\nactive input that has the highest priority. When an input with a high priority is asserted, the\\nother inputs with lower priority are ignored. The truth table for a 4-to-2 priority encoder is\\nshown in Figure 6.24. It assumes that w0 has the lowest priority and w3 the highest. The\\noutputs y1 and y0 represent the binary number that identies the highest priority input set\\nto 1. Since it is possible that none of the inputs is equal to 1, an output, z, is provided to\\nindicate this condition. It is set to 1 when at least one of the inputs is equal to 1. It is set to\\nd\\n0\\n0\\n1\\n0\\n1\\n0\\nw0\\ny1\\nd\\ny0\\n1\\n1\\n0\\n1\\n1\\n1\\n1\\nz\\n1\\nx\\nx\\n0\\nx\\nw1\\n0\\n1\\nx\\n0\\nx\\nw2\\n0\\n0\\n1\\n0\\nx\\nw3\\n0\\n0\\n0\\n0\\n1\\nFigure 6.24\\nTruth table for a 4-to-2 priority encoder.\\n6.4\\nCode Converters\\n339\\n0 when all inputs are equal to 0. The outputs y1 and y0 are not meaningful in this case, and\\nhence the rst row of the truth table can be treated as a dont-care condition for y1 and y0.\\nThe behavior of the priority encoder is most easily understood by rst considering\\nthe last row in the truth table. It species that if input w3 is 1, then the outputs are set to\\ny1y0 = 11. Because w3 has the highest priority level, the values of inputs w2, w1, and w0\\ndo not matter. To reect the fact that their values are irrelevant, w2, w1, and w0 are denoted\\nby the symbol x in the truth table. The second-last row in the truth table stipulates that if\\nw2 = 1, then the outputs are set to y1y0 = 10, but only if w3 = 0. Similarly, input w1\\ncauses the outputs to be set to y1y0 = 01 only if both w3 and w2 are 0. Input w0 produces\\nthe outputs y1y0 = 00 only if w0 is the only input that is asserted.\\nAlogic circuit that implements the truth table can be synthesized by using the techniques\\ndeveloped in Chapter 4. However, a more convenient way to derive the circuit is to dene\\na set of intermediate signals, i0, . . . , i3, based on the observations above. Each signal, ik,\\nis equal to 1 only if the input with the same index, wk, represents the highest-priority input\\nthat is set to 1. The logic expressions for i0, . . . , i3 are\\ni0 = w3w2w1w0\\ni1 = w3w2w1\\ni2 = w3w2\\ni3 = w3\\nUsing the intermediate signals, the rest of the circuit for the priority encoder has the same\\nstructure as the binary encoder in Figure 6.23, namely\\ny0 = i1 + i3\\ny1 = i2 + i3\\nThe output z is given by\\nz = i0 + i1 + i2 + i3\\n6.4\\nCode Converters\\nThe purpose of the decoder and encoder circuits is to convert from one type of input\\nencoding to a different output encoding. For example, a 3-to-8 binary decoder converts\\nfrom a binary number on the input to a one-hot encoding at the output. An 8-to-3 binary\\nencoder performs the opposite conversion. There are many other possible types of code\\nconverters. One common example is a BCD-to-7-segment decoder, which converts one\\nbinary-coded decimal (BCD) digit into information suitable for driving a digit-oriented\\ndisplay. As illustrated in Figure 6.25a, the circuit converts the BCD digit into seven signals\\nthat are used to drive the segments in the display. Each segment is a small light-emitting\\ndiode (LED), which glows when driven by an electrical signal. The segments are labeled\\nfrom a to g in the gure. The truth table for the BCD-to-7-segment decoder is given in\\nFigure 6.25c. For each valuation of the inputs w3, . . . , w0, the seven outputs are set to\\n340\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nc\\ne\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\nw0\\na\\n1\\nb\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n0\\n0\\nw1\\n0\\n1\\n1\\n0\\n0\\nw2\\n0\\n0\\n0\\n0\\n1\\nw3\\n0\\n0\\n0\\n0\\n0\\nc\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n0\\n1\\n1\\n1\\nd\\n0\\n1\\n0\\n0\\n1\\n0\\ne\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\nf\\n1\\n0\\n0\\n1\\n1\\n1\\ng\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\n0\\n1\\n(c) Truth table\\n(a) Code converter\\nw0\\na\\nw1\\nb\\nc\\nd\\nw2\\nw3\\ne\\nf\\ng\\na\\ng\\nb\\nf\\nd\\n(b) 7-segment display\\nFigure 6.25\\nA BCD-to-7-segment display code converter.\\ndisplay the appropriate BCD digit. Note that the last 6 rows of a complete 16-row truth\\ntable are not shown. They represent dont-care conditions because they are not legal BCD\\ncodes and will never occur in a circuit that deals with BCD data. A circuit that implements\\nthe truth table can be derived using the synthesis techniques discussed in Chapter 4. Finally,\\nwe should note that although the word decoder is traditionally used for this circuit, a more\\nappropriate term is code converter. The term decoder is more appropriate for circuits that\\nproduce one-hot encoded outputs.\\n6.5\\nArithmetic Comparison Circuits\\nChapter5presentedarithmeticcircuitsthatperformaddition, subtraction, andmultiplication\\nof binary numbers. Another useful type of arithmetic circuit compares the relative sizes\\nof two binary numbers. Such a circuit is called a comparator. This section considers the\\n6.6\\nVHDL for Combinational Circuits\\n341\\ndesign of a comparator that has two n-bit inputs, A and B, which represent unsigned binary\\nnumbers. The comparator produces three outputs, called AeqB, AgtB, and AltB. The AeqB\\noutput is set to 1 if A and B are equal. The AgtB output is 1 if A is greater than B, and the\\nAltB output is 1 if A is less than B.\\nThe desired comparator can be designed by creating a truth table that species the three\\noutputs as functions of A and B. However, even for moderate values of n, the truth table is\\nlarge. A better approach is to derive the comparator circuit by considering the bits of A and\\nB in pairs. We can illustrate this by a small example, where n = 4.\\nLet A = a3a2a1a0 and B = b3b2b1b0. Dene a set of intermediate signals called\\ni3, i2, i1, and i0. Each signal, ik, is 1 if the bits of A and B with the same index are equal.\\nThat is, ik = ak  bk. The comparators AeqB output is then given by\\nAeqB = i3i2i1i0\\nAn expression for the AgtB output can be derived by considering the bits of A and B in the\\norder from the most-signicant bit to the least-signicant bit. The rst bit-position, k, at\\nwhich ak and bk differ determines whether A is less than or greater than B. If ak = 0 and\\nbk = 1, then A < B. But if ak = 1 and bk = 0, then A > B. The AgtB output is dened by\\nAgtB = a3b3 + i3a2b2 + i3i2a1b1 + i3i2i1a0b0\\nThe ik signals ensure that only the rst digits, considered from the left to the right, of A and\\nB that differ determine the value of AgtB.\\nThe AltB output can be derived by using the other two outputs as\\nAltB = AeqB + AgtB\\nAlogic circuit that implements the four-bit comparator circuit is shown in Figure 6.26. This\\napproach can be used to design a comparator for any value of n.\\nComparatorcircuits, likemostlogiccircuits, canbedesignedindifferentways. Another\\napproach for designing a comparator circuit is presented in Example 5.10 in Chapter 5.\\n6.6\\nVHDL for Combinational Circuits\\nHaving presented a number of useful circuits that can be used as building blocks in larger\\ncircuits, we will now consider how such circuits can be described in VHDL. Rather than re-\\nlying on the simple VHDLstatements used in previous examples, such as logic expressions,\\nwe will specify the circuits in terms of their behavior. We will also introduce a number of\\nnew VHDL constructs.\\n6.6.1\\nAssignment Statements\\nVHDLprovides several types of statements that can be used to assign logic values to signals.\\nIn the examples of VHDL code given so far, only simple assignment statements have been\\nused, either for logic or arithmetic expressions. This section introduces other types of\\n342\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\ni0\\ni1\\ni2\\ni3\\nb0\\na0\\nb1\\na1\\nb2\\na2\\nb3\\na3\\nAeqB\\nAgtB\\nAltB\\nFigure 6.26\\nA four-bit comparator circuit.\\nassignment statements, which are called selected signal assignments, conditional signal\\nassignments, generate statements, if-then-else statements, and case statements.\\n6.6.2\\nSelected Signal Assignment\\nA selected signal assignment allows a signal to be assigned one of several values, based on\\na selection criterion. Figure 6.27 shows how it can be used to describe a 2-to-1 multiplexer.\\nThe entity, named mux2to1, has the inputs w0, w1, and s, and the output f . The selected\\nsignal assignment begins with the keyword WITH, which species that s is to be used for\\nthe selection criterion. The two WHEN clauses state that f is assigned the value of w0 when\\ns = 0; otherwise, f is assigned the value of w1. The WHEN clause that selects w1 uses the\\nword OTHERS, instead of the value 1. This is required because the VHDL syntax species\\nthat a WHEN clause must be included for every possible value of the selection signal s.\\n6.6\\nVHDL for Combinational Circuits\\n343\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nPORT ( w0, w1, s : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nWITH s SELECT\\nf < w0 WHEN 0,\\nw1 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 6.27\\nVHDL code for a 2-to-1 multiplexer.\\nSince it has the STD_LOGIC type, discussed in section 4.12, s can take the values 0, 1,\\nZ, , and others. The keyword OTHERS provides a convenient way of accounting for all\\nlogic values that are not explicitly listed in a WHEN clause.\\nExample 6.12\\nA 4-to-1 multiplexer is described by the entity named mux4to1, shown in Figure 6.28. The\\ntwo select inputs, which are called s1 and s0 in Figure 6.2, are represented by the two-bit\\nSTD_LOGIC_VECTOR signal s. The selected signal assignment sets f to the value of one\\nof the inputs w0, . . . , w3, depending on the valuation of s. Compiling the code results in\\nthe circuit shown in Figure 6.2c. At the end of Figure 6.28, the mux4to1 entity is dened\\nas a component in the package named mux4to1_package. We showed in section 5.5.2 that\\nthe component declaration allows the entity to be used as a subcircuit in other VHDL code.\\nExample 6.13\\nFigure 6.4 showed how a 16-to-1 multiplexer is built using ve 4-to-1 multiplexers. Figure\\n6.29 presents VHDL code for this circuit, using the mux4to1 component. The lines of code\\nare numbered so that we can easily refer to them. The mux4to1_package is included in the\\ncode, because it provides the component declaration for mux4to1.\\nThe data inputs to the mux16to1 entity are the 16-bit signal named w, and the select\\ninputs are the four-bit signal named s. In the VHDL code signal names are needed for the\\noutputs of the four 4-to-1 multiplexers on the left of Figure 6.4. Line 11 denes a four-bit\\nsignal named m for this purpose, and lines 13 to 16 instantiate the four multiplexers. For in-\\nstance, line 13 corresponds to the multiplexer at the top left of Figure 6.4. Its rst four ports,\\nwhich correspond to w0, . . . , w3 in Figure 6.28, are driven by the signals w(0), . . . , w(3).\\n344\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux4to1 IS\\nPORT ( w0, w1, w2, w3 : IN\\nSTD LOGIC ;\\ns\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux4to1 ;\\nARCHITECTURE Behavior OF mux4to1 IS\\nBEGIN\\nWITH s SELECT\\nf < w0 WHEN 00,\\nw1 WHEN 01,\\nw2 WHEN 10,\\nw3 WHEN OTHERS ;\\nEND Behavior ;\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE mux4to1 package IS\\nCOMPONENT mux4to1\\nPORT ( w0, w1, w2, w3 : IN\\nSTD LOGIC ;\\ns\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nEND mux4to1 package ;\\nFigure 6.28\\nVHDL code for a 4-to-1 multiplexer.\\nThe syntax s(1 DOWNTO 0) is used to attach the signals s(1) and s(0) to the two-bit s port\\nof the mux4to1 component. The m(0) signal is connected to the multiplexers output port.\\nLine 17 instantiates the multiplexer on the right of Figure 6.4. The signals m0, . . . , m3\\nare connected to its data inputs, and bits s(3) and s(2), which are specied by the syntax\\ns(3 DOWNTO 2), are attached to the select inputs. The output port generates the mux16to1\\noutput f . Compiling the code results in the multiplexer function\\nf = s3s2s1s0w0 + s3s2s1s0w1 + s3s2s1s0w2 +    + s3s2s1s0w14 + s3s2s1s0w15\\nExample 6.14\\nThe selected signal assignments can also be used to describe other types of circuits. Figure\\n6.30 shows how a selected signal assignment can be used to describe the truth table for a\\n2-to-4 binary decoder. The entity is called dec2to4. The data inputs are the two-bit signal\\n6.6\\nVHDL for Combinational Circuits\\n345\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nLIBRARY work ;\\n4\\nUSE work.mux4to1 package.all ;\\n5\\nENTITY mux16to1 IS\\n6\\nPORT ( w : IN\\nSTD LOGIC VECTOR(0 TO 15) ;\\n7\\ns\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\n8\\nf\\n: OUT STD LOGIC ) ;\\n9\\nEND mux16to1 ;\\n10\\nARCHITECTURE Structure OF mux16to1 IS\\n11\\nSIGNAL m : STD LOGIC VECTOR(0 TO 3) ;\\n12\\nBEGIN\\n13\\nMux1: mux4to1 PORT MAP\\n( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) ) ;\\n14\\nMux2: mux4to1 PORT MAP\\n( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) ) ;\\n15\\nMux3: mux4to1 PORT MAP\\n( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) ) ;\\n16\\nMux4: mux4to1 PORT MAP\\n( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) ) ;\\n17\\nMux5: mux4to1 PORT MAP\\n( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ;\\n18\\nEND Structure ;\\nFigure 6.29\\nHierarchical code for a 16-to-1 multiplexer.\\nnamed w, and the enable input is En. The four outputs are represented by the four-bit sig-\\nnal y.\\nIn the truth table for the decoder in Figure 6.16a, the inputs are listed in the order\\nEn w1w0. To represent these three signals, the VHDL code denes the three-bit signal\\nnamed Enw. The statement Enw <= En & w uses the VHDL concatenate operator, which\\nwas discussed in section 5.5.4, to combine the En and w signals into the Enw signal. Hence\\nEnw(2) = En, Enw(1) = w1, and Enw(0) = w0. The Enw signal is used as the selection\\nsignal in the selected signal assignment statement. It describes the truth table in Figure\\n6.16a. In the rst four WHEN clauses, En = 1, and the decoder outputs have the same\\npatterns as in the rst four rows of the truth table. The last WHEN clause uses the OTH-\\nERS keyword and sets the decoder outputs to 0000, because it represents the cases where\\nEn = 0.\\n346\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY dec2to4 IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 3) ) ;\\nEND dec2to4 ;\\nARCHITECTURE Behavior OF dec2to4 IS\\nSIGNAL Enw : STD LOGIC VECTOR(2 DOWNTO 0) ;\\nBEGIN\\nEnw < En & w ;\\nWITH Enw SELECT\\ny < 1000 WHEN 100,\\n0100 WHEN 101,\\n0010 WHEN 110,\\n0001 WHEN 111,\\n0000 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 6.30\\nVHDL code for a 2-to-4 binary decoder.\\n6.6.3\\nConditional Signal Assignment\\nSimilar to the selected signal assignment, a conditional signal assignment allows a signal\\nto be set to one of several values. Figure 6.31 shows a modied version of the 2-to-1\\nmultiplexer entity from Figure 6.27. It uses a conditional signal assignment to specify that\\nf is assigned the value of w0 when s = 0, or else f is assigned the value of w1. Compiling\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nPORT ( w0, w1, s : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nf < w0 WHEN s  0 ELSE w1 ;\\nEND Behavior ;\\nFigure 6.31\\nSpecication of a 2-to-1 multiplexer using a\\nconditional signal assignment.\\n6.6\\nVHDL for Combinational Circuits\\n347\\nthe code generates the same circuit as the code in Figure 6.27. In this small example the\\nconditional signal assignment has only oneWHEN clause. Amore complex example, which\\nbetter illustrates the features of the conditional signal assignment, is given in Example 6.15.\\nExample 6.15\\nFigure 6.24 gives the truth table for a 4-to-2 priority encoder. VHDL code that describes\\nthis truth table is shown in Figure 6.32. The inputs to the encoder are represented by the\\nfour-bit signal named w. The encoder has the outputs y, which is a two-bit signal, and z.\\nThe conditional signal assignment species that y is assigned the value 11 when input\\nw(3) = 1. If this condition is true, then the other WHEN clauses that follow the ELSE\\nkeyword do not affect the value of f . Hence the values of w(2), w(1), and w(0) do not\\nmatter, which implements the desired priority scheme. The second WHEN clause states\\nthat when w(2) = 1, then y is assigned the value 10. This can occur only if w(3) = 0.\\nEach successive WHEN clause can affect y only if none of the conditions associated with\\nthe preceding WHEN clauses are true. Figure 6.32 includes a second conditional signal\\nassignment for the output z. It states that when all four inputs are 0, z is assigned the value\\n0; else z is assigned the value 1.\\nThe priority level associated with each WHEN clause in the conditional signal assign-\\nment is a key difference from the selected signal assignment, which has no such priority\\nscheme. It is possible to describe the priority encoder using a selected signal assignment,\\nbut the code is more awkward. One possibility is shown by the architecture in Figure 6.33.\\nThe rst WHEN clause sets y to 00 when w0 is the only input that is 1. The next two clauses\\nstate that y should be 01 when w3 = w2 = 0 and w1 = 1. The next four clauses specify that\\ny should be 10 if w3 = 0 and w2 = 1. Finally, the last WHEN clause states that y should be\\n1 for all other input valuations, which includes all valuations for which w3 is 1. Note that\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY priority IS\\nPORT ( w : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\ny\\n: OUT STD LOGIC VECTOR(1 DOWNTO 0) ;\\nz\\n: OUT STD LOGIC ) ;\\nEND priority ;\\nARCHITECTURE Behavior OF priority IS\\nBEGIN\\ny < 11 WHEN w(3)  1 ELSE\\n10 WHEN w(2)  1 ELSE\\n01 WHEN w(1)  1 ELSE\\n00 ;\\nz < 0 WHEN w  0000 ELSE 1 ;\\nEND Behavior ;\\nFigure 6.32\\nVHDL code for a priority encoder.\\n348\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY priority IS\\nPORT ( w : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\ny\\n: OUT STD LOGIC VECTOR(1 DOWNTO 0) ;\\nz\\n: OUT STD LOGIC ) ;\\nEND priority ;\\nARCHITECTURE Behavior OF priority IS\\nBEGIN\\nWITH w SELECT\\ny < 00 WHEN 0001,\\n01 WHEN 0010,\\n01 WHEN 0011,\\n10 WHEN 0100,\\n10 WHEN 0101,\\n10 WHEN 0110,\\n10 WHEN 0111,\\n11 WHEN OTHERS ;\\nWITH w SELECT\\nz < 0 WHEN 0000,\\n1 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 6.33\\nLess efcient code for a priority encoder.\\nthe OTHERS clause includes the input valuation 0000. This pattern results in z = 0, and\\nthe value of y does not matter in this case.\\nExample 6.16\\nWe derived the circuit for a comparator in Figure 6.26. Figure 6.34 shows how this circuit\\ncan be described with VHDL code. Each of the three conditional signal assignments deter-\\nmines the value of one of the comparator outputs. The package named std_logic_unsigned\\nis included in the code because it species that STD_LOGIC_VECTOR signals, namely,\\nA and B, can be used as unsigned binary numbers with VHDL relational operators. The\\nrelational operators provide a convenient way of specifying the desired functionality.\\nThe circuit generated from the code in Figure 6.34 is similar, but not identical, to the\\ncircuit in Figure 6.26. The VHDL compiler instantiates a predened module to implement\\neach of the comparison operations. In Quartus II the modules that are instantiated are from\\nthe LPM library, which was introduced in section 5.5.\\n6.6\\nVHDL for Combinational Circuits\\n349\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY compare IS\\nPORT ( A, B\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nAeqB, AgtB, AltB : OUT STD LOGIC ) ;\\nEND compare ;\\nARCHITECTURE Behavior OF compare IS\\nBEGIN\\nAeqB < 1 WHEN A  B ELSE 0 ;\\nAgtB < 1 WHEN A > B ELSE 0 ;\\nAltB < 1 WHEN A < B ELSE 0 ;\\nEND Behavior ;\\nFigure 6.34\\nVHDL code for a four-bit comparator.\\nInstead of using the std_logic_unsigned library, another way to specify that the gener-\\nated circuit should use unsigned numbers is to include the library named std_logic_arith.\\nIn this case the signals A and B should be dened with the type UNSIGNED, rather than\\nSTD_LOGIC_VECTOR. If we want the circuit to work with signed numbers, signals A and\\nB should be dened with the type SIGNED. This code is given in Figure 6.35.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic arith.all ;\\nENTITY compare IS\\nPORT ( A, B\\n: IN\\nSIGNED(3 DOWNTO 0) ;\\nAeqB, AgtB, AltB : OUT STD LOGIC ) ;\\nEND compare ;\\nARCHITECTURE Behavior OF compare IS\\nBEGIN\\nAeqB < 1 WHEN A  B ELSE 0 ;\\nAgtB < 1 WHEN A > B ELSE 0 ;\\nAltB < 1 WHEN A < B ELSE 0 ;\\nEND Behavior ;\\nFigure 6.35\\nThe code from Figure 6.34 for signed numbers.\\n350\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\n6.6.4\\nGenerate Statements\\nFigure 6.29 gives VHDL code for a 16-to-1 multiplexer using ve instances of a 4-to-1\\nmultiplexer subcircuit. The regular structure of the code suggests that it could be written in\\na more compact form using a loop. VHDL provides a feature called the FOR GENERATE\\nstatement for describing regularly structured hierarchical code.\\nFigure 6.36 shows the code from Figure 6.29 rewritten using a FOR GENERATE\\nstatement. The generate statement must have a label, so we have used the label G1 in\\nthe code. The loop instantiates four copies of the mux4to1 component, using the loop\\nindex i in the range from 0 to 3. The variable i is not explicitly declared in the code; it is\\nautomatically dened as a local variable whose scope is limited to the FOR GENERATE\\nstatement. The rst loop iteration corresponds to the instantiation statement labeled Mux1\\nin Figure 6.29. The * operator represents multiplication; hence for the rst loop iteration\\nthe VHDL compiler translates the signal names w(4  i), w(4  i + 1), w(4  i + 2), and\\nw(4  i + 3) into signal names w(0), w(1), w(2), and w(3). The loop iterations for i = 1,\\ni = 2, and i = 3 correspond to the statements labeled Mux2, Mux3, and Mux4 in Figure\\n6.29. The statement labeled Mux5 in Figure 6.29 does not t within the loop, so it is included\\nas a separate statement in Figure 6.36. The circuit generated from the code in Figure 6.36\\nis identical to the circuit produced by using the code in Figure 6.29.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.mux4to1 package.all ;\\nENTITY mux16to1 IS\\nPORT ( w : IN\\nSTD LOGIC VECTOR(0 TO 15) ;\\ns\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux16to1 ;\\nARCHITECTURE Structure OF mux16to1 IS\\nSIGNAL m : STD LOGIC VECTOR(0 TO 3) ;\\nBEGIN\\nG1: FOR i IN 0 TO 3 GENERATE\\nMuxes: mux4to1 PORT MAP (\\nw(4*i), w(4*i+1), w(4*i+2), w(4*i+3), s(1 DOWNTO 0), m(i) ) ;\\nEND GENERATE ;\\nMux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ;\\nEND Structure ;\\nFigure 6.36\\nCode for a 16-to-1 multiplexer using a generate statement.\\n6.6\\nVHDL for Combinational Circuits\\n351\\nExample 6.17\\nIn addition to the FOR GENERATE statement, VHDL provides another type of generate\\nstatement called IF GENERATE. Figure 6.37 illustrates the use of both types of generate\\nstatements. The code shown is a hierarchical description of the 4-to-16 decoder given in\\nFigure 6.18, using ve instances of the dec2to4 component dened in Figure 6.30. The\\ndecoder inputs are the four-bit signal w, the enable is En, and the outputs are the 16-bit\\nsignal y.\\nFollowingthecomponentdeclarationforthedec2to4subcircuit, thearchitecturedenes\\nthe signal m, which represents the outputs of the 2-to-4 decoder on the left of Figure\\n6.18. The ve copies of the dec2to4 component are instantiated by the FOR GENERATE\\nstatement. In each iteration of the loop, the statement labeled Dec_ri instantiates a dec2to4\\ncomponent that corresponds to one of the 2-to-4 decoders on the right side of Figure 6.18.\\nThe rst loop iteration generates the dec2to4 component with data inputs w1 and w0, enable\\ninput m0, and outputs y0, y1, y2, y3. The other loop iterations also use data inputs w1w0, but\\nuse different bits of m and y.\\nThe IF GENERATE statement, labeled G2, instantiates a dec2to4 component in the last\\nloop iteration, for which the condition i = 3 is true. This component represents the 2-to-4\\ndecoder on the left of Figure 6.18. It has the two-bit data inputs w3 and w2, the enable En, and\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY dec4to16 IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 15) ) ;\\nEND dec4to16 ;\\nARCHITECTURE Structure OF dec4to16 IS\\nCOMPONENT dec2to4\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 3) ) ;\\nEND COMPONENT ;\\nSIGNAL m : STD LOGIC VECTOR(0 TO 3) ;\\nBEGIN\\nG1: FOR i IN 0 TO 3 GENERATE\\nDec ri: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(i), y(4*i TO 4*i+3) );\\nG2: IF i=3 GENERATE\\nDec left: dec2to4 PORT MAP ( w(i DOWNTO i-1), En, m ) ;\\nEND GENERATE ;\\nEND GENERATE ;\\nEND Structure ;\\nFigure 6.37\\nHierarchical code for a 4-to-16 binary decoder.\\n352\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nthe outputs m0, m1, m2, and m3. Note that instead of using the IF GENERATE statement,\\nwe could have instantiated this component outside the FOR GENERATE statement. We\\nhave written the code as shown simply to give an example of the IF GENERATE statement.\\nThe generate statements in Figures 6.36 and 6.37 are used to instantiate components.\\nAnother use of generate statements is to generate a set of logic equations. An example of\\nthis use will be given in Figure 7.73.\\n6.6.5\\nConcurrent and Sequential Assignment Statements\\nWe have introduced several types of assignment statements: simple assignment statements,\\nwhich involve logic or arithmetic expressions, selected assignment statements, and condi-\\ntional assignment statements. All of these statements share the property that the order in\\nwhich they appear in VHDL code does not affect the meaning of the code. Because of this\\nproperty, these statements are called the concurrent assignment statements.\\nVHDL also provides a second category of statements, called sequential assignment\\nstatements, for which the ordering of the statements may affect the meaning of the code.\\nWewilldiscusstwotypesofsequentialassignmentstatements, calledif-then-elsestatements\\nand case statements. VHDL requires that the sequential assignment statements be placed\\ninside another type of statement, called a process statement.\\n6.6.6\\nProcess Statement\\nFigures 6.27 and 6.31 show two ways of describing a 2-to-1 multiplexer, using the selected\\nand conditional signal assignments. The same circuit can also be described using an if-then-\\nelse statement, but this statement must be placed inside a process statement. Figure 6.38\\nshows such code. The process statement, or simply process, begins with the PROCESS\\nkeyword, followed by a parenthesized list of signals, called the sensitivity list.\\nFor a\\ncombinational circuit like the multiplexer, the sensitivity list includes all input signals that\\nare used inside the process. The process statement is translated by the VHDL compiler into\\nlogic equations. In the gure the process consists of the single if-then-else statement that\\ndescribes the multiplexer function. Thus the sensitivity list comprises the data inputs, w0\\nand w1, and the select input s.\\nIn general, there can be a number of statements inside a process. These statements are\\nconsidered as follows. Using VHDL jargon, we say that when there is a change in the value\\nof any signal in the processs sensitivity list, then the process becomes active. Once active,\\nthe statements inside the process are evaluated in sequential order. Any assignments made\\nto signals inside the process are not visible outside the process until all of the statements in\\nthe process have been evaluated. If there are multiple assignments to the same signal, only\\nthe last one has any visible effect. This is illustrated in Example 6.18.\\n6.6\\nVHDL for Combinational Circuits\\n353\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nPORT ( w0, w1, s : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nPROCESS ( w0, w1, s )\\nBEGIN\\nIF s 0 THEN\\nf < w0 ;\\nELSE\\nf < w1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.38\\nA 2-to-1 multiplexer specied using the if-then-else\\nstatement.\\nExample 6.18\\nThe code in Figure 6.39 is equivalent to the code in Figure 6.38. The rst statement in the\\nprocess assigns the value of w0 to f . This provides a default value for f but the assignment\\ndoes not actually take place until the end of the process. In VHDL jargon we say that\\nthe assignment is scheduled to occur after all of the statements in the process have been\\nevaluated. If another assignment to f takes place while the process is active, the default\\nassignment will be overridden. The second statement in the process assigns the value of w1\\nto f if the value of s is equal to 1. If this condition is true, then the default assignment is\\noverridden. Thus if s = 0, then f = w0, and if s = 1, then f = w1, which denes the 2-to-1\\nmultiplexer. Compiling this code results in the same circuit as for Figures 6.27, 6.31, and\\n6.38, namely, f = sw0 + sw1.\\nThe process statement in Figure 6.39 illustrates that the ordering of the statements in\\na process can affect the meaning of the code. Consider reversing the order of the two\\nstatements so that the if-then-else statement is evaluated rst. If s = 1, f is assigned\\nthe value of w1. This assignment is scheduled and does not take place until the end of\\nthe process. However, the statement f <= w0 is evaluated last. It overrides the rst\\nassignment, and f is assigned the value of w0 regardless of the value of s. Hence instead\\nof describing a multiplexer, when the statements inside the process are reversed, the code\\nrepresents the trivial circuit f = w0.\\n354\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nPORT ( w0, w1, s : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nPROCESS ( w0, w1, s )\\nBEGIN\\nf < w0 ;\\nIF s  1 THEN\\nf < w1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.39\\nAlternative code for the 2-to-1 multiplexer using an\\nif-then-else statement.\\nExample 6.19\\nFigure 6.40 gives an example that contains both a concurrent assignment statement and a\\nprocess statement. It describes a priority encoder and is equivalent to the code in Figure\\n6.32. The process describes the desired priority scheme using an if-then-else statement. It\\nspecies that if the input w3 is 1, then the output is set to y = 11. This assignment does not\\ndepend on the values of inputs w2, w1, or w0; hence their values do not matter. The other\\nclauses in the if-then-else statement are evaluated only if w3 = 0. The rst ELSIF clause\\nstates that if w2 is 1, then y = 10. If w2 = 0, then the next ELSIF clause results in y = 01\\nif w1 = 1. If w3 = w2 = w1 = 0, then the ELSE clause results in y = 00. This assignment\\nis done whether or not w0 is 1; Figure 6.24 indicates that y can be set to any pattern when\\nw = 0000 because z will be set to 0 in this case.\\nThe priority encoders output z must be set to 1 whenever at least one of the data\\ninputs is 1. This output is dened by the conditional assignment statement at the end of\\nFigure 6.40. The VHDL syntax does not allow a conditional assignment statement (or\\na selected assignment statement) to appear inside a process. An alternative would be to\\nspecify the value of z by using an if-then-else statement inside the process. The reason that\\nwe have written the code as given in the gure is to illustrate that concurrent assignment\\nstatements can be used in conjunction with process statements. The process statement\\nserves the purpose of separating the sequential statements from the concurrent statements.\\nNote that the ordering of the process statement and the conditional assignment statement\\ndoes not matter. VHDL stipulates that while the statements inside a process are sequential\\nstatements, the process statement itself is a concurrent statement.\\n6.6\\nVHDL for Combinational Circuits\\n355\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY priority IS\\nPORT ( w : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\ny\\n: OUT STD LOGIC VECTOR(1 DOWNTO 0) ;\\nz\\n: OUT STD LOGIC ) ;\\nEND priority ;\\nARCHITECTURE Behavior OF priority IS\\nBEGIN\\nPROCESS ( w )\\nBEGIN\\nIF w(3)  1 THEN\\ny < 11 ;\\nELSIF w(2) 1 THEN\\ny < 10 ;\\nELSIF w(1) 1 THEN\\ny < 01 ;\\nELSE\\ny < 00 ;\\nEND IF ;\\nEND PROCESS ;\\nz < 0 WHEN w  0000 ELSE 1 ;\\nEND Behavior ;\\nFigure 6.40\\nA priority encoder specied using the if-then-else statement.\\nExample 6.20\\nFigure 6.41 shows an alternative style of code for the priority encoder, using if-then-else\\nstatements. The rst statement in the process provides the default value of 00 for y1y0.\\nThe second statement overrides this if w1 is 1, and sets y1y0 to 01. Similarly, the third and\\nfourth statements override the previous ones if w2 or w3 are 1, and set y1y0 to 10 and 11,\\nrespectively. These four statements are equivalent to the single if-then-else statement in\\nFigure 6.40 that describes the priority scheme. The value of z is specied using a default\\nassignment statement, followed by an if-then-else statement that overrides the default if\\nw = 0000. Although the examples in Figures 6.40 and 6.41 are equivalent, the meaning of\\nthe code in Figure 6.40 is probably easier to understand.\\nExample 6.21\\nFigure 6.34 species a four-bit comparator that produces the three outputs AeqB, AgtB, and\\nAltB. Figure 6.42 shows how such specication can be written using if-then-else statements.\\nFor simplicity, one-bit numbers are used for the inputs A and B, and only the code for the\\n356\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY priority IS\\nPORT ( w : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\ny\\n: OUT STD LOGIC VECTOR(1 DOWNTO 0) ;\\nz\\n: OUT STD LOGIC ) ;\\nEND priority ;\\nARCHITECTURE Behavior OF priority IS\\nBEGIN\\nPROCESS ( w )\\nBEGIN\\ny < 00 ;\\nIF w(1)  1 THEN y < 01 ; END IF ;\\nIF w(2)  1 THEN y < 10 ; END IF ;\\nIF w(3)  1 THEN y < 11 ; END IF ;\\nz <1 ;\\nIF w  0000 THEN z <0 ; END IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.41\\nAlternative code for the priority encoder.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY compare1 IS\\nPORT ( A, B : IN\\nSTD LOGIC ;\\nAeqB : OUT STD LOGIC ) ;\\nEND compare1 ;\\nARCHITECTURE Behavior OF compare1 IS\\nBEGIN\\nPROCESS ( A, B )\\nBEGIN\\nAeqB < 0 ;\\nIF A  B THEN\\nAeqB < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.42\\nCode for a one-bit equality comparator.\\n6.6\\nVHDL for Combinational Circuits\\n357\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY implied IS\\nPORT ( A, B : IN\\nSTD LOGIC ;\\nAeqB : OUT STD LOGIC ) ;\\nEND implied ;\\nARCHITECTURE Behavior OF implied IS\\nBEGIN\\nPROCESS ( A, B )\\nBEGIN\\nIF A  B THEN\\nAeqB < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.43\\nAn example of code that results in implied memory.\\nAeqB output is shown. The process assigns the default value of 0 to AeqB and then the\\nif-then-else statement changes AeqB to 1 if A and B are equal. It is instructive to consider\\nthe effect on the semantics of the code if the default assignment statement is removed, as\\nillustrated in Figure 6.43.\\nWith only the if-then-else statement, the code does not specify what value AeqB should\\nhave if the condition A = B is not true. The VHDL semantics stipulate that in cases where\\nthe code does not specify the value of a signal, the signal should retain its current value.\\nFor the code in Figure 6.43, once A and B are equal, resulting in AeqB = 1, then AeqB will\\nremain set to 1 indenitely, even if A and B are no longer equal. In the VHDL jargon, the\\nAeqB output is said to have implied memory because the circuit synthesized from the code\\nwill remember, or store the value AeqB = 1. Figure 6.44 shows the circuit synthesized\\nfrom the code. The XOR gate produces a 1 when A and B are equal, and the OR gate ensures\\nthat AeqB remains set to 1 indenitely.\\nThe implied memory that results from the code in Figure 6.43 is not useful, because\\nit generates a comparator circuit that does not function correctly. However, we will show\\nA\\nB\\nAeqB\\nFigure 6.44\\nThe circuit generated from the code in Figure 6.43.\\n358\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nin Chapter 7 that the semantics of implied memory are useful for other types of circuits,\\nwhich have the capability to store logic signal values in memory elements.\\n6.6.7\\nCase Statement\\nA case statement is similar to a selected signal assignment in that the case statement has a\\nselection signal and includes WHEN clauses for various valuations of this selection signal.\\nFigure 6.45 shows how the case statement can be used as yet another way of describing\\nthe 2-to-1 multiplexer circuit. The case statement begins with the CASE keyword, which\\nspecies that s is to be used as the selection signal. The rst WHEN clause species,\\nfollowing the => symbol, the statements that should be evaluated when s = 0. In this\\nexample the only statement evaluated when s = 0 is f <= w0. The case statement must\\ninclude a WHEN clause for all possible valuations of the selection signal. Hence the second\\nWHEN clause, which contains f <= w1, uses the OTHERS keyword.\\nExample 6.22\\nFigure 6.30 gives the code for a 2-to-4 decoder. A different way of describing this circuit,\\nusing sequential assignment statements, is shown in Figure 6.46. The process rst uses an\\nif-then-else statement to check the value of the decoder enable signal En. If En = 1, the\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nPORT ( w0, w1, s : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nPROCESS ( w0, w1, s )\\nBEGIN\\nCASE s IS\\nWHEN 0 >\\nf < w0 ;\\nWHEN OTHERS >\\nf < w1 ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.45\\nA case statement that represents a 2-to-1 multiplexer.\\n6.6\\nVHDL for Combinational Circuits\\n359\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY dec2to4 IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 3) ) ;\\nEND dec2to4 ;\\nARCHITECTURE Behavior OF dec2to4 IS\\nBEGIN\\nPROCESS ( w, En )\\nBEGIN\\nIF En  1 THEN\\nCASE w IS\\nWHEN 00 >\\ny < 1000 ;\\nWHEN 01 >\\ny < 0100 ;\\nWHEN 10 >\\ny < 0010 ;\\nWHEN OTHERS >\\ny < 0001 ;\\nEND CASE ;\\nELSE\\ny < 0000 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.46\\nA process statement that describes a 2-to-4 binary decoder.\\ncase statement sets the output y to the appropriate value based on the input w. The case\\nstatement represents the rst four rows of the truth table in Figure 6.16a. If En = 0, the\\nELSE clause sets y to 0000, as specied in the bottom row of the truth table.\\nExample 6.23\\nAnother example of a case statement is given in Figure 6.47. The entity is named seg7, and\\nit represents the BCD-to-7-segment decoder in Figure 6.25. The BCD input is represented\\nby the four-bit signal named bcd, and the seven outputs are the seven-bit signal named leds.\\nThe case statement is formatted so that it resembles the truth table in Figure 6.25c. Note\\nthat there is a comment to the right of the case statement, which labels the seven outputs\\n360\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY seg7 IS\\nPORT ( bcd\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nleds : OUT STD LOGIC VECTOR(1 TO 7) ) ;\\nEND seg7 ;\\nARCHITECTURE Behavior OF seg7 IS\\nBEGIN\\nPROCESS ( bcd )\\nBEGIN\\nCASE bcd IS\\n- -\\nabcdef g\\nWHEN 0000\\n>\\n>\\n>\\n>\\n>\\n>\\n>\\n>\\n>\\n>\\n>\\nleds < 1111110 ;\\nWHEN 0001\\nleds < 0110000 ;\\nWHEN 0010\\nleds < 1101101 ;\\nWHEN 0011\\nleds < 1111001 ;\\nWHEN 0100\\nleds < 0110011 ;\\nWHEN 0101\\nleds < 1011011 ;\\nWHEN 0110\\nleds < 1011111 ;\\nWHEN 0111\\nleds < 1110000 ;\\nWHEN 1000\\nleds < 1111111 ;\\nWHEN 1001\\nleds < 1110011 ;\\nWHEN OTHERS\\nleds < -- - - - - -  ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.47\\nCode that represents a BCD-to-7-segment decoder.\\nwith the letters from a to g. These labels indicate to the reader the correlation between the\\nseven-bit leds signal in the VHDL code and the seven segments in Figure 6.25b. The nal\\nWHEN clause in the case statement sets all seven bits of leds to . Recall that  is used\\nin VHDL to denote a dont-care condition. This clause represents the dont-care conditions\\ndiscussed for Figure 6.25, which are the cases where the bcd input does not represent a\\nvalid BCD digit.\\nExample 6.24\\nAnarithmeticlogicunit(ALU)isalogiccircuitthatperformsvariousBooleanandarithmetic\\noperations on n-bit operands. In section 3.5 we discussed a family of standard chips called\\nthe 7400-series chips. We said that some of these chips contain basic logic gates, and others\\nprovide commonly used logic circuits. One example of an ALU is the standard chip called\\nthe 74381. Table 6.1 species the functionality of this chip. It has 2 four-bit data inputs,\\nnamed A and B; a three-bit select input s; and a four-bit output F. As the table shows,\\n6.6\\nVHDL for Combinational Circuits\\n361\\nTable 6.1\\nThe functionality\\nof the 74381\\nALU.\\nInputs\\nOutputs\\nOperation\\ns2 s1 s0\\nF\\nClear\\n0 0 0\\n0 0 0 0\\nBA\\n0 0 1\\nB  A\\nAB\\n0 1 0\\nA  B\\nADD\\n0 1 1\\nA + B\\nXOR\\n1 0 0\\nA XOR B\\nOR\\n1 0 1\\nA OR B\\nAND\\n1 1 0\\nA AND B\\nPreset\\n1 1 1\\n1 1 1 1\\nF is dened by various arithmetic or Boolean operations on the inputs A and B. In this\\ntable + means arithmetic addition, and  means arithmetic subtraction. To avoid confusion,\\nthe table uses the words XOR, OR, and AND for the Boolean operations. Each Boolean\\noperation is done in a bit-wise fashion. For example, F = A AND B produces the four-bit\\nresult f0 = a0b0, f1 = a1b1, f2 = a2b2, and f3 = a3b3.\\nFigure 6.48 shows how the functionality of the 74381 ALU can be described using\\nVHDL code. The std_logic_unsigned package, introduced in section 5.5.4, is included\\nso that the STD_LOGIC_VECTOR signals A and B can be used in unsigned arithmetic\\noperations. The case statement shown corresponds directly to Table 6.1.\\n6.6.8\\nVHDL Operators\\nIn this section we discuss the VHDL operators that are useful for synthesizing logic circuits.\\nTable 6.2 lists these operators in groups that reect the type of operation performed.\\nTo illustrate the results produced by the various operators, we will use three-bit vectors\\nA(2 DOWNTO 0), B(2 DOWNTO 0), and C(2 DOWNTO 0).\\nLogical Operators\\nThe logical operators can be used with bit and boolean types of operands. The operands\\ncan be either single-bit scalars or multibit vectors. For example, the statement\\nC <= NOT A;\\nproduces the result c2 = a2, c1 = a1, and c0 = a0, where ai and ci are the bits of the vectors\\nA and C.\\n362\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY alu IS\\nPORT ( s\\n: IN\\nSTD LOGIC VECTOR(2 DOWNTO 0) ;\\nA, B : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nF\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND alu ;\\nARCHITECTURE Behavior OF alu IS\\nBEGIN\\nPROCESS ( s, A, B )\\nBEGIN\\nCASE s IS\\nWHEN 000 >\\nF < 0000 ;\\nWHEN 001 >\\nF < B  A ;\\nWHEN 010 >\\nF < A  B ;\\nWHEN 011 >\\nF < A + B ;\\nWHEN 100 >\\nF < A XOR B ;\\nWHEN 101 >\\nF < A OR B ;\\nWHEN 110 >\\nF < A AND B ;\\nWHEN OTHERS >\\nF < 1111 ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.48\\nCode that represents the functionality of the 74381 ALU chip.\\nThe statement\\nC <= AAND B;\\ngenerates c2 = a2  b2, c1 = a1  b1, and c0 = a0  b0. The other operators lead to similar\\nevaluations.\\nRelational Operators\\nThe relational operators are used to compare expressions. The result of the comparison\\nis TRUE or FALSE. The expressions that are compared must be of the same type. For\\n6.6\\nVHDL for Combinational Circuits\\n363\\nTable 6.2\\nVHDL operators (used for synthesis).\\nOperator category\\nOperator symbol\\nOperation performed\\nLogical\\nAND\\nAND\\nOR\\nOR\\nNAND\\nNot AND\\nNOR\\nNot OR\\nXOR\\nXOR\\nXNOR\\nNot XOR\\nNOT\\nNOT\\nRelational\\n=\\nEquality\\n/=\\nInequality\\n>\\nGreater than\\n<\\nLess than\\n>=\\nGreater than or equal to\\n<=\\nLess than or equal to\\nArithmetic\\n+\\nAddition\\n\\nSubtraction\\n\\nMultiplication\\n/\\nDivision\\nConcatenation\\n&\\nConcatenation\\nShift and Rotate\\nSLL\\nShift left logical\\nSRL\\nShift right logical\\nSLA\\nShift left arithmetic\\nSRA\\nShift right arithmetic\\nROL\\nRotate left\\nROR\\nRotate right\\nexample, if A = 011 and B = 010 then A > B evaluates to TRUE, and B /= 010\\nevaluates to FALSE.\\nArithmetic Operators\\nWe have already encountered the arithmetic operators in Chapter 5. They perform\\nstandard arithmetic operations. Thus\\nC <= A + B;\\nputs the three-bit sum of A plus B into C, while\\nC <= A  B;\\nputs the difference of A and B into C. The operation\\nC <= A;\\nplaces the 2s complement of A into C.\\nThe addition, subtraction, and multiplication operations are supported by most CAD\\nsynthesis tools. However, the division operation is often not supported. When the VHDL\\ncompiler encounters an arithmetic operator, it usually synthesizes it by using an appropriate\\nmodule from a library.\\n364\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nConcatenate Operator\\nThis operator concatenates two or more vectors to create a larger vector. For example,\\nD <= A & B;\\ndenes the six-bit vector D = a2a1a0b2b1b0. Similarly, the concatenation\\nE <= 111 & A & 00;\\nproduces the eight-bit vector E = 111a2a1a000.\\nShift and Rotate Operators\\nA vector operand can be shifted to the right or left by a number of bits specied as a\\nconstant. When bits are shifted, the vacant bit positions are lled with 0s. For example,\\nB <= A SLL 1;\\nresults in b2 = a1, b1 = a0, and b0 = 0. Similarly,\\nB <= A SRL 2;\\nyields b2 = b1 = 0 and b0 = a2.\\nThe arithmetic shift left, SLA, has the same effect as SLL. But, the arithmetic shift\\nright, SRA, performs the sign extension by replicating the sign bit into the positions left\\nvacant after shifting. Hence\\nB <= A SRA 1;\\ngives b2 = a2, b1 = a2, and b0 = a1.\\nAn operand can also be rotated, in which case the bits shifted out from one end are\\nplaced into the vacated positions at the other end. For example,\\nB <= A ROR 2;\\nproduces b2 = a1, b1 = a0, and b0 = a2.\\nOperator Precedence\\nOperators in different categories have different precedence. Operators in the same\\ncategoryhavethesameprecedence, andareevaluatedfromlefttorightinagivenexpression.\\nIt is a good practice to use parentheses to indicate the desired order of operations in the\\nexpression. To illustrate this point, consider the statement\\nS <= A + B + C + D;\\nwhich denes the addition of four vector operands. The VHDL compiler will synthesize\\na circuit as if the expression was written in the form ((A + B) + C) + D, which gives a\\ncascade of three adders so that the nal sum will be available after a propagation delay\\nthrough three adders. By writing the statement as\\nS <= (A + B) + (C + D);\\n6.7\\nConcluding Remarks\\n365\\nthe synthesized circuit will still have three adders, but since the sums A + B and C + D are\\ngenerated in parallel, the nal sum will be available after a propagation delay through only\\ntwo adders.\\nTable 6.2 groups the operators informally according to their functionality. It shows only\\nthose operators that are used to synthesize logic circuits. The VHDL Standard species\\nadditional operators, which are useful for simulation and documentation purposes. All\\noperators are grouped into different classes, with a dened precedence ordering between\\nclasses. We discuss this issue in Appendix A, section A.3.\\n6.7\\nConcluding Remarks\\nThis chapter has introduced a number of circuit building blocks. Examples using these\\nblocks to construct larger circuits will be presented in Chapters 7 and 10. To describe the\\nbuilding block circuits efciently, several VHDL constructs have been introduced. In many\\ncases a given circuit can be described in various ways, using different constructs. A circuit\\nthat can be described using a selected signal assignment can also be described using a case\\nstatement. Circuits that t well with conditional signal assignments are also well-suited to\\nif-then-else statements. In general, there are no clear rules that dictate when one type of\\nassignment statement should be preferred over another. With experience the user develops\\na sense for which types of statements work well in a particular design situation. Personal\\npreference also inuences how the code is written.\\nVHDL is not a programming language, and VHDL code should not be written as if it\\nwere a computer program. The concurrent and sequential assignment statements discussed\\nin this chapter can be used to create large, complex circuits. A good way to design such\\ncircuits is to construct them using well-dened modules, in the manner that we illustrated\\nfor the multiplexers, decoders, encoders, and so on. Additional examples using the VHDL\\nstatements introduced in this chapter are given in Chapters 7 and 8. In Chapter 10 we\\nprovide a number of examples of using VHDL code to describe larger digital systems. For\\nmore information on VHDL, the reader can consult more specialized books [510].\\nIn the next chapter we introduce logic circuits that include the ability to store logic\\nsignal values in memory elements.\\n6.8\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 6.25\\nProblem: Implement the function f (w1, w2, w3) =  m(0, 1, 3, 4, 6, 7) by using a 3-to-8\\nbinary decoder and an OR gate.\\n366\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nSolution: Thedecodergeneratesaseparateoutputforeachmintermoftherequiredfunction.\\nThese outputs are then combined in the OR gate, giving the circuit in Figure 6.49.\\nExample 6.26 Problem: Derive a circuit that implements an 8-to-3 binary encoder.\\nSolution: The truth table for the encoder is shown in Figure 6.50. Only those rows for\\nwhich a single input variable is equal to 1 are shown; the other rows can be treated as dont\\ncare cases. From the truth table it is seen that the desired circuit is dened by the equations\\ny2 = w4 + w5 + w6 + w7\\ny1 = w2 + w3 + w6 + w7\\ny0 = w1 + w3 + w5 + w7\\nExample 6.27 Problem: Implement the function\\nf (w1, w2, w3, w4) = w1w2w4w5 + w1w2 + w1w3 + w1w4 + w3w4w5\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\ny7\\ny6\\ny5\\ny4\\nw2\\nf\\n1\\nw1\\nw2\\nw3\\nFigure 6.49\\nCircuit for Example 6.25.\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\nw0\\ny2\\n0\\ny1\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n1\\nw1\\n1\\n0\\n0\\n0\\nw2\\n0\\n1\\n0\\n0\\nw3\\n0\\n0\\n1\\n0\\nw4\\n0\\n0\\n0\\n0\\nw5\\n0\\n0\\n0\\n0\\nw6\\n0\\n0\\n0\\n0\\nw7\\n0\\n0\\n0\\n0\\ny0\\n1\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\nFigure 6.50\\nTruth table for an 8-to-3 binary encoder.\\n6.8\\nExamples of Solved Problems\\n367\\nby using a 4-to-1 multiplexer and as few other gates as possible. Assume that only the\\nuncomplemented inputs w1, w2, w3, and w4 are available.\\nSolution: Since variables w1 and w4 appear in more product terms in the expression for\\nf than the other three variables, let us perform Shannons expansion with respect to these\\ntwo variables. The expansion gives\\nf = w1w4fw1w4 + w1w4fw1w4 + w1w4fw1w4 + w1w4fw1w4\\n= w1w4(w2w5) + w1w4(w3w5) + w1w4(w2 + w3) + w1w2(1)\\nWe can use a NOR gate to implement w2w5 = w2 + w5. We also need an AND gate and\\nan OR gate. The complete circuit is presented in Figure 6.51.\\nExample 6.28\\nProblem: In Chapter 4 we pointed out that the rows and columns of a Karnaugh map\\nare labeled using Gray code. This is a code in which consecutive valuations differ in one\\nvariable only. Figure 6.52 depicts the conversion between three-bit binary and Gray codes.\\nDesign a circuit that can convert a binary code into Gray code according to the gure.\\nSolution: From the gure it follows that\\ng2 = b2\\ng1 = b1b2 + b1b2\\n= b1  b2\\ng0 = b0b1 + b0b1\\n= b0  b1\\nf\\nw2w5\\nw3 w5\\nw2\\nw3\\n+\\nw1\\nw4\\nw2\\nw5\\nw3\\n1\\nFigure 6.51\\nCircuit for Example 6.27.\\n368\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\nb0\\ng2\\n0\\ng1\\n0\\n1\\n1\\n0\\nb1\\nb2\\ng0\\n1\\n1\\n1\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\nFigure 6.52\\nBinary to Gray code coversion.\\nExample 6.29 Problem: In section 6.1.2 we showed that any logic function can be decomposed using\\nShannons expansion theorem. For a four-variable function, f (w1, . . . , w4), the expansion\\nwith respect to w1 is\\nf (w1, . . . , w4) = w1fw1 + w1fw1\\nA circuit that implements this expression is given in Figure 6.53a.\\n(a) If the decomposition yields fw1 = 0, then the multiplexer in the gure can be replaced\\nby a single logic gate. Show this circuit.\\n(b) Repeat part (a) for the case where fw1 = 1.\\nSolution: The desired circuits are shown in parts (b) and (c) of Figure 6.53.\\nExample 6.30 Problem: In several commercial FPGAs the logic blocks are 4-LUTs. What is the minimum\\nnumber of 4-LUTs needed to construct a 4-to-1 multiplexer with select inputs s1 and s0 and\\ndata inputs w3, w2, w1, and w0?\\nSolution: A straightforward attempt is to use directly the expression that denes the 4-to-1\\nmultiplexer\\nf = s1s0w0 + s1s0w1 + s1s0w2 + s1s0w3\\nLet g = s1s0w0 + s1s0w1 and h = s1s0w2 + s1s0w3, so that f = g + h. This decomposition\\nleads to the circuit in Figure 6.54a, which requires three LUTs.\\nWhen designing logic circuits, one can sometimes come up with a clever idea which\\nleads to a superior implementation. Figure 6.54b shows how it is possible to implement\\nthe multiplexer with just two LUTs, based on the following observation. The truth table in\\nFigure 6.2b indicates that when s1 = 0 the output must be either w0 or w1, as determined\\nby the value of s0. This can be generated by the rst LUT. The second LUT must make the\\nchoice between w2 and w3 when s1 = 1. But, the choice can be made only by knowing the\\nvalue of s0. Since it is impossible to have ve inputs in the LUT, more information has to\\nbe passed from the rst to the second LUT. Observe that when s1 = 1 the output f will be\\nequal to either w2 or w3, in which case it is not necessary to know the values of w0 and w1.\\n6.8\\nExamples of Solved Problems\\n369\\nf\\nw1\\nw2\\nw3\\nw4\\nf w1\\nfw1\\n0\\n1\\n(a) Shannons expansion of the function f.\\nfw1\\nw1\\nw2\\nw3\\nw4\\nf\\n(b) Solution for part a\\nw1\\nw2\\nw3\\nw4\\nf\\nf w1\\n(c) Solution for part b\\nFigure 6.53\\nCircuits for Example 6.29.\\nHence, in this case we can pass on the value of s0 through the rst LUT, rather than w0 or\\nw1. This can be done by making the function of this LUT\\nk = s1s0w0 + s1s0w1 + s1s0\\nThen, the second LUT performs the function\\nf = s1k + s1kw3 + s1kw4\\nExample 6.31\\nProblem: In digital systems it is often necessary to have circuits that can shift the bits of\\na vector by one or more bit positions to the left or right. Design a circuit that can shift a\\nfour-bit vector W = w3w2w1w0 one bit position to the right when a control signal Shift is\\nequal to 1. Let the outputs of the circuit be a four-bit vector Y = y3y2y1y0 and a signal k,\\n370\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nw0\\nw1\\ns0\\ns1\\nw2\\nw3\\nf\\nk\\n(b) Using two LUTs\\n(a) Using three LUTs\\ns0\\ns1\\nw0\\nw1\\nw2\\nw3\\nf\\n0\\n0\\ng\\nh\\nLUT\\nLUT\\nLUT\\nLUT\\nLUT\\nFigure 6.54\\nCircuits for Example 6.30.\\nw3\\nw2\\nw1\\nw0\\n0\\nShift\\ny3\\ny2\\ny1\\ny0\\nk\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\nFigure 6.55\\nA shifter circuit.\\nsuch that if Shift = 1 then y3 = 0, y2 = w3, y1 = w2, y0 = w1, and k = w0. If Shift = 0\\nthen Y = W and k = 0.\\nSolution: The required circuit can be implemented with ve 2-to-1 multiplexers as shown\\nin Figure 6.55. The Shift signal is used as the select input to each multiplexer.\\n6.8\\nExamples of Solved Problems\\n371\\nw3\\nw2\\nw1\\nw0\\ny3\\ny2\\ny1\\ny0\\ns1\\ns0\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\ny3\\ns1\\n0\\ns0\\ny2\\ny1\\ny0\\nw3 w2 w1 w0\\nw0 w3 w2 w1\\nw1 w0 w3 w2\\nw2 w1 w0 w3\\n(a) Truth table\\n(b) Circuit\\n0\\n1\\n2\\n3\\n0\\n1\\n2\\n3\\n0\\n1\\n2\\n3\\n0\\n1\\n2\\n3\\nFigure 6.56\\nA barrel shifter circuit.\\nExample 6.32\\nProblem: The shifter circuit in Example 6.31 shifts the bits of an input vector by one bit\\nposition to the right. It lls the vacated bit on the left side with 0. A more versatile shifter\\ncircuit may be able to shift by more bit positions at a time. If the bits that are shifted out are\\nplaced into the vacated positions on the left, then the circuit effectively rotates the bits of\\nthe input vector by a specied number of bit positions. Such a circuit is often called a barrel\\nshifter. Design a four-bit barrel shifter that rotates the bits by 0, 1, 2, or 3 bit positions as\\ndetermined by the valuation of two control signals s1 and s0.\\nSolution: The required action is given in Figure 6.56a. The barrel shifter can be imple-\\nmented with four 4-to-1 multiplexers as shown in Figure 6.56b. The control signals s1 and\\ns0 are used as the select inputs to the multiplexers.\\nExample 6.33\\nProblem: Write VHDL code that represents the circuit in Figure 6.19. Use the dec2to4\\nentity in Figure 6.30 as a subcircuit in your code.\\nSolution: The code is shown in Figure 6.57. Note that the dec2to4 entity can be included\\nin the same le as we have done in the gure, but it can also be in a separate le in the\\nproject directory.\\n372\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux4to1 IS\\nPORT ( s\\n: IN\\nSTD LOGIC VECTOR( 1 DOWNTO 0 ) ;\\nw : IN\\nSTD LOGIC VECTOR( 3 DOWNTO 0 ) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND mux4to1 ;\\nARCHITECTURE Structure OF mux4to1 IS\\nCOMPONENT dec2to4\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 3) );\\nEND COMPONENT;\\nSIGNAL High : STD LOGIC ;\\nSIGNAL y : STD LOGIC VECTOR( 3 DOWNTO 0 ) ;\\nBEGIN\\ndecoder: dec2to4 PORT MAP ( s, 1, y ) ;\\nf < (w(0) AND y(0)) OR (w(1) AND y(1)) OR\\n(w(2) AND y(2)) OR w(3) AND y(3) ) ;\\nEND Structure ;\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY dec2to4 IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn : IN\\nSTD LOGIC ;\\ny\\n: OUT STD LOGIC VECTOR(0 TO 3) ) ;\\nEND dec2to4 ;\\nARCHITECTURE Behavior OF dec2to4 IS\\nSIGNAL Enw : STD LOGIC VECTOR(2 DOWNTO 0) ;\\nBEGIN\\nEnw < En & w ;\\nWITH Enw SELECT\\ny < 1000 WHEN 100,\\n0100 WHEN 101,\\n0010 WHEN 110,\\n0001 WHEN 111,\\n0000 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 6.57\\nVHDL code for Example 6.33.\\n6.8\\nExamples of Solved Problems\\n373\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY shifter IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nIN\\nSTD LOGIC\\ny\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\n;\\nShift\\n:\\nk\\n: OUT STD LOGIC ) ;\\nEND shifter ;\\nARCHITECTURE Behavior OF shifter IS\\nBEGIN\\nPROCESS (Shift, w)\\nBEGIN\\nIF Shift  1 THEN\\ny(3) < 0 ;\\ny(2 DOWNTO 0) < w(3 DOWNTO 1) ;\\nk < w(0) ;\\nELSE\\ny < w ;\\nk < 0 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.58\\nStructural VHDL code that species the shifter circuit in\\nFigure 6.55.\\nExample 6.34\\nProblem: Write VHDL code that represents the shifter circuit in Figure 6.55.\\nSolution: There are two possible approaches: structural and behavioral. A structural\\ndescription is given in Figure 6.58. The IF construct is used to dene the desired shifting of\\nindividual bits. Atypical VHDLcompiler will implement this code with 2-to-1 multiplexers\\nas depicted in Figure 6.55.\\nA behavioral specication is given in Figure 6.59. It makes use of the shift operator\\nSRL. Since the shift and rotate operators are supported in the ieee.numeric_std.all library,\\nthis library must be included in the code. Note that the vectors w and y are dened to be of\\nUNSIGNED type.\\nExample 6.35\\nProblem: Write VHDL code that denes the barrel shifter in Figure 6.56.\\nSolution: The easiest way to specify the barrel shifter is by using the VHDLrotate operator.\\nThe complete code is presented in Figure 6.60.\\n374\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.numeric std.all ;\\nENTITY shifter IS\\nPORT ( w\\n: IN\\nUNSIGNED(3 DOWNTO 0) ;\\nShift : IN\\nSTD LOGIC ;\\ny\\n: OUT UNSIGNED(3 DOWNTO 0) ;\\nk\\n: OUT STD LOGIC ) ;\\nEND shifter ;\\nARCHITECTURE Behavior OF shifter IS\\nBEGIN\\nPROCESS (Shift, w)\\nBEGIN\\nIF Shift = 1 THEN\\ny < w SRL 1 ;\\nk < w(0) ;\\nELSE\\ny < w ;\\nk < 0 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.59\\nBehavioral VHDL code that species the shifter circuit in\\nFigure 6.55.\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n6.1\\nShow how the function f (w1, w2, w3) =  m(0, 2, 3, 4, 5, 7) can be implemented using a\\n3-to-8 binary decoder and an OR gate.\\n6.2\\nShow how the function f (w1, w2, w3) =  m(1, 2, 3, 5, 6) can be implemented using a\\n3-to-8 binary decoder and an OR gate.\\n*6.3\\nConsider the function f = w1w3 + w2w3 + w1w2. Use the truth table to derive a circuit for\\nf that uses a 2-to-1 multiplexer.\\n6.4\\nRepeat problem 6.3 for the function f = w2w3 + w1w2.\\n*6.5\\nFor the function f (w1, w2, w3) =  m(0, 2, 3, 6), use Shannons expansion to derive an\\nimplementation using a 2-to-1 multiplexer and any other necessary gates.\\nProblems\\n375\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.numeric std.all ;\\nENTITY barrel IS\\nPORT ( w : IN\\nUNSIGNED(3 DOWNTO 0) ;\\ns\\n: IN\\nUNSIGNED(1 DOWNTO 0) ) ;\\ny\\n: OUT UNSIGNED(3 DOWNTO 0) ) ;\\nEND barrel ;\\nARCHITECTURE Behavior OF barrel IS\\nBEGIN\\nPROCESS (s, w)\\nBEGIN\\nCASE s IS\\nWHEN 00 >\\ny < w ;\\nWHEN 01 >\\ny < w ROR 1 ;\\nWHEN 10 >\\ny < w ROR 2 ;\\nWHEN OTHERS >\\ny < w ROR 3 ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 6.60\\nVHDL code that species the barrel shifter circuit in\\nFigure 6.56.\\n6.6\\nRepeat problem 6.5 for the function f (w1, w2, w3) =  m(0, 4, 6, 7).\\n6.7\\nConsider the function f = w2+w1w3+w1w3. Show how repeated application of Shannons\\nexpansion can be used to derive the minterms of f .\\n6.8\\nRepeat problem 6.7 for f = w2 + w1w3.\\n6.9\\nProve Shannons expansion theorem presented in section 6.1.2.\\n*6.10\\nSection 6.1.2 shows Shannons expansion in sum-of-products form. Using the principle of\\nduality, derive the equivalent expression in product-of-sums form.\\n6.11\\nConsider the function f = w1w2 +w2w3 +w1w2w3. Give a circuit that implements f using\\nthe minimal number of two-input LUTs. Show the truth table implemented inside each\\nLUT.\\n376\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\ni3\\ni4\\ni5\\ni8\\nf\\ni2\\ni6\\ni1\\ni7\\nFigure P6.1\\nThe Actel Act 1 logic block.\\n*6.12\\nFor the function in problem 6.11, the cost of the minimal sum-of-products expression is 14,\\nwhich includes four gates and 10 inputs to the gates. Use Shannons expansion to derive a\\nmultilevel circuit that has a lower cost and give the cost of your circuit.\\n6.13\\nConsider the function f (w1, w2, w3, w4) =  m(0, 1, 3, 6, 8, 9, 14, 15). Derive an imple-\\nmentation using the minimum possible number of three-input LUTs.\\n*6.14\\nGive two examples of logic functions with ve inputs, w1, . . . , w5, that can be realized\\nusing 2 four-input LUTs.\\n6.15\\nFor the function, f , in Example 6.27 perform Shannons expansion with respect to variables\\nw1 and w2, rather than w1 and w4. How does the resulting circuit compare with the circuit\\nin Figure 6.51?\\n6.16\\nActel Corporation manufactures an FPGA family called Act 1, which has the multiplexer-\\nbased logic block illustrated in Figure P6.1. Show how the function f = w2w3 + w1w3 +\\nw2w3 can be implemented using only one Act 1 logic block.\\n6.17\\nShow how the function f = w1w3 +w1w3 +w2w3 +w1w2 can be realized using Act 1 logic\\nblocks. Note that there are no NOT gates in the chip; hence complements of signals have\\nto be generated using the multiplexers in the logic block.\\n*6.18\\nConsider the VHDL code in Figure P6.2. What type of circuit does the code represent?\\nComment on whether or not the style of code used is a good choice for the circuit that it\\nrepresents.\\n6.19\\nWrite VHDL code that represents the function in problem 6.1, using one selected signal\\nassignment.\\n6.20\\nWrite VHDL code that represents the function in problem 6.2, using one selected signal\\nassignment.\\n6.21\\nUsing a selected signal assignment, write VHDL code for a 4-to-2 binary encoder.\\nProblems\\n377\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY problem IS\\nPORT ( w\\n: IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nEn\\n: IN\\nSTD LOGIC ;\\ny0, y1, y2, y3 : OUT STD LOGIC ) ;\\nEND problem ;\\nARCHITECTURE Behavior OF problem IS\\nBEGIN\\nPROCESS (w, En)\\nBEGIN\\ny0 < 0 ; y1 < 0 ; y2 < 0 ; y3 < 0 ;\\nIF En  1 THEN\\nIF w  00 THEN y0 < 1 ;\\nELSIF w  01 THEN y1 < 1 ;\\nELSIF w  10 THEN y2 < 1 ;\\nELSE y3 < 1 ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure P6.2\\nCode for problem 6.18.\\n6.22\\nUsing a conditional signal assignment, write VHDL code for an 8-to-3 binary encoder.\\n6.23\\nDerive the circuit for an 8-to-3 priority encoder.\\n6.24\\nUsing a conditional signal assignment, write VHDL code for an 8-to-3 priority encoder.\\n6.25\\nRepeat problem 6.24, using an if-then-else statement.\\n6.26\\nCreate a VHDL entity named if2to4 that represents a 2-to-4 binary decoder using an if-\\nthen-else statement. Create a second entity named h3to8 that represents the 3-to-8 binary\\ndecoder in Figure 6.17, using two instances of the if2to4 entity.\\n6.27\\nCreate a VHDL entity named h6to64 that represents a 6-to-64 binary decoder. Use the\\ntreelike structure in Figure 6.18, in which the 6-to-64 decoder is built using ve instances\\nof the h3to8 decoder created in problem 6.26.\\n6.28\\nWrite VHDL code for a BCD-to-7-segment code converter, using a selected signal assign-\\nment.\\n*6.29\\nDerive minimal sum-of-products expressions for the outputs a, b, and c of the 7-segment\\ndisplay in Figure 6.25.\\n378\\nC H A P T E R\\n6\\n\\nCombinational-Circuit Building Blocks\\nd3\\nd2\\nd1\\nd0\\nVDD\\n2-to-4 decoder\\na0\\na1\\nFigure P6.3\\nA 4  4 ROM circuit.\\n6.30\\nDerive minimal sum-of-products expressions for the outputs d, e, f , and g of the 7-segment\\ndisplay in Figure 6.25.\\n6.31\\nDesign a shifter circuit, similar to the one in Figure 6.55, which can shift a four-bit input\\nvector, W = w3w2w1w0, one bit-position to the right when the control signal Right is equal\\nto 1, and one bit-position to the left when the control signal Left is equal to 1. When Right\\n= Left = 0, the output of the circuit should be the same as the input vector. Assume that\\nthe condition Right = Left = 1 will never occur.\\n6.32\\nDesign a circuit that can multiply an eight-bit number, A = a7, . . . , a0, by 1, 2, 3 or 4 to\\nproduce the result A, 2A, 3A or 4A, respectively.\\n6.33\\nWrite VHDL code that implements the task in problem 6.32.\\n6.34\\nUse multiplexers to implement the circuit for stage 0 of the carry-lookahead adder in Figure\\n5.19 (included in the right-most shaded area).\\n6.35\\nFigure 6.53 depicts the relationship between the binary and Gray codes. Design a circuit\\nthat can convert Gray code into binary code.\\n6.36\\nFigure 6.21 shows a block diagram of a ROM.Acircuit that implements a small ROM, with\\nfour rows and four columns, is depicted in Figure P6.3. Each X in the gure represents a\\nswitch that determines whether the ROM produces a 1 or 0 when that location is read.\\n(a) Show how a switch (X) can be realized using a single NMOS transistor.\\nReferences\\n379\\n(b) Draw the complete 44 ROM circuit, using your switches from part (a). The ROM\\nshould be programmed to store the bits 0101 in row 0 (the top row), 1010 in row 1, 1100 in\\nrow 2, and 0011 in row 3 (the bottom row).\\n(c) Show how each (X) can be implemented as a programmable switch (as opposed to\\nproviding either a 1 or 0 permanently), using an EEPROM cell as shown in Figure 3.64.\\nBriey describe how the storage cell is used.\\n6.37\\nShow the complete circuit for a ROM using the storage cells designed in Part (a) of problem\\n6.36 that realizes the logic functions\\nd3 = a0  a1\\nd2 = a0  a1\\nd1 = a0a1\\nd0 = a0 + a1\\nReferences\\n1. C. E. Shannon, Symbolic Analysis of Relay and Switching Circuits, Transactions\\nAIEE 57 (1938), pp. 713723.\\n2. Actel Corporation, MX FPGA Data Sheet, http://www.actel.com.\\n3. QuickLogic Corporation, pASIC 3 FPGA Data Sheet, http://www.quicklogic.com.\\n4. R. Landers, S. Mahant-Shetti, and C. Lemonds, A Multiplexer-Based Architecture\\nfor High-Density, Low Power Gate Arrays, IEEE Journal of Solid-State Circuits 30,\\nno. 4 (April 1995).\\n5. Z. Navabi, VHDLAnalysis and Modeling of Digital Systems, 2nd ed.\\n(McGraw-Hill: New York, 1998).\\n6. J. Bhasker, A VHDL Primer, 3rd ed. (Prentice-Hall: Englewood Cliffs, NJ, 1998).\\n7. D. L. Perry, VHDL, 3rd ed. (McGraw-Hill: New York, 1998).\\n8. K. Skahill, VHDL for Programmable Logic (Addison-Wesley: Menlo Park, CA,\\n1996).\\n9. A. Dewey, Analysis and Design of Digital Systems with VHDL (PWS Publishing Co.:\\nBoston, 1997).\\n10. D. J. Smith, HDL Chip Design (Doone Publications: Madison, AL, 1996).\\n381\\nc h a p t e r\\n7\\nFlip-Flops, Registers, Counters,\\nand a Simple Processor\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nLogic circuits that can store information\\n\\nFlip-ops, which store a single bit\\n\\nRegisters, which store multiple bits\\n\\nShift registers, which shift the contents of the register\\n\\nCounters of various types\\n\\nVHDL constructs used to implement storage elements\\n\\nDesign of small subsystems\\n\\nTiming considerations\\n382\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nIn previous chapters we considered combinational circuits where the value of each output depends solely on\\nthe values of signals applied to the inputs. There exists another class of logic circuits in which the values of the\\noutputs depend not only on the present values of the inputs but also on the past behavior of the circuit. Such\\ncircuits include storage elements that store the values of logic signals. The contents of the storage elements\\nare said to represent the state of the circuit. When the circuits inputs change values, the new input values\\neither leave the circuit in the same state or cause it to change into a new state. Over time the circuit changes\\nthrough a sequence of states as a result of changes in the inputs. Circuits that behave in this way are referred\\nto as sequential circuits.\\nIn this chapter we will introduce circuits that can be used as storage elements. But rst, we\\nwill motivate the need for such circuits by means of a simple example. Suppose that we wish\\nto control an alarm system, as shown in Figure 7.1. The alarm mechanism responds to the\\ncontrolinputOn/Off . ItisturnedonwhenOn/Off = 1, anditisoffwhenOn/Off = 0. The\\ndesired operation is that the alarm turns on when the sensor generates a positive voltage\\nsignal, Set, in response to some undesirable event. Once the alarm is triggered, it must\\nremain active even if the sensor output goes back to zero. The alarm is turned off manually\\nby means of a Reset input. The circuit requires a memory element to remember that the\\nalarm has to be active until the Reset signal arrives.\\nFigure 7.2 gives a rudimentary memory element, consisting of a loop that has two\\ninverters. If we assume that A = 0, then B = 1. The circuit will maintain these values\\nindenitely. We say that the circuit is in the state dened by these values. If we assume\\nthat A = 1, then B = 0, and the circuit will remain in this second state indenitely. Thus\\nthe circuit has two possible states. This circuit is not useful, because it lacks some practical\\nmeans for changing its state.\\nA more useful circuit is shown in Figure 7.3. It includes a mechanism for changing\\nthe state of the circuit in Figure 7.2, using two transmission gates of the type discussed in\\nsection 3.9. One transmission gate, TG1, is used to connect the Data input terminal to point\\nMemory\\nelement\\nAlarm\\nSensor\\nReset\\nSet\\nOn Off\\n\\nFigure 7.1\\nControl of an alarm system.\\nA\\nB\\nFigure 7.2\\nA simple memory element.\\n7.1\\nBasic Latch\\n383\\nA\\nB\\nOutput\\nData\\nLoad\\nTG1\\nTG2\\nFigure 7.3\\nA controlled memory element.\\nA in the circuit. The second, TG2, is used as a switch in the feedback loop that maintains the\\nstate of the circuit. The transmission gates are controlled by the Load signal. If Load = 1,\\nthen TG1 is on and the point A will have the same value as the Data input. Since the value\\npresently stored at Output may not be the same value as Data, the feedback loop is broken\\nby having TG2 turned off when Load = 1. When Load changes to zero, then TG1 turns\\noff and TG2 turns on. The feedback path is closed and the memory element will retain its\\nstate as long as Load = 0. This memory element cannot be applied directly to the system\\nin Figure 7.1, but it is useful for many other applications, as we will see later.\\n7.1\\nBasic Latch\\nInstead of using the transmission gates, we can construct a similar circuit using ordinary\\nlogic gates. Figure 7.4 presents a memory element built with NOR gates. Its inputs, Set\\nand Reset, provide the means for changing the state, Q, of the circuit. A more usual way\\nof drawing this circuit is given in Figure 7.5a, where the two NOR gates are said to be\\nconnected in cross-coupled style. The circuit is referred to as a basic latch. Its behavior is\\ndescribed by the table in Figure 7.5b. When both inputs, R and S, are equal to 0 the latch\\nmaintains its existing state. This state may be either Qa = 0 and Qb = 1, or Qa = 1 and\\nQb = 0, which is indicated in the table by stating that the Qa and Qb outputs have values\\nReset\\nSet\\nQ\\nFigure 7.4\\nA memory element with NOR gates.\\n384\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nS\\nR\\nQa\\nQb\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0/1 1/0\\n0\\n1\\n1\\n0\\n0\\n0\\n(a) Circuit\\n(b) Characteristic table\\nTime\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nR\\nS\\nQa\\nQb\\nQa\\nQb\\n?\\n?\\n(c) Timing diagram\\nR\\nS\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\n(no change)\\nFigure 7.5\\nA basic latch built with NOR gates.\\n0/1 and 1/0, respectively. Observe that Qa and Qb are complements of each other in this\\ncase. When R = 0 and S = 1, the latch is set into a state where Qa = 1 and Qb = 0. When\\nR = 1 and S = 0, the latch is reset into a state where Qa = 0 and Qb = 1. The fourth\\npossibility is to have R = S = 1. In this case both Qa and Qb will be 0. The table in Figure\\n7.5b resembles a truth table. However, since it does not represent a combinational circuit\\nin which the values of the outputs are determined solely by the current values of the inputs,\\nit is often called a characteristic table rather than a truth table.\\nFigure 7.5c gives a timing diagram for the latch, assuming that the propagation delay\\nthroughtheNORgatesisnegligible. Ofcourse, inarealcircuitthechangesinthewaveforms\\nwould be delayed according to the propagation delays of the gates. We assume that initially\\nQa = 0 and Qb = 1. The state of the latch remains unchanged until time t2, when S\\nbecomes equal to 1, causing Qb to change to 0, which in turn causes Qa to change to 1.\\n7.2\\nGated SR Latch\\n385\\nThe causality relationship is indicated by the arrows in the diagram. When S goes to 0 at\\nt3, there is no change in the state because both S and R are then equal to 0. At t4 we have\\nR = 1, which causes Qa to go to 0, which in turn causes Qb to go to 1. At t5 both S and R\\nare equal to 1, which forces both Qa and Qb to be equal to 0. As soon as S returns to 0, at\\nt6, Qb becomes equal to 1 again. At t8 we have S = 1 and R = 0, which causes Qb = 0\\nand Qa = 1. An interesting situation occurs at t10. From t9 to t10 we have Qa = Qb = 0\\nbecause R = S = 1. Now if both R and S change to 0 at t10, both Qa and Qb will go to 1.\\nBut having both Qa and Qb equal to 1 will immediately force Qa = Qb = 0. There will\\nbe an oscillation between Qa = Qb = 0 and Qa = Qb = 1. If the delays through the two\\nNOR gates are exactly the same, the oscillation will continue indenitely. In a real circuit\\nthere will invariably be some difference in the delays through these gates, and the latch will\\neventually settle into one of its two stable states, but we dont know which state it will be.\\nThis uncertainty is indicated in the waveforms by dashed lines.\\nThe oscillations discussed above illustrate that even though the basic latch is a simple\\ncircuit, careful analysis has to be done to fully appreciate its behavior. In general, any\\ncircuit that contains one or more feedback paths, such that the state of the circuit depends\\non the propagation delays through logic gates, has to be designed carefully. We discuss\\ntiming issues in detail in Chapter 9.\\nThe latch in Figure 7.5a can perform the functions needed for the memory element in\\nFigure 7.1, by connecting the Set signal to the S input and Reset to the R input. The Qa\\noutput provides the desired On/Off signal. To initialize the operation of the alarm system,\\nthe latch is reset. Thus the alarm is off. When the sensor generates the logic value 1, the\\nlatch is set and Qa becomes equal to 1. This turns on the alarm mechanism. If the sensor\\noutput returns to 0, the latch retains its state where Qa = 1; hence the alarm remains turned\\non. The only way to turn off the alarm is by resetting the latch, which is accomplished by\\nmaking the Reset input equal to 1.\\n7.2\\nGated SR Latch\\nIn section 7.1 we saw that the basic SR latch can serve as a useful memory element. It\\nremembers its state when both the S and R inputs are 0. It changes its state in response\\nto changes in the signals on these inputs. The state changes occur at the time when the\\nchanges in the signals occur. If we cannot control the time of such changes, then we dont\\nknow when the latch may change its state.\\nIn the alarm system of Figure 7.1, it may be desirable to be able to enable or disable\\nthe entire system by means of a control input, Enable. Thus when enabled, the system\\nwould function as described above. In the disabled mode, changing the Set input from 0 to\\n1 would not cause the alarm to turn on. The latch in Figure 7.5a cannot provide the desired\\noperation. But the latch circuit can be modied to respond to the input signals S and R only\\nwhen Enable = 1. Otherwise, it would maintain its state.\\nThe modied circuit is depicted in Figure 7.6a. It includes twoAND gates that provide\\nthe desired control. When the control signal Clk is equal to 0, the S and R inputs to the\\nlatch will be 0, regardless of the values of signals S and R. Hence the latch will maintain its\\n386\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\n(a) Circuit\\nQ\\nQ\\nR\\nS\\nR\\nS\\nR\\nClk\\nQ\\nQ\\nS\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nTime\\n(c) Timing diagram\\nClk\\n?\\n?\\nS\\nR\\nx\\nx\\n0\\n0\\n0\\n1\\n1\\n0\\nQ(t) (no change)\\n0\\n1\\nClk\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\nQ t\\n1\\n+\\n(\\n)\\nQ(t) (no change)\\nx\\nS\\nQ\\nQ\\nClk\\nR\\n(d) Graphical symbol\\n(b) Characteristic table\\nFigure 7.6\\nGated SR latch.\\nexisting state as long as Clk = 0. When Clk changes to 1, the S and R signals will be the\\nsame as the S and R signals, respectively. Therefore, in this mode the latch will behave as\\nwe described in section 7.1. Note that we have used the name Clk for the control signal that\\nallows the latch to be set or reset, rather than call it the Enable signal. The reason is that\\nsuch circuits are often used in digital systems where it is desirable to allow the changes in\\n7.2\\nGated SR Latch\\n387\\nthe states of memory elements to occur only at well-dened time intervals, as if they were\\ncontrolled by a clock. The control signal that denes these time intervals is usually called\\nthe clock signal. The name Clk is meant to reect this nature of the signal.\\nCircuits of this type, which use a control signal, are called gated latches. Because our\\ncircuit exhibits set and reset capability, it is called a gated SR latch. Figure 7.6b describes\\nits behavior. It denes the state of the Q output at time t +1, namely, Q(t +1), as a function\\nof the inputs S, R, and Clk. When Clk = 0, the latch will remain in the state it is in at time\\nt, that is, Q(t), regardless of the values of inputs S and R. This is indicated by specifying\\nS = x and R = x, where x means that the signal value can be either 0 or 1. (Recall that we\\nalready used this notation in Chapter 4.) When Clk = 1, the circuit behaves as the basic\\nlatch in Figure 7.5. It is set by S = 1 and reset by R = 1. The last row of the table, where\\nS = R = 1, shows that the state Q(t + 1) is undened because we dont know whether it\\nwill be 0 or 1. This corresponds to the situation described in section 7.1 in conjunction with\\nthe timing diagram in Figure 7.5 at time t10. At this time both S and R inputs go from 1\\nto 0, which causes the oscillatory behavior that we discussed. If S = R = 1, this situation\\nwill occur as soon as Clk goes from 1 to 0. To ensure a meaningful operation of the gated\\nSR latch, it is essential to avoid the possibility of having both the S and R inputs equal to 1\\nwhen Clk changes from 1 to 0.\\nA timing diagram for the gated SR latch is given in Figure 7.6c. It shows Clk as a\\nperiodic signal that is equal to 1 at regular time intervals to suggest that this is how the\\nclock signal usually appears in a real system. The diagram presents the effect of several\\ncombinations of signal values. Observe that we have labeled one output as Q and the other\\nas its complement Q, rather than Qa and Qb as in Figure 7.5. Since the undened mode,\\nwhere S = R = 1, must be avoided in practice, the normal operation of the latch will have\\nthe outputs as complements of each other. Moreover, we will often say that the latch is set\\nwhen Q = 1, and it is reset when Q = 0. A graphical symbol for the gated SR latch is\\ngiven in Figure 7.6d.\\n7.2.1\\nGated SR Latch with NAND Gates\\nSo far we have implemented the basic latch with cross-coupled NOR gates. We can also\\nconstruct the latch with NAND gates. Using this approach, we can implement the gated\\nSR latch as depicted in Figure 7.7. The behavior of this circuit is described by the table\\nin Figure 7.6b. Note that in this circuit, the clock is gated by NAND gates, rather than by\\nS\\nR\\nClk\\nQ\\nQ\\nFigure 7.7\\nGated SR latch with NAND gates.\\n388\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nAND gates. Note also that the S and R inputs are reversed in comparison with the circuit in\\nFigure 7.6a. The circuit with NAND gates requires fewer transistors than the circuit with\\nAND gates. We will use the circuit in Figure 7.7, in preference to the circuit in Figure 7.6a.\\n7.3\\nGated D Latch\\nIn section 7.2 we presented the gated SR latch and showed how it can be used as the memory\\nelement in the alarm system of Figure 7.1. This latch is useful for many other applications.\\nIn this section we describe another gated latch that is even more useful in practice. It has a\\nsingle data input, called D, and it stores the value on this input, under the control of a clock\\nsignal. It is called a gated D latch.\\nTo motivate the need for a gated D latch, consider the adder/subtractor unit discussed\\nin Chapter 5 (Figure 5.13). When we described how that circuit is used to add numbers, we\\ndid not discuss what is likely to happen with the sum bits that are produced by the adder.\\nAdder/subtractor units are often used as part of a computer. The result of an addition or\\nsubtraction operation is often used as an operand in a subsequent operation. Therefore, it\\nis necessary to be able to remember the values of the sum bits generated by the adder until\\nthey are needed again. We might think of using the basic latches to remember these bits,\\none bit per latch. In this context, instead of saying that a latch remembers the value of a\\nbit, it is more illuminating to say that the latch stores the value of the bit or simply stores\\nthe bit. We should think of the latch as a storage element.\\nBut can we obtain the desired operation using the basic latches? We can certainly reset\\nall latches before the addition operation begins. Then we would expect that by connecting\\na sum bit to the S input of a latch, the latch would be set to 1 if the sum bit has the value 1;\\notherwise, the latch would remain in the 0 state. This would work ne if all sum bits are 0 at\\nthe start of the addition operation and, after some propagation delay through the adder, some\\nof these bits become equal to 1 to give the desired sum. Unfortunately, the propagation\\ndelays that exist in the adder circuit cause a big problem in this arrangement. Suppose that\\nwe use a ripple-carry adder. When the X and Y inputs are applied to the adder, the sum\\noutputs may alternate between 0 and 1 a number of times as the carries ripple through the\\ncircuit. This situation was illustrated in the timing diagram in Figure 5.21. The problem is\\nthat if we connect a sum bit to the S input of a latch, then if the sum bit is temporarily a 1\\nand then settles to 0 in the nal result, the latch will remain set to 1 erroneously.\\nThe problem caused by the alternating values of the sum bits in the adder could be\\nsolved by using the gated SR latches, instead of the basic latches. Then we could arrange\\nthat the clock signal is 0 during the time needed by the adder to produce a correct sum.\\nAfter allowing for the maximum propagation delay in the adder circuit, the clock should\\ngo to 1 to store the values of the sum bits in the gated latches. As soon as the values have\\nbeen stored, the clock can return to 0, which ensures that the stored values will be retained\\nuntil the next time the clock goes to 1. To achieve the desired operation, we would also\\nhave to reset all latches to 0 prior to loading the sum-bit values into these latches. This is\\nan awkward way of dealing with the problem, and it is preferable to use the gated D latches\\ninstead.\\n7.3\\nGated D Latch\\n389\\nFigure 7.8a shows the circuit for a gated D latch. It is based on the gated SR latch, but\\ninstead of using the S and R inputs separately, it has just one data input, D. For convenience\\nwe have labeled the points in the circuit that are equivalent to the S and R inputs. If D = 1,\\nthen S = 1 and R = 0, which forces the latch into the state Q = 1. If D = 0, then S = 0\\nand R = 1, which causes Q = 0. Of course, the changes in state occur only when Clk = 1.\\nIt is important to observe that in this circuit it is impossible to have the troublesome\\nsituation where S = R = 1. In the gated D latch, the output Q merely tracks the value of\\nthe input D while Clk = 1. As soon as Clk goes to 0, the state of the latch is frozen until the\\nnext time the clock signal goes to 1. Therefore, the gated D latch stores the value of the D\\nQ\\nS\\nR\\nClk\\nD\\n(Data)\\nD\\nQ\\nQ\\nClk\\nClk\\nD\\n0\\n1\\n1\\nx\\n0\\n1\\n0\\n1\\nQ t\\n1\\n+\\n(\\n)\\nQ t( )\\n(a) Circuit\\n(b) Characteristic table\\n(c) Graphical symbol\\nt1\\nt2\\nt3\\nt4\\nTime\\nClk\\nD\\nQ\\n(d) Timing diagram\\nQ\\nFigure 7.8\\nGated D latch.\\n390\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\ninput seen at the time the clock changes from 1 to 0. Figure 7.8 also gives the characteristic\\ntable, the graphical symbol, and the timing diagram for the gated D latch.\\nThe timing diagram illustrates what happens if the D signal changes while Clk = 1.\\nDuring the third clock pulse, starting at t3, the output Q changes to 1 because D = 1. But\\nmidway through the pulse D goes to 0, which causes Q to go to 0. This value of Q is stored\\nwhen Clk changes to 0. Now no further change in the state of the latch occurs until the next\\nclock pulse, at t4. The key point to observe is that as long as the clock has the value 1, the Q\\noutput follows the D input. But when the clock has the value 0, the Q output cannot change.\\nIn Chapter 3 we saw that the logic values are implemented as low and high voltage levels.\\nSince the output of the gated D latch is controlled by the level of the clock input, the latch\\nis said to be level sensitive. The circuits in Figures 7.6 through 7.8 are level sensitive. We\\nwill show in section 7.4 that it is possible to design storage elements for which the output\\nchanges only at the point in time when the clock changes from one value to the other. Such\\ncircuits are said to be edge triggered.\\nAt this point we should reconsider the circuit in Figure 7.3. Careful examination of\\nthat circuit shows that it behaves in exactly the same way as the circuit in Figure 7.8a. The\\nData and Load inputs correspond to the D and Clk inputs, respectively. The Output, which\\nhas the same signal value as point A, corresponds to the Q output. Point B corresponds to\\nQ. Therefore, the circuit in Figure 7.3 is also a gated D latch. An advantage of this circuit\\nis that it can be implemented using fewer transistors than the circuit in Figure 7.8a.\\n7.3.1\\nEffects of Propagation Delays\\nIn the previous discussion we ignored the effects of propagation delays. In practical circuits\\nit is essential to take these delays into account. Consider the gated D latch in Figure 7.8a.\\nIt stores the value of the D input that is present at the time the clock signal changes from\\n1 to 0. It operates properly if the D signal is stable (that is, not changing) at the time Clk\\ngoes from 1 to 0. But it may lead to unpredictable results if the D signal also changes at\\nthis time. Therefore, the designer of a logic circuit that generates the D signal must ensure\\nthat this signal is stable when the critical change in the clock signal takes place.\\nFigure 7.9 illustrates the critical timing region. The minimum time that the D signal\\nmust be stable prior to the negative edge of the Clk signal is called the setup time, tsu, of the\\ntsu\\nth\\nClk\\nD\\nQ\\nFigure 7.9\\nSetup and hold times.\\n7.4\\nMaster-Slave and Edge-Triggered D Flip-Flops\\n391\\nlatch. The minimum time that the D signal must remain stable after the negative edge of\\nthe Clk signal is called the hold time, th, of the latch. The values of tsu and th depend on the\\ntechnology used. Manufacturers of integrated circuit chips provide this information on the\\ndata sheets that describe their chips. Typical values for a modern CMOS technology may\\nbe tsu = 0.3 ns and th = 0.2 ns. We will give examples of how setup and hold times affect\\nthe speed of operation of circuits in section 7.13. The behavior of storage elements when\\nsetup or hold times are violated is discussed in section 10.3.3.\\n7.4\\nMaster-Slave and Edge-Triggered D Flip-Flops\\nIn the level-sensitive latches, the state of the latch keeps changing according to the values of\\ninput signals during the period when the clock signal is active (equal to 1 in our examples).\\nAs we will see in sections 7.8 and 7.9, there is also a need for storage elements that can\\nchange their states no more than once during one clock cycle. We will discuss two types\\nof circuits that exhibit such behavior.\\n7.4.1\\nMaster-Slave D Flip-Flop\\nConsider the circuit given in Figure 7.10a, which consists of two gated D latches. The rst,\\ncalled master, changes its state while Clock = 1. The second, called slave, changes its state\\nwhile Clock = 0. The operation of the circuit is such that when the clock is high, the master\\ntracks the value of the D input signal and the slave does not change. Thus the value of Qm\\nfollows any changes in D, and the value of Qs remains constant. When the clock signal\\nchanges to 0, the master stage stops following the changes in the D input. At the same time,\\nthe slave stage responds to the value of the signal Qm and changes state accordingly. Since\\nQm does not change while Clock = 0, the slave stage can undergo at most one change of\\nstate during a clock cycle. From the external observers point of view, namely, the circuit\\nconnected to the output of the slave stage, the master-slave circuit changes its state at the\\nnegative-going edge of the clock. The negative edge is the edge where the clock signal\\nchanges from 1 to 0. Regardless of the number of changes in the D input to the master\\nstage during one clock cycle, the observer of the Qs signal will see only the change that\\ncorresponds to the D input at the negative edge of the clock.\\nThe circuit in Figure 7.10 is called a master-slave D ip-op. The term ip-op denotes\\na storage element that changes its output state at the edge of a controlling clock signal. The\\ntiming diagram for this ip-op is shown in Figure 7.10b. A graphical symbol is given in\\nFigure 7.10c. In the symbol we use the > mark to denote that the ip-op responds to the\\nactive edge of the clock. We place a bubble on the clock input to indicate that the active\\nedge for this particular circuit is the negative edge.\\n7.4.2\\nEdge-Triggered D Flip-Flop\\nThe output of the master-slave D ip-op in Figure 7.10a responds on the negative edge\\nof the clock signal. The circuit can be changed to respond to the positive clock edge by\\nconnecting the slave stage directly to the clock and the master stage to the complement of\\n392\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nD\\nQ\\nQ\\nMaster\\nSlave\\nD\\nClock\\nQ\\nQ\\nD\\nQ\\nQ\\nQm\\nQs\\nD\\nClock\\nQm\\nQ\\nQs\\n=\\nD\\nQ\\nQ\\n(a) Circuit\\n(b) Timing diagram\\n(c) Graphical symbol\\nClk\\nClk\\nFigure 7.10\\nMaster-slave D ip-op.\\nthe clock. A different circuit that accomplishes the same task is presented in Figure 7.11a.\\nIt requires only six NAND gates and, hence, fewer transistors. The operation of the circuit\\nis as follows. When Clock = 0, the outputs of gates 2 and 3 are high. Thus P1 = P2 = 1,\\nwhich maintains the output latch, comprising gates 5 and 6, in its present state. At the same\\ntime, the signal P3 is equal to D, and P4 is equal to its complement D. When Clock changes\\n7.4\\nMaster-Slave and Edge-Triggered D Flip-Flops\\n393\\nD\\nClock\\nP4\\nP3\\nP1\\nP2\\n5\\n6\\n1\\n2\\n3\\n4\\nD\\nQ\\nQ\\n(a) Circuit\\n(b) Graphical symbol\\nClock\\nQ\\nQ\\nFigure 7.11\\nA positive-edge-triggered D ip-op.\\nto 1, the following changes take place. The values of P3 and P4 are transmitted through\\ngates 2 and 3 to cause P1 = D and P2 = D, which sets Q = D and Q = D. To operate\\nreliably, P3 and P4 must be stable when Clock changes from 0 to 1. Hence the setup time\\nof the ip-op is equal to the delay from the D input through gates 4 and 1 to P3. The hold\\ntime is given by the delay through gate 3 because once P2 is stable, the changes in D no\\nlonger matter.\\nFor proper operation it is necessary to show that, after Clock changes to 1, any further\\nchanges in D will not affect the output latch as long as Clock = 1. We have to consider two\\ncases. Suppose rst that D = 0 at the positive edge of the clock. Then P2 = 0, which will\\nkeep the output of gate 4 equal to 1 as long as Clock = 1, regardless of the value of the D\\ninput. The second case is if D = 1 at the positive edge of the clock. Then P1 = 0, which\\nforces the outputs of gates 1 and 3 to be equal to 1, regardless of the D input. Therefore,\\nthe ip-op ignores changes in the D input while Clock = 1.\\n394\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nFigure 7.11b gives a graphical symbol for this ip-op. The clock input indicates that\\nthe positive edge of the clock is the active edge. A similar circuit, constructed with NOR\\ngates, can be used as a negative-edge-triggered ip-op.\\nLevel-Sensitive versus Edge-Triggered Storage Elements\\nFigure 7.12 shows three different types of storage elements that are driven by the same\\ndata and clock inputs. The rst element is a gated D latch, which is level sensitive. The\\nsecond one is a positive-edge-triggered D ip-op, and the third one is a negative-edge-\\ntriggered D ip-op. To accentuate the differences between these storage elements, the\\nD\\nClock\\nQa\\nQb\\nD\\nQ\\nQ\\n(b) Timing diagram\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nClock\\nQa\\nQb\\nQc\\nQc\\nQb\\nQa\\n(a) Circuit\\nClk\\nQc\\nFigure 7.12\\nComparison of level-sensitive and edge-triggered D storage elements.\\n7.4\\nMaster-Slave and Edge-Triggered D Flip-Flops\\n395\\nD input changes its values more than once during each half of the clock cycle. Observe\\nthat the gated D latch follows the D input as long as the clock is high. The positive-edge-\\ntriggered ip-op responds only to the value of D when the clock changes from 0 to 1. The\\nnegative-edge-triggered ip-op responds only to the value of D when the clock changes\\nfrom 1 to 0.\\n7.4.3\\nD Flip-Flops with Clear and Preset\\nFlip-ops are often used for implementation of circuits that can have many possible states,\\nwhere the response of the circuit depends not only on the present values of the circuits\\ninputs but also on the particular state that the circuit is in at that time. We will discuss\\na general form of such circuits in Chapter 8. A simple example is a counter circuit that\\ncounts the number of occurrences of some event, perhaps passage of time. We will discuss\\ncounters in detail in section 7.9. A counter comprises a number of ip-ops, whose outputs\\nare interpreted as a number. The counter circuit has to be able to increment or decrement the\\nnumber. It is also important to be able to force the counter into a known initial state (count).\\nObviously, it must be possible to clear the count to zero, which means that all ip-ops\\nmust have Q = 0. It is equally useful to be able to preset each ip-op to Q = 1, to insert\\nsome specic count as the initial value in the counter. These features can be incorporated\\ninto the circuits of Figures 7.10 and 7.11 as follows.\\nFigure 7.13a shows an implementation of the circuit in Figure 7.10a using NAND\\ngates. The master stage is just the gated D latch of Figure 7.8a. Instead of using another\\nlatch of the same type for the slave stage, we can use the slightly simpler gated SR latch of\\nFigure 7.7. This eliminates one NOT gate from the circuit.\\nA simple way of providing the clear and preset capability is to add an extra input to\\neach NAND gate in the cross-coupled latches, as indicated in blue. Placing a 0 on the Clear\\ninput will force the ip-op into the state Q = 0. If Clear = 1, then this input will have no\\neffect on the NAND gates. Similarly, Preset = 0 forces the ip-op into the state Q = 1,\\nwhile Preset = 1 has no effect. To denote that the Clear and Preset inputs are active when\\ntheir value is 0, we placed an overbar on the names in the gure. We should note that the\\ncircuit that uses this ip-op should not try to force both Clear and Preset to 0 at the same\\ntime. A graphical symbol for this ip-op is shown in Figure 7.13b.\\nA similar modication can be done on the edge-triggered ip-op of Figure 7.11a, as\\nindicated in Figure 7.14a. Again, both Clear and Preset inputs are active low. They do not\\ndisturb the ip-op when they are equal to 1.\\nIn the circuits in Figures 7.13a and 7.14a, the effect of a low signal on either the Clear\\nor Preset input is immediate. For example, if Clear = 0 then the ip-op goes into the state\\nQ = 0 immediately, regardless of the value of the clock signal. In such a circuit, where the\\nClear signal is used to clear a ip-op without regard to the clock signal, we say that the\\nip-op has an asynchronous clear. In practice, it is often preferable to clear the ip-ops\\non the active edge of the clock. Such synchronous clear can be accomplished as shown in\\nFigure 7.14c. The ip-op operates normally when the Clear input is equal to 1. But if\\nClear goes to 0, then on the next positive edge of the clock the ip-op will be cleared to\\n0. We will examine the clearing of ip-ops in more detail in section 7.10.\\n396\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nQ\\nQ\\nD\\nClock\\n(a) Circuit\\nD\\nQ\\nQ\\nPreset\\nClear\\n(b) Graphical symbol\\nClear\\nPreset\\nFigure 7.13\\nMaster-slave D ip-op with Clear and Preset.\\n7.4.4\\nFlip-Flop Timing Parameters\\nIn section 7.3.1 we discussed timing issues related to latch circuits. In practice such issues\\nare equally important for circuits with ip-ops. Figure 7.15a shows a positive-edge trig-\\ngered ip-op with asynchronous clear, and part b of the gure illustrates some important\\ntiming parameters for this ip-op. Data is loaded into the D input of the ip-op on a\\npositive clock edge, and this logic value must be stable during the setup time, tsu, before\\nthe clock edge occurs. The data must remain stable during the hold time, th, after the edge.\\nIf the setup or hold requirements are not adhered to in a circuit that uses this ip-op,\\nthen it may enter an unstable condition known as metastability; we discuss this concept in\\nsection 10.3.\\nAs indicated in Figure 7.15, a clock-to-Q propagation delay, tcQ, is incurred\\nbefore the value of Q changes after a positive clock edge. In general, the delay may not be\\n7.4\\nMaster-Slave and Edge-Triggered D Flip-Flops\\n397\\nPreset\\nClear\\nD\\nClock\\n(a) Circuit\\n(b) Graphical symbol\\nQ\\nQ\\nClear\\nPreset\\nD\\nQ\\nQ\\n(c) Adding a synchronous clear\\nD\\nClock\\nQ\\nQ\\nClear\\nD\\nQ\\nQ\\nFigure 7.14\\nPositive-edge-triggered D ip-op with Clear and Preset.\\nexactly the same for the cases when Q changes from 1 to 0 or 0 to 1, but we assume for\\nsimplicity that these delays are equal. For the ip-ops in a commercial chip, two values are\\nusually specied for tcQ, representing the maximum and minimum delays that may occur\\nin practice. Specifying a range of values when estimating the delays in a chip is a common\\npractice due to many sources of variation in delay that are caused by the chip manufacturing\\n398\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\ntsu\\nth\\ntcQ\\nD\\nQ\\nQ\\nQ\\nClear\\nClock\\nD\\n(a) D flip-flop with asynchronous clear\\ntsu\\nth\\nClock\\nD\\nQ\\ntcQ\\n(b) Timing diagram\\nFigure 7.15\\nFlip-op timing parameters.\\nprocess. In section 7.15 we provide some examples that illustrate the effects of ip-op\\ntiming parameters on the operation of circuits.\\n7.5\\nT Flip-Flop\\nThe D ip-op is a versatile storage element that can be used for many purposes. By\\nincluding some simple logic circuitry to drive its input, the D ip-op may appear to be a\\ndifferent type of storage element. An interesting modication is presented in Figure 7.16a.\\nThis circuit uses a positive-edge-triggered D ip-op. The feedback connections make the\\ninput signal D equal to either the value of Q or Q under the control of the signal that is\\nlabeled T. On each positive edge of the clock, the ip-op may change its state Q(t). If\\nT = 0, then D = Q and the state will remain the same, that is, Q(t + 1) = Q(t). But if\\nT = 1, then D = Q and the new state will be Q(t + 1) = Q(t). Therefore, the overall\\noperation of the circuit is that it retains its present state if T = 0, and it reverses its present\\nstate if T = 1.\\nThe operation of the circuit is specied in the form of a characteristic table in Figure\\n7.16b. Any circuit that implements this table is called a T ip-op. The name T ip-op\\n7.5\\nT Flip-Flop\\n399\\nD\\nQ\\nQ\\nQ\\nQ\\nT\\nClock\\n(a) Circuit\\nClock\\nT\\nQ\\n(d) Timing diagram\\nT\\nQ\\nQ\\nT\\n0\\n1\\nQ t\\n1\\n+\\n(\\n)\\nQ t( )\\nQ t( )\\n(b) Characteristic table\\n(c) Graphical symbol\\nFigure 7.16\\nT ip-op.\\nderives from the behavior of the circuit, which toggles its state when T = 1. The toggle\\nfeature makes the T ip-op a useful element for building counter circuits, as we will see\\nin section 7.9.\\n7.5.1\\nCongurable Flip-Flops\\nFor some circuits one type of ip-op may lead to a more efcient implementation than a\\ndifferent type of ip-op. In general purpose chips like PLDs, the ip-ops that are provided\\nare sometimes congurable, which means that a ip-op circuit can be congured to be\\n400\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\neither D, T, or some other type. For example, in some PLDs the ip-ops can be congured\\nas either D or T types (see problems 7.6 and 7.8).\\n7.6\\nJK Flip-Flop\\nAnother interesting circuit can be derived from Figure 7.16a. Instead of using a single\\ncontrol input, T, we can use two inputs, J and K, as indicated in Figure 7.17a. For this\\ncircuit the input D is dened as\\nD = JQ + KQ\\nA corresponding characteristic table is given in Figure 7.17b. The circuit is called a JK\\nip-op. It combines the behaviors of SR and T ip-ops in a useful way. It behaves as\\nthe SR ip-op, where J = S and K = R, for all input values except J = K = 1. For the\\nlatter case, which has to be avoided in the SR ip-op, the JK ip-op toggles its state like\\nthe T ip-op.\\nThe JK ip-op is a versatile circuit. It can be used for straight storage purposes, just\\nlike the D and SR ip-ops. But it can also serve as a T ip-op by connecting the J and\\nK inputs together.\\nD\\nQ\\nQ\\nQ\\nQ\\nJ\\nClock\\n(a) Circuit\\nJ\\nQ\\nQ\\nK\\n0\\n1\\nQ t\\n1\\n+\\n(\\n)\\nQ t( )\\n0\\n(b) Characteristic table\\n(c) Graphical symbol\\nK\\nJ\\n0\\n0\\n0\\n1\\n1\\n1\\nQ t( )\\n1\\nK\\nFigure 7.17\\nJK ip-op.\\n7.7\\nSummary of Terminology\\n401\\n7.7\\nSummary of Terminology\\nWe have used the terminology that is quite common. But the reader should be aware that\\ndifferent interpretations of the terms latch and ip-op can be found in the literature. Our\\nterminology can be summarized as follows:\\nBasic latch is a feedback connection of two NOR gates or two NAND gates, which\\ncan store one bit of information. It can be set to 1 using the S input and reset to 0\\nusing the R input.\\nGated latch is a basic latch that includes input gating and a control input signal. The\\nlatch retains its existing state when the control input is equal to 0. Its state may be\\nchanged when the control signal is equal to 1. In our discussion we referred to the\\ncontrol input as the clock. We considered two types of gated latches:\\n\\nGated SR latch uses the S and R inputs to set the latch to 1 or reset it to 0,\\nrespectively.\\n\\nGated D latch uses the D input to force the latch into a state that has the same\\nlogic value as the D input.\\nA ip-op is a storage element based on the gated latch principle, which can have its\\noutput state changed only on the edge of the controlling clock signal. We considered\\ntwo types:\\n\\nEdge-triggered ip-op is affected only by the input values present when the\\nactive edge of the clock occurs.\\n\\nMaster-slave ip-op is built with two gated latches. The master stage is active\\nduring half of the clock cycle, and the slave stage is active during the other half.\\nThe output value of the ip-op changes on the edge of the clock that activates\\nthe transfer into the slave stage.\\n7.8\\nRegisters\\nA ip-op stores one bit of information. When a set of n ip-ops is used to store n bits of\\ninformation, such as an n-bit number, we refer to these ip-ops as a register. A common\\nclock is used for each ip-op in a register, and each ip-op operates as described in the\\nprevious sections. The term register is merely a convenience for referring to n-bit structures\\nconsisting of ip-ops.\\n7.8.1\\nShift Register\\nIn section 5.6 we explained that a given number is multiplied by 2 if its bits are shifted\\none bit position to the left and a 0 is inserted as the new least-signicant bit. Similarly, the\\nnumber is divided by 2 if the bits are shifted one bit-position to the right. A register that\\nprovides the ability to shift its contents is called a shift register.\\n402\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nIn\\nOut\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\nQ1\\nQ2\\nQ3\\nQ4\\nOut\\n=\\nIn\\n(b) A sample sequence\\n(a) Circuit\\nQ1\\nQ2\\nQ3\\nQ4\\nFigure 7.18\\nA simple shift register.\\nFigure 7.18a shows a four-bit shift register that is used to shift its contents one bit-\\nposition to the right. The data bits are loaded into the shift register in a serial fashion using\\nthe In input. The contents of each ip-op are transferred to the next ip-op at each\\npositive edge of the clock. An illustration of the transfer is given in Figure 7.18b, which\\nshows what happens when the signal values at In during eight consecutive clock cycles are\\n1, 0, 1, 1, 1, 0, 0, and 0, assuming that the initial state of all ip-ops is 0.\\nTo implement a shift register, it is necessary to use either edge-triggered or master-slave\\nip-ops. The level-sensitive gated latches are not suitable, because a change in the value\\nof In would propagate through more than one latch during the time when the clock is equal\\nto 1.\\n7.8.2\\nParallel-Access Shift Register\\nIn computer systems it is often necessary to transfer n-bit data items. This may be done by\\ntransmitting all bits at once using n separate wires, in which case we say that the transfer\\nis performed in parallel. But it is also possible to transfer all bits using a single wire, by\\n7.8\\nRegisters\\n403\\nQ3\\nQ2\\nQ1\\nQ0\\nClock\\nParallel input\\nParallel output\\nShift/Load\\nSerial\\ninput\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nFigure 7.19\\nParallel-access shift register.\\nperforming the transfer one bit at a time, in n consecutive clock cycles. We refer to this\\nscheme as serial transfer. To transfer an n-bit data item serially, we can use a shift register\\nthat can be loaded with all n bits in parallel (in one clock cycle). Then during the next n\\nclock cycles, the contents of the register can be shifted out for serial transfer. The reverse\\noperation is also needed. If bits are received serially, then after n clock cycles the contents\\nof the register can be accessed in parallel as an n-bit item.\\nFigure 7.19 shows a four-bit shift register that allows the parallel access. Instead of\\nusing the normal shift register connection, the D input of each ip-op is connected to\\ntwo different sources. One source is the preceding ip-op, which is needed for the shift-\\nregister operation. The other source is the external input that corresponds to the bit that is\\nto be loaded into the ip-op as a part of the parallel-load operation. The control signal\\nShift/Load is used to select the mode of operation. If Shift/Load = 0, then the circuit\\noperates as a shift register. If Shift/Load = 1, then the parallel input data are loaded into\\nthe register. In both cases the action takes place on the positive edge of the clock.\\nIn Figure 7.19 we have chosen to label the ip-ops outputs as Q3, . . . , Q0 because\\nshift registers are often used to hold binary numbers. The contents of the register can be\\naccessed in parallel by observing the outputs of all ip-ops. The ip-ops can also be\\naccessed serially, by observing the values of Q0 during consecutive clock cycles while the\\n404\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\ncontents are being shifted. A circuit in which data can be loaded in series and then accessed\\nin parallel is called a series-to-parallel converter. Similarly, the opposite type of circuit is a\\nparallel-to-series converter. The circuit in Figure 7.19 can perform both of these functions.\\n7.9\\nCounters\\nIn Chapter 5 we dealt with circuits that perform arithmetic operations. We showed how\\nadder/subtractor circuits can be designed, either using a simple cascaded (ripple-carry)\\nstructure that is inexpensive but slow or using a more complex carry-lookahead structure\\nthat is both more expensive and faster. In this section we examine special types of addition\\nand subtraction operations, which are used for the purpose of counting. In particular, we\\nwant to design circuits that can increment or decrement a count by 1. Counter circuits are\\nused in digital systems for many purposes. They may count the number of occurrences of\\ncertain events, generate timing intervals for control of various tasks in a system, keep track\\nof time elapsed between specic events, and so on.\\nCounters can be implemented using the adder/subtractor circuits discussed in Chap-\\nter 5 and the registers discussed in section 7.8. However, since we only need to change the\\ncontents of a counter by 1, it is not necessary to use such elaborate circuits. Instead, we\\ncan use much simpler circuits that have a signicantly lower cost. We will show how the\\ncounter circuits can be designed using T and D ip-ops.\\n7.9.1\\nAsynchronous Counters\\nThe simplest counter circuits can be built using T ip-ops because the toggle feature is\\nnaturally suited for the implementation of the counting operation.\\nUp-Counter with T Flip-Flops\\nFigure 7.20a gives a three-bit counter capable of counting from 0 to 7. The clock inputs\\nof the three ip-ops are connected in cascade. The T input of each ip-op is connected\\nto a constant 1, which means that the state of the ip-op will be reversed (toggled) at each\\npositive edge of its clock. We are assuming that the purpose of this circuit is to count the\\nnumber of pulses that occur on the primary input called Clock. Thus the clock input of\\nthe rst ip-op is connected to the Clock line. The other two ip-ops have their clock\\ninputs driven by the Q output of the preceding ip-op. Therefore, they toggle their state\\nwhenever the preceding ip-op changes its state from Q = 1 to Q = 0, which results in a\\npositive edge of the Q signal.\\nFigure 7.20b shows a timing diagram for the counter. The value of Q0 toggles once each\\nclock cycle. The change takes place shortly after the positive edge of the Clock signal. The\\ndelay is caused by the propagation delay through the ip-op. Since the second ip-op\\nis clocked by Q0, the value of Q1 changes shortly after the negative edge of the Q0 signal.\\nSimilarly, the value of Q2 changes shortly after the negative edge of the Q1 signal. If we\\nlook at the values Q2Q1Q0 as the count, then the timing diagram indicates that the counting\\nsequence is 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, and so on. This circuit is a modulo-8 counter. Because\\nit counts in the upward direction, we call it an up-counter.\\n7.9\\nCounters\\n405\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\n1\\nQ0\\nQ1\\nQ2\\nClock\\nQ0\\nQ1\\nQ2\\nCount\\n0\\n1\\n2\\n3\\n4\\n5\\n6\\n7\\n0\\n(b) Timing diagram\\n(a) Circuit\\nFigure 7.20\\nA three-bit up-counter.\\nThe counter in Figure 7.20a has three stages, each comprising a single ip-op. Only\\nthe rst stage responds directly to the Clock signal; we say that this stage is synchronized\\nto the clock. The other two stages respond after an additional delay. For example, when\\nCount = 3, the next clock pulse will cause the Count to go to 4. As indicated by the arrows\\nin the timing diagram in Figure 7.20b, this change requires the toggling of the states of\\nall three ip-ops. The change in Q0 is observed only after a propagation delay from the\\npositive edge of Clock. The Q1 and Q2 ip-ops have not yet changed; hence for a brief\\ntime the count is Q2Q1Q0 = 010. The change in Q1 appears after a second propagation\\ndelay, at which point the count is 000. Finally, the change in Q2 occurs after a third delay,\\nat which point the stable state of the circuit is reached and the count is 100. This behavior is\\nsimilar to the rippling of carries in the ripple-carry adder circuit of Figure 5.6. The circuit\\nin Figure 7.20a is an asynchronous counter, or a ripple counter.\\nDown-Counter with T Flip-Flops\\nA slight modication of the circuit in Figure 7.20a is presented in Figure 7.21a. The\\nonly difference is that in Figure 7.21a the clock inputs of the second and third ip-ops are\\ndriven by the Q outputs of the preceding stages, rather than by the Q outputs. The timing\\ndiagram, given in Figure 7.21b, shows that this circuit counts in the sequence 0, 7, 6, 5, 4,\\n406\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\n1\\nQ0\\nQ1\\nQ2\\n(a) Circuit\\nClock\\nQ0\\nQ1\\nQ2\\nCount\\n0\\n7\\n6\\n5\\n4\\n3\\n2\\n1\\n0\\n(b) Timing diagram\\nFigure 7.21\\nA three-bit down-counter.\\n3, 2, 1, 0, 7, and so on. Because it counts in the downward direction, we say that it is a\\ndown-counter.\\nIt is possible to combine the functionality of the circuits in Figures 7.20a and 7.21a to\\nform a counter that can count either up or down. Such a counter is called an up/down-\\ncounter.\\nWe leave the derivation of this counter as an exercise for the reader (prob-\\nlem 7.16).\\n7.9.2\\nSynchronous Counters\\nThe asynchronous counters in Figures 7.20a and 7.21a are simple, but not very fast. If a\\ncounter with a larger number of bits is constructed in this manner, then the delays caused\\nby the cascaded clocking scheme may become too long to meet the desired performance\\nrequirements. We can build a faster counter by clocking all ip-ops at the same time,\\nusing the approach described below.\\nSynchronous Counter with T Flip-Flops\\nTable 7.1 shows the contents of a three-bit up-counter for eight consecutive clock\\ncycles, assuming that the count is initially 0. Observing the pattern of bits in each row of\\n7.9\\nCounters\\n407\\nTable 7.1\\nDerivation of the synchronous\\nup-counter.\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n2\\n3\\n0\\n0\\n1\\n0\\n1\\n0\\n4\\n5\\n6\\n1\\n1\\n7\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nClock cycle\\n0\\n0\\n8\\n0\\nQ2 Q1 Q0\\nQ1 changes\\nQ2 changes\\nthe table, it is apparent that bit Q0 changes on each clock cycle. Bit Q1 changes only when\\nQ0 = 1. Bit Q2 changes only when both Q1 and Q0 are equal to 1. In general, for an n-bit\\nup-counter, a given ip-op changes its state only when all the preceding ip-ops are in\\nthe state Q = 1. Therefore, if we use T ip-ops to realize the counter, then the T inputs\\nare dened as\\nT0 = 1\\nT1 = Q0\\nT2 = Q0Q1\\nT3 = Q0Q1Q2\\n\\n\\n\\nTn = Q0Q1    Qn1\\nAn example of a four-bit counter based on these expressions is given in Figure 7.22a.\\nInstead of using AND gates of increased size for each stage, which may lead to fan-in\\nproblems, we use a factored arrangement, as shown in the gure. This arrangement does\\nnot slow down the response of the counter, because all ip-ops change their states after a\\npropagation delay from the positive edge of the clock. Note that a change in the value of\\nQ0 may have to propagate through several AND gates to reach the ip-ops in the higher\\nstages of the counter, which requires a certain amount of time. This time must not exceed\\nthe clock period. Actually, it must be less than the clock period minus the setup time for\\nthe ip-ops.\\nFigure 7.22b gives a timing diagram. It shows that the circuit behaves as a modulo-16\\nup-counter. Because all changes take place with the same delay after the active edge of the\\nClock signal, the circuit is called a synchronous counter.\\n408\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\n1\\nQ0\\nQ1\\nQ2\\n(a) Circuit\\nClock\\nQ0\\nQ1\\nQ2\\nCount\\n0\\n1\\n2\\n3\\n5\\n9\\n12\\n14\\n0\\n(b) Timing diagram\\nT\\nQ\\nQ\\nQ3\\nQ3\\n4\\n6\\n8\\n7\\n10\\n11\\n13\\n15\\n1\\nFigure 7.22\\nA four-bit synchronous up-counter.\\nEnable and Clear Capability\\nThe counters in Figures 7.20 through 7.22 change their contents in response to each\\nclock pulse. Often it is desirable to be able to inhibit counting, so that the count remains\\nin its present state. This may be accomplished by including an Enable control signal, as\\nindicated in Figure 7.23. The circuit is the counter of Figure 7.22, where the Enable signal\\ncontrols directly the T input of the rst ip-op. Connecting the Enable also to the AND-\\ngate chain means that if Enable = 0, then all T inputs will be equal to 0. If Enable = 1,\\nthen the counter operates as explained previously.\\nIn many applications it is necessary to start with the count equal to zero. This is easily\\nachieved if the ip-ops can be cleared, as explained in section 7.4.3. The clear inputs on\\nall ip-ops can be tied together and driven by a Clear control input.\\nSynchronous Counter with D Flip-Flops\\nWhile the toggle feature makes T ip-ops a natural choice for the implementation\\nof counters, it is also possible to build counters using other types of ip-ops. The JK\\n7.9\\nCounters\\n409\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nEnable\\nClear\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\nFigure 7.23\\nInclusion of Enable and Clear capability.\\nip-ops can be used in exactly the same way as the T ip-ops because if the J and K\\ninputs are tied together, a JK ip-op becomes a T ip-op. We will now consider using D\\nip-ops for this purpose.\\nIt is not obvious how D ip-ops can be used to implement a counter. We will present\\na formal method for deriving such circuits in Chapter 8. Here we will present a circuit\\nstructure that meets the requirements but will leave the derivation for Chapter 8. Figure\\n7.24 gives a four-bit up-counter that counts in the sequence 0, 1, 2, . . . , 14, 15, 0, 1,\\nand so on. The count is indicated by the ip-op outputs Q3Q2Q1Q0. If we assume that\\nEnable = 1, then the D inputs of the ip-ops are dened by the expressions\\nD0 = Q0 = 1  Q0\\nD1 = Q1  Q0\\nD2 = Q2  Q1Q0\\nD3 = Q3  Q2Q1Q0\\nFor a larger counter the ith stage is dened by\\nDi = Qi  Qi1Qi2    Q1Q0\\nWe will show how to derive these equations in Chapter 8.\\nWe have included the Enable control signal so that the counter counts the clock pulses\\nonly if Enable = 1. In effect, the above equations are modied to implement the circuit in\\nthe gure as follows\\nD0 = Q0  Enable\\nD1 = Q1  Q0  Enable\\nD2 = Q2  Q1  Q0  Enable\\nD3 = Q3  Q2  Q1  Q0  Enable\\nThe operation of the counter is based on our observation for Table 7.1 that the state of the\\nip-op in stage i changes only if all preceding ip-ops are in the state Q = 1. This\\nmakes the output of the AND gate that feeds stage i equal to 1, which causes the output of\\nthe XOR gate connected to Di to be equal to Qi. Otherwise, the output of the XOR gate\\nprovides Di = Qi, and the ip-op remains in the same state. This resembles the carry\\npropagation in a carry-lookahead adder circuit (see section 5.4); hence the AND-gate chain\\n410\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nClock\\nEnable\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nQ0\\nQ1\\nQ2\\nQ3\\nOutput\\ncarry\\nFigure 7.24\\nA four-bit counter with D ip-ops.\\ncan be thought of as the carry chain. Even though the circuit is only a four-bit counter, we\\nhave included an extra AND gate that produces the output carry. This signal makes it\\neasy to concatenate two such four-bit counters to create an eight-bit counter.\\nFinally, the reader should note that the counter in Figure 7.24 is essentially the same\\nas the circuit in Figure 7.23. We showed in Figure 7.16a that a T ip-op can be formed\\nfrom a D ip-op by providing the extra gating that gives\\nD = QT + QT\\n= Q  T\\n7.10\\nReset Synchronization\\n411\\nThus in each stage in Figure 7.24, the D ip-op and the associated XOR gate implement\\nthe functionality of a T ip-op.\\n7.9.3\\nCounters with Parallel Load\\nOften it is necessary to start counting with the initial count being equal to 0. This state can\\nbe achieved by using the capability to clear the ip-ops as indicated in Figure 7.23. But\\nsometimes it is desirable to start with a different count. To allow this mode of operation,\\na counter circuit must have some inputs through which the initial count can be loaded.\\nUsing the Clear and Preset inputs for this purpose is a possibility, but a better approach is\\ndiscussed below.\\nThe circuit of Figure 7.24 can be modied to provide the parallel-load capability as\\nshown in Figure 7.25. Atwo-input multiplexer is inserted before each D input. One input to\\nthe multiplexer is used to provide the normal counting operation. The other input is a data\\nbit that can be loaded directly into the ip-op. A control input, Load, is used to choose the\\nmode of operation. The circuit counts when Load = 0. A new initial value, D3D2D1D0, is\\nloaded into the counter when Load = 1.\\n7.10\\nReset Synchronization\\nWe have already mentioned that it is important to be able to clear, or reset, the contents\\nof a counter prior to commencing a counting operation. This can be done using the clear\\ncapability of the individual ip-ops. But we may also be interested in resetting the count to\\n0 during the normal counting process. An n-bit up-counter functions naturally as a modulo-\\n2n counter. Suppose that we wish to have a counter that counts modulo some base that is\\nnot a power of 2. For example, we may want to design a modulo-6 counter, for which the\\ncounting sequence is 0, 1, 2, 3, 4, 5, 0, 1, and so on.\\nThe most straightforward approach is to recognize when the count reaches 5 and then\\nreset the counter. An AND gate can be used to detect the occurrence of the count of 5.\\nActually, it is sufcient to ascertain that Q2 = Q0 = 1, which is true only for 5 in our\\ndesired counting sequence. A circuit based on this approach is given in Figure 7.26a. It\\nuses a three-bit synchronous counter of the type depicted in Figure 7.25. The parallel-load\\nfeature of the counter is used to reset its contents when the count reaches 5. The resetting\\naction takes place at the positive clock edge after the count has reached 5. It involves\\nloading D2D1D0 = 000 into the ip-ops. As seen in the timing diagram in Figure 7.26b,\\nthe desired counting sequence is achieved, with each value of the count being established\\nfor one full clock cycle. Because the counter is reset on the active edge of the clock, we\\nsay that this type of counter has a synchronous reset.\\nConsider now the possibility of using the clear feature of individual ip-ops, rather\\nthan the parallel-load approach. The circuit in Figure 7.27a illustrates one possibility. It\\nuses the counter structure of Figure 7.22a. Since the clear inputs are active when low, a\\n412\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nEnable\\nD\\nQ\\nQ\\nQ0\\nD\\nQ\\nQ\\nQ1\\nD\\nQ\\nQ\\nQ2\\nD\\nQ\\nQ\\nQ3\\nD0\\nD1\\nD2\\nD3\\nLoad\\nClock\\nOutput\\ncarry\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\nFigure 7.25\\nA counter with parallel-load capability.\\n7.10\\nReset Synchronization\\n413\\nEnable\\nQ0\\nQ1\\nQ2\\nD0\\nD1\\nD2\\nLoad\\nClock\\n1\\n0\\n0\\n0\\nClock\\n0\\n1\\n2\\n3\\n4\\n5\\n0\\n1\\nClock\\nCount\\nQ0\\nQ1\\nQ2\\n(a) Circuit\\n(b) Timing diagram\\nFigure 7.26\\nA modulo-6 counter with synchronous reset.\\nNAND gate is used to detect the occurrence of the count of 5 and cause the clearing of all\\nthree ip-ops. Conceptually, this seems to work ne, but closer examination reveals a\\npotential problem. The timing diagram for this circuit is given in Figure 7.27b. It shows a\\ndifculty that arises when the count is equal to 5. As soon as the count reaches this value,\\nthe NAND gate triggers the resetting action. The ip-ops are cleared to 0 a short time after\\nthe NAND gate has detected the count of 5. This time depends on the gate delays in the\\ncircuit, but not on the clock. Therefore, signal values Q2Q1Q0 = 101 are maintained for a\\ntime that is much less than a clock cycle. Depending on a particular application of such a\\ncounter, this may be adequate, but it may also be completely unacceptable. For example, if\\nthe counter is used in a digital system where all operations in the system are synchronized\\nby the same clock, then this narrow pulse denoting Count = 5 would not be seen by the\\n414\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\n1\\nQ0\\nQ1\\nQ2\\n(a) Circuit\\nClock\\nQ0\\nQ1\\nQ2\\nCount\\n(b) Timing diagram\\n0\\n1\\n2\\n3\\n4\\n5\\n0\\n1\\n2\\nFigure 7.27\\nA modulo-6 counter with asynchronous reset.\\nrest of the system. To solve this problem, we could try to use a modulo-7 counter instead,\\nassuming that the system would ignore the short pulse that denotes the count of 6. This is\\nnot a good way of designing circuits, because undesirable pulses often cause unforeseen\\ndifculties in practice. The approach employed in Figure 7.27a is said to use asynchronous\\nreset.\\nThe timing diagrams in Figures 7.26b and 7.27b suggest that synchronous reset is a\\nbetter choice than asynchronous reset. The same observation is true if the natural counting\\nsequence has to be broken by loading some value other than zero. The new value of the\\ncount can be established cleanly using the parallel-load feature. The alternative of using\\nthe clear and preset capability of individual ip-ops to set their states to reect the desired\\ncount has the same problems as discussed in conjunction with the asynchronous reset.\\n7.11\\nOther Types of Counters\\n415\\n7.11\\nOther Types of Counters\\nIn this section we discuss three other types of counters that can be found in practical\\napplications. The rst uses the decimal counting sequence, and the other two generate\\nsequences of codes that do not represent binary numbers.\\n7.11.1\\nBCD Counter\\nBinary-coded-decimal (BCD) counters can be designed using the approach explained in\\nsection 7.10. A two-digit BCD counter is presented in Figure 7.28. It consists of two\\nmodulo-10 counters, one for each BCD digit, which we implemented using the parallel-\\nload four-bit counter of Figure 7.25. Note that in a modulo-10 counter it is necessary to\\nreset the four ip-ops after the count of 9 has been obtained. Thus the Load input to each\\nEnable\\nQ0\\nQ1\\nQ2\\nD0\\nD1\\nD2\\nLoad\\nClock\\n1\\n0\\n0\\n0\\nClock\\nQ3\\n0\\nD3\\nEnable\\nQ0\\nQ1\\nQ2\\nD0\\nD1\\nD2\\nLoad\\nClock\\n0\\n0\\n0\\nQ3\\n0\\nD3\\nBCD0\\nBCD1\\nClear\\nFigure 7.28\\nA two-digit BCD counter.\\n416\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nstage is equal to 1 when Q3 = Q0 = 1, which causes 0s to be loaded into the ip-ops at\\nthe next positive edge of the clock signal. Whenever the count in stage 0, BCD0, reaches 9\\nit is necessary to enable the second stage so that it will be incremented when the next clock\\npulse arrives. This is accomplished by keeping the Enable signal for BCD1 low at all times\\nexcept when BCD0 = 9.\\nIn practice, it has to be possible to clear the contents of the counter by activating some\\ncontrol signal. Two OR gates are included in the circuit for this purpose. The control input\\nClear can be used to load 0s into the counter. Observe that in this case Clear is active when\\nhigh. VHDL code for a two-digit BCD counter is given in Figure 7.77.\\nIn any digital system there is usually one or more clock signals used to drive all\\nsynchronous circuitry. In the preceding counter, as well as in all counters presented in the\\nprevious gures, we have assumed that the objective is to count the number of clock pulses.\\nOf course, these counters can be used to count the number of pulses in any signal that may\\nbe used in place of the clock signal.\\n7.11.2\\nRing Counter\\nIn the preceding counters the count is indicated by the state of the ip-ops in the counter.\\nIn all cases the count is a binary number. Using such counters, if an action is to be taken\\nas a result of a particular count, then it is necessary to detect the occurrence of this count.\\nThis may be done using AND gates, as illustrated in Figures 7.26 through 7.28.\\nIt is possible to devise a counterlike circuit in which each ip-op reaches the state\\nQi = 1 for exactly one count, while for all other counts Qi = 0. Then Qi indicates directly\\nan occurrence of the corresponding count. Actually, since this does not represent binary\\nnumbers, it is better to say that the outputs of the ips-ops represent a code. Such a circuit\\ncan be constructed from a simple shift register, as indicated in Figure 7.29a. The Q output\\nof the last stage in the shift register is fed back as the input to the rst stage, which creates\\na ringlike structure. If a single 1 is injected into the ring, this 1 will be shifted through\\nthe ring at successive clock cycles. For example, in a four-bit structure, the possible codes\\nQ0Q1Q2Q3 will be 1000, 0100, 0010, and 0001. As we said in section 6.2, such encoding,\\nwhere there is a single 1 and the rest of the code variables are 0, is called a one-hot code.\\nThe circuit in Figure 7.29a is referred to as a ring counter. Its operation has to be\\ninitialized by injecting a 1 into the rst stage. This is achieved by using the Start control\\nsignal, which presets the left-most ip-op to 1 and clears the others to 0. We assume that\\nall changes in the value of the Start signal occur shortly after an active clock edge so that\\nthe ip-op timing parameters are not violated.\\nThe circuit in Figure 7.29a can be used to build a ring counter with any number of\\nbits, n. For the specic case of n = 4, part (b) of the gure shows how a ring counter\\ncan be constructed using a two-bit up-counter and a decoder. When Start is set to 1, the\\ncounter is reset to 00. After Start changes back to 0, the counter increments its value in the\\nnormal way. The 2-to-4 decoder, described in section 6.2, changes the counter output into\\na one-hot code. For the count values 00, 01, 10, 11, 00, and so on, the decoder produces\\nQ0Q1Q2Q3 = 1000, 0100, 0010, 0001, 1000, and so on. This circuit structure can be used\\nfor larger ring counters, as long as the number of bits is a power of two. We will give\\nan example of a larger circuit that uses the ring counter in Figure 7.29b as a subcircuit in\\nsection 7.14.\\n7.11\\nOther Types of Counters\\n417\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nStart\\nQ0\\nQ1\\nQn\\n1\\n\\nClock\\nQ0\\nStart\\nTwo-bit up-counter\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\n1\\nQ1 Q2 Q3\\n2-to-4 decoder\\nQ1\\nQ0\\n(a) An n-bit ring counter\\nClock\\nClear\\n(b) A four-bit ring counter\\nFigure 7.29\\nRing counter.\\n7.11.3\\nJohnson Counter\\nAn interesting variation of the ring counter is obtained if, instead of the Q output, we take\\nthe Q output of the last stage and feed it back to the rst stage, as shown in Figure 7.30. This\\ncircuit is known as a Johnson counter. An n-bit counter of this type generates a counting\\nsequence of length 2n. For example, a four-bit counter produces the sequence 0000, 1000,\\n1100, 1110, 1111, 0111, 0011, 0001, 0000, and so on. Note that in this sequence, only a\\nsingle bit has a different value for two consecutive codes.\\n418\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nQ0\\nQ1\\nQn\\n1\\n\\nReset\\nFigure 7.30\\nJohnson counter.\\nTo initialize the operation of the Johnson counter, it is necessary to reset all ip-ops,\\nas shown in the gure. Observe that neither the Johnson nor the ring counter will generate\\nthe desired counting sequence if not initialized properly.\\n7.11.4\\nRemarks on Counter Design\\nThe sequential circuits presented in this chapter, namely, registers and counters, have a\\nregular structure that allows the circuits to be designed using an intuitive approach. In\\nChapter 8 we will present a more formal approach to design of sequential circuits and show\\nhow the circuits presented in this chapter can be derived using this approach.\\n7.12\\nUsing Storage Elements with CAD Tools\\nThissectionshowshowcircuitswithstorageelementscanbedesignedusingeitherschematic\\ncapture or VHDL code.\\n7.12.1\\nIncluding Storage Elements in Schematics\\nOne way to create a circuit is to draw a schematic that builds latches and ip-ops from\\nlogic gates. Because these storage elements are used in many applications, most CAD\\nsystems provide them as prebuilt modules. Figure 7.31 shows a schematic created with\\na schematic capture tool, which includes three types of ip-ops that are imported from\\na library provided as part of the CAD system. The top element is a gated D latch, the\\nmiddle element is a positive-edge-triggered D ip-op, and the bottom one is a positive-\\nedge-triggered T ip-op. The D and T ip-ops have asynchronous, active-low clear and\\n7.12\\nUsing Storage Elements with CAD Tools\\n419\\nFigure 7.31\\nThree types of storage elements in a schematic.\\nData\\nClock\\nLatch\\nFigure 7.32\\nGated D latch generated by CAD tools.\\npreset inputs. If these inputs are not connected in a schematic, then the CAD tool makes\\nthem inactive by assigning the default value of 1 to them.\\nWhen the gated D latch is synthesized for implementation in a chip, the CAD tool may\\nnot generate the cross-coupled NOR or NAND gates shown in section 7.2. In some chips,\\nsuch as a CPLD, theAND-OR circuit depicted in Figure 7.32 may be preferable. This circuit\\nis functionally equivalent to the cross-coupled version in section 7.2. The sum-of-products\\ncircuit is used because it is more suitable for implementation in a CPLD macrocell. One\\naspect of this circuit should be mentioned. From the functional point of view, it appears\\nthat the circuit can be simplied by removing theAND gate with the inputs Data and Latch.\\n420\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nWithout this gate, the top AND gate sets the value stored in the latch when the clock is 1,\\nand the bottom AND gate maintains the stored value when the clock is 0. But without this\\ngate, the circuit has a timing problem known as a static hazard. A detailed explanation of\\nhazards will be given in section 9.6.\\nThe circuit in Figure 7.31 can be implemented in a CPLD as shown in Figure 7.33.\\nThe D and T ip-ops are realized using the ip-ops on the chip that are congurable as\\nD\\nQ\\nD\\nQ\\nD\\nQ\\nT\\nQ\\nData\\nLatch\\nFlip-op\\nToggle\\nClock\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\nPAL-like block\\nInterconnection wires\\n(Other macrocells not shown)\\nFigure 7.33\\nImplementation of the schematic in Figure 7.31 in a CPLD.\\n7.12\\nUsing Storage Elements with CAD Tools\\n421\\nFigure 7.34\\nTiming simulation for the storage elements in Figure 7.31.\\neither D or T types. The gure depicts in blue the gates and wires needed to implement the\\ncircuit in Figure 7.31.\\nThe results of a timing simulation for the implementation in Figure 7.33 are given in\\nFigure 7.34. The Latch signal, which is the output of the gated D latch, implemented as\\nindicated in Figure 7.32, follows the Data input whenever the Clock signal is 1. Because\\nof propagation delays in the chip, the Latch signal is delayed in time with respect to the\\nData signal. Since the Flipop signal is the output of the D ip-op, it changes only after\\na positive clock edge. Similarly, the output of the T ip-op, called Toggle in the gure,\\ntoggles when Data = 1 and a positive clock edge occurs. The timing diagram illustrates\\nthe delay from when the positive clock edge occurs at the input pin of the chip until a\\nchange in the ip-op output appears at the output pin of the chip. This time is called the\\nclock-to-output time, tco.\\n7.12.2\\nUsing VHDL Constructs for Storage Elements\\nIn section 6.6 we described a number of VHDL assignment statements. The IF and CASE\\nstatements were introduced as two types of sequential assignment statements. In this section\\nwe show how these statements can be used to describe storage elements.\\nFigure 6.43, which is repeated in Figure 7.35, gives an example of VHDL code that\\nhas implied memory. Because the code does not specify what value the AeqB signal should\\nhave when the condition for the IF statement is not satised, the semantics specify that in\\nthis case AeqB should retain its current value. The implied memory is the key concept used\\nfor describing sequential circuit elements, which we will illustrate using several examples.\\nExample 7.1\\nCODE FOR A GATED D LATCH\\nThe code in Figure 7.36 denes an entity named latch,\\nwhich has the inputs D and Clk and the output Q. The process uses an if-then-else statement\\nto dene the value of the Q output. When Clk = 1, Q takes the value of D. For the case\\nwhen Clk is not 1, the code does not specify what value Q should have. Hence Q will retain\\nits current value in this case, and the code describes a gated D latch. The process sensitivity\\nlist includes both Clk and D because these signals can cause a change in the value of the Q\\noutput.\\n422\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY implied IS\\nPORT ( A, B : IN\\nSTD LOGIC ;\\nAeqB : OUT STD LOGIC ) ;\\nEND implied ;\\nARCHITECTURE Behavior OF implied IS\\nBEGIN\\nPROCESS ( A, B )\\nBEGIN\\nIF A  B THEN\\nAeqB < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.35\\nThe code from Figure 6.43, illustrating implied\\nmemory.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY latch IS\\nPORT ( D, Clk : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC) ;\\nEND latch ;\\nARCHITECTURE Behavior OF latch IS\\nBEGIN\\nPROCESS ( D, Clk )\\nBEGIN\\nIF Clk  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.36\\nCode for a gated D latch.\\n7.12\\nUsing Storage Elements with CAD Tools\\n423\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS ( Clock )\\nBEGIN\\nIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.37\\nCode for a D ip-op.\\nExample 7.2\\nCODE FOR A D FLIP-FLOP\\nFigure7.37denesanentitynamedipop, whichisapositive-\\nedge-triggered D ip-op. The code is identical to Figure 7.36 with two exceptions. First,\\nthe process sensitivity list contains only the clock signal because it is the only signal that can\\ncause a change in the Q output. Second, the if-then-else statement uses a different condition\\nfrom the one used in the latch. The syntax ClockEVENT uses a VHDL construct called\\nan attribute. An attribute refers to a property of an object, such as a signal. In this case the\\nEVENT attribute refers to any change in the Clock signal. Combining the ClockEVENT\\ncondition with the condition Clock = 1 means that the value of the Clock signal has just\\nchanged, and the value is now equal to 1. Hence the condition refers to a positive clock\\nedge. Because the Q output changes only as a result of a positive clock edge, the code\\ndescribes a positive-edge-triggered D ip-op.\\nExample 7.3\\nALTERNATIVE CODE FOR A D FLIP-FLOP\\nThe process in Figure 7.38 uses a different\\nsyntax from that in Figure 7.37 to describe a D ip-op. It uses the statement WAIT UNTIL\\nClockEVENT AND Clock = 1. This statement has the same effect as the IF statement\\nin Figure 7.37. A process that uses a WAIT UNTIL statement is a special case because\\nthe sensitivity list is omitted. The WAIT UNTIL construct implies that the sensitivity list\\nincludes only the clock signal. In our use of VHDL, which is for synthesis of circuits, a\\nprocess can use a WAIT UNTIL statement only if this is the rst statement in the process.\\n424\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee;\\nUSE ieee.std logic 1164.all;\\nENTITY flipflopIS\\nPORT ( D, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nQ < D ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.38\\nEquivalent code to Figure 7.37, using a WAIT UNTIL\\nstatement.\\nActually, the attribute EVENT is redundant in the WAIT UNTIL statement. We can\\nwrite simply\\nWAIT UNTIL Clock = 1;\\nwhich also implies that the action occurs when the Clock signal becomes equal to 1, namely,\\nat the edge when the signal changes from 0 to 1. However, some CAD synthesis tools require\\nthe inclusion of the EVENT attribute, which is the reason why we use this style in the book.\\nIn general, whenever it is desired to include in VHDL code ip-ops that are clocked\\nby the positive clock edge, the condition ClockEVENT AND Clock 1 is used. When\\nthis condition appears in an IF statement, any signals that are assigned values inside the\\nIF statement are implemented as the outputs of ip-ops. When the condition is used\\nin a WAIT UNTIL statement, any signal that is assigned a value in the entire process is\\nimplemented as the output of a ip-op.\\nThe differences in using the IF and WAIT UNTIL statements are discussed in more\\ndetail in Appendix A, section A.10.3.\\nExample 7.4\\nASYNCHRONOUS CLEAR\\nFigure 7.39 gives a process that is similar to the one in Figure\\n7.37. It describes a D ip-op with an asynchronous active-low reset (clear) input. When\\nResetn, the reset input, is equal to 0, the ip-ops Q output is set to 0.\\nExample 7.5\\nSYNCHRONOUS CLEAR\\nFigure 7.40 shows how a D ip-op with a synchronous reset\\ninput can be described. In this case the reset signal is acted upon only when a positive\\nclock edge arrives. The code generates the circuit in Figure 7.14c, which has an AND gate\\nconnected to the ip-ops D input.\\n7.12\\nUsing Storage Elements with CAD Tools\\n425\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Resetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.39\\nD ip-op with asynchronous reset.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Resetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSE\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.40\\nD ip-op with synchronous reset.\\n426\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nFigure A.33a in Appendix A shows how the same circuit is specied by using an IF\\nstatement instead of WAIT UNTIL.\\n7.13\\nUsing Registers and Counters with CAD Tools\\nIn this section we show how registers and counters can be included in circuits designed\\nwith the aid of CAD tools. Examples are given using both schematic capture and VHDL\\ncode.\\n7.13.1\\nIncluding Registers and Counters in Schematics\\nIn section 5.5.1 we explained that a CAD system usually includes libraries of prebuilt\\nsubcircuits.\\nWe introduced the library of parameterized modules (LPM) and used the\\nadder/subtractor module, lpm_add_sub, as an example. The LPM includes modules that\\nconstitute ip-ops, registers, counters, and many other useful circuits. Figure 7.41 shows\\na symbol that represents the lpm_ ff module. This module is a register with one or more\\npositive-edge-triggered ip-ops that can be of either D or T type. The module has param-\\neters that allow the number of ip-ops and ip-op type to be chosen. In this case we\\nchose to have four D ip-ops. The tutorial in Appendix C explains how the conguration\\nof LPM modules is done.\\nThe D inputs to the four ip-ops, called data on the graphical symbol, are connected\\nto the four-bit input signal Data[3..0]. The modules asynchronous active-high reset (clear)\\ninput, aclr, is shown in the schematic. The ip-op outputs, q, are attached to the output\\nsymbol labeled Q[3..0].\\nIn section 7.3 we said that a useful application of D ip-ops is to hold the results of an\\narithmetic computation, such as the output from an adder circuit. An example is given in\\nFigure 7.42, which uses two LPM modules, lpm_add_sub and lpm_ ff. The lpm_add_sub\\nmodule was described in section 5.5.1. Its parameters, which are not shown in Figure 7.42,\\nFigure 7.41\\nThe lpm_ff parameterized ip-op module.\\n7.13\\nUsing Registers and Counters with CAD Tools\\n427\\nFigure 7.42\\nAn adder with registered feedback.\\nare set to congure the module as a four-bit adder circuit. The adders four-bit data input\\ndataa is driven by the Data[3..0] input signal. The sum bits, result, are connected to the\\ndata inputs of the lpm_ ff, which is congured as a four-bit D register with asynchronous\\nclear. The register generates the output of the circuit, Q[3..0], which appears on the left\\nside of the schematic. This signal is fed back to the datab input of the adder. The sum bits\\nfrom the adder are also provided as an output of the circuit, Sum[3..0], for ease of reference\\nin the discussion that follows. If the register is rst cleared to 0000, then the circuit can be\\nused to add the binary numbers on the Data[3..0] input to a sum that is being accumulated\\nin the register, if a new number is applied to the input during each clock cycle. A circuit\\nthat performs this function is referred to as an accumulator circuit.\\nWe synthesized a circuit from the schematic and implemented the four-bit adder using\\nthe carry-lookahead structure. A timing simulation for the circuit appears in Figure 7.43.\\nAfter resetting the circuit, the Data input is set to 0001. The adder produces the sum\\n0000 + 0001 = 0001, which is then clocked into the register at the 60 ns point in time.\\nAfter the tco delay, Q[3..0] becomes 0001, and this causes the adder to produce the new sum\\n0001+0001 = 0010. The time needed to generate the new sum is determined by the speed\\nof the adder circuit, which produces the sum after 12.5 ns in this case. The new sum does\\nnot appear at the Q output until after the next positive clock edge, at 100 ns. The adder then\\nproduces 0011 as the next sum. When Sum changes from 0010 to 0011, some oscillations\\nappear in the timing diagram, caused by the propagation of carry signals through the adder\\ncircuit. These oscillations are not seen at the Q output, because Sum is stable by the time the\\nnext positive clock edge occurs. Moving forward to the 180 ns point in time, Sum = 0100,\\nand this value is clocked into the register. The adder produces the new sum 0101. Then at\\n200 ns Data is changed to 0010, which causes the sum to change to 0100 + 0010 = 0110.\\nAt the next positive clock edge, Q is set to 0110; the value Sum = 0101 that was present\\ntemporarily in the circuit is not observed at the Q output. The circuit continues to add 0010\\nto the Q output at each successive positive clock edge.\\n428\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nFigure 7.43\\nTiming simulation of the circuit from Figure 7.42.\\nHaving simulated the behavior of the circuit, we should consider whether or not we\\ncan conclude with some certainty that the circuit works properly. Ideally, it is prudent to\\ntest all possible combinations of a circuits inputs before declaring that it works as desired.\\nHowever, in practice such testing is often not feasible because of the number of input\\ncombinations that exist. For the circuit in Figure 7.42, we could verify that a correct sum\\nis produced by the adder, and we could also check that each of the four ip-ops in the\\nregister properly stores either 0 or 1. We will discuss issues associated with the testing of\\ncircuits in Chapter 11.\\nFor the circuit in Figure 7.42 to work properly, the following timing constraints must\\nbe met. When the register is clocked by a positive clock edge, a change of signal value\\nat the registers output must propagate through the feedback path to the datab input of the\\nadder. The adder then produces a new sum, which must propagate to the data input of the\\nregister. For the chip used to implement the circuit, the total delay incurred is 14 ns. The\\ndelay can be broken down as follows: It takes 2 ns from when the register is clocked until\\na change in its output reaches the datab input of the adder. The adder produces a new sum\\nin 8 ns, and it takes 4 ns for the sum to propagate to the registers data input. In Figure 7.43\\nthe clock period is 40 ns. Hence after the new sum arrives at the data input of the register,\\nthere remain 40  14 = 26 ns until the next positive clock edge occurs. The data input\\nmust be stable for the amount of the setup time, tsu = 3 ns, before the clock edge. Hence\\nwe have 26  3 = 23 ns to spare. The clock period can be decreased by as much as 23 ns,\\nand the circuit will still work. But if the clock period is less than 40  23 = 17 ns, then\\nthe circuit will not function properly. Of course, if a different chip were used to implement\\nthe circuit, then different timing results would be produced. CAD systems provide tools\\nthat can automatically determine the minimum allowable clock period for which a circuit\\nwill work correctly. The tutorial in Appendix C shows how this is done using the tools that\\naccompany the book.\\n7.13.2\\nRegisters and Counters in VHDL Code\\nThe predened subcircuits in the LPM library can be instantiated in VHDL code. Figure\\n7.44 instantiates the lpm_shiftreg module, which is an n-bit shift register. The modules\\n7.13\\nUsing Registers and Counters with CAD Tools\\n429\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nLIBRARY lpm ;\\nUSE lpm.lpm components.all ;\\nENTITY shift IS\\nPORT ( Clock\\n: IN\\nSTD LOGIC ;\\nReset\\n: IN\\nSTD LOGIC ;\\nShiftin, Load : IN\\nSTD LOGIC ;\\nR\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nQ\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND shift ;\\nARCHITECTURE Structure OF shift IS\\nBEGIN\\ninstance: lpm shiftreg\\nGENERIC MAP (LPM WIDTH > 4, LPM DIRECTION > RIGHT)\\nPORT MAP (data > R, clock > Clock, aclr > Reset,\\nload > Load, shiftin > Shiftin, q > Q ) ;\\nEND Structure ;\\nFigure 7.44\\nInstantiation of the lpm_shiftreg module.\\nparameters are set using the GENERIC MAP construct, as shown. The GENERIC MAP\\nconstruct is similar to the PORT MAP construct that is used to assign signal names to the\\nports of a subcircuit. GENERIC MAP is used to assign values to the parameters of the\\nsubcircuit. The number of ip-ops in the shift register is set to 4 using the parameter\\nLPM_WIDTH => 4. The module can be congured to shift either left or right. The\\nparameter LPM_DIRECTION => RIGHT sets the shift direction to be from the left to\\nthe right. The code uses the modules asynchronous active-high clear input, aclr, and the\\nactive-high parallel-load input, load, which allows the shift register to be loaded with the\\nparallel data on the modules data input. When shifting takes place, the value on the shiftin\\ninput is shifted into the left-most ip-op and the bit shifted out appears on the right-most\\nbit of the q parallel output. The code uses the named association, described in section 5.5.2,\\nto connect the input and output signals of the shift entity to the ports of the module. For\\nexample, the R input signal is connected to the modules data port. When translated into a\\ncircuit, the lpm_shiftreg has the structure shown in Figure 7.19.\\nPredened modules also exist for various types of counters, which are commonly\\nneeded in logic circuits. An example is the lpm_counter module, which is a variable-width\\ncounter with parallel-load inputs.\\n430\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY reg8 IS\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(7 DOWNTO 0) ;\\nResetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(7 DOWNTO 0) ) ;\\nEND reg8 ;\\nARCHITECTURE Behavior OF reg8 IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < 00000000 ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.45\\nCode for an eight-bit register with asynchronous clear.\\n7.13.3\\nUsingVHDL Sequential Statements for Registers and\\nCounters\\nRather than instantiating predened subcircuits for registers, shift registers, counters, and\\nthe like, the circuits can be described in VHDL using sequential statements. Figure 7.39\\ngives code for a D ip-op. A straightforward way to describe an n-bit register is to write\\nhierarchical code that includes n instances of the D ip-op subcircuit. A simpler approach\\nis shown in Figure 7.45. It uses the same code as in Figure 7.39 except that the D input\\nand Q output are dened as multibit signals. The code represents an eight-bit register with\\nasynchronous clear.\\nExample 7.6\\nAN N-BIT REGISTER\\nSince registers of different sizes are often needed in logic circuits,\\nit is advantageous to dene a register entity for which the number of ip-ops can be\\neasily changed. Figure 7.46 shows how the code in Figure 7.45 can be extended to include\\na parameter that sets the number of ip-ops. The parameter is an integer, N, which is\\ndened using the VHDL construct called GENERIC. The value of N is set to 16 using the\\n:= assignment operator. By changing this parameter, the code can represent a register of\\nany size. If the register is declared as a component, then it can be used as a subcircuit in\\nother code. That code can either use the default value of the GENERIC parameter or else\\nspecify a different parameter using the GENERIC MAP construct. An example showing\\nhow GENERIC MAP is used is shown in Figure 7.44.\\n7.13\\nUsing Registers and Counters with CAD Tools\\n431\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY regn IS\\nGENERIC ( N : INTEGER : 16 ) ;\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nResetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND regn ;\\nARCHITECTURE Behavior OF regn IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < (OTHERS > 0) ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.46\\nCode for an n-bit register with asynchronous clear.\\nThe D and Q signals in Figure 7.46 are dened in terms of N. The statement that resets\\nall the bits of Q to 0 uses the odd-looking syntax Q <= (OTHERS => 0). For the default\\nvalue of N = 16, this statement is equivalent to the statement Q <= 0000000000000000.\\nThe (OTHERS => 0) syntax results in a 0digit being assigned to each bit of Q, regardless\\nof how many bits Q has. It allows the code to be used for any value of N, rather than only\\nfor N = 16.\\nExample 7.7\\nA FOUR-BIT SHIFT REGISTER\\nAssume that we wish to write VHDL code that represents\\nthe four-bit shift register in Figure 7.19. One approach is to write hierarchical code that\\nuses four subcircuits. Each subcircuit consists of a D ip-op with a 2-to-1 multiplexer\\nconnected to the D input. Figure 7.47 denes the entity named muxdff, which represents\\nthis subcircuit. The two data inputs are named D0 and D1, and they are selected using the\\nSel input. The process statement species that on the positive clock edge if Sel = 0, then\\nQ is assigned the value of D0; otherwise, Q is assigned the value of D1.\\nFigure 7.48 denes the four-bit shift register. The statement labeled Stage3 instantiates\\nthe left-most ip-op, which has the output Q3, and the statement labeled Stage0 instantiates\\nthe right-most ip-op, Q0. When L = 1, it is loaded in parallel from the R input, and when\\nL = 0, shifting takes place in the left to right direction. Serial data is shifted into the\\nmost-signicant bit, Q3, from the w input.\\n432\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY muxdff IS\\nPORT ( D0, D1, Sel, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND muxdff ;\\nARCHITECTURE Behavior OF muxdff IS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF Sel  0 THEN\\nQ < D0 ;\\nELSE\\nQ < D1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.47\\nCode for a D ip-op with a 2-to-1 multiplexer on the D\\ninput.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY shift4 IS\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nL, w, Clock : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND shift4 ;\\nARCHITECTURE Structure OF shift4 IS\\nCOMPONENT muxdff\\nPORT ( D0, D1, Sel, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nBEGIN\\nStage3: muxdff PORT MAP ( w, R(3), L, Clock, Q(3) ) ;\\nStage2: muxdff PORT MAP ( Q(3), R(2), L, Clock, Q(2) ) ;\\nStage1: muxdff PORT MAP ( Q(2), R(1), L, Clock, Q(1) ) ;\\nStage0: muxdff PORT MAP ( Q(1), R(0), L, Clock, Q(0) ) ;\\nEND Structure ;\\nFigure 7.48\\nHierarchical code for a four-bit shift register.\\n7.13\\nUsing Registers and Counters with CAD Tools\\n433\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY shift4 IS\\n4\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\n5\\nClock : IN\\nSTD LOGIC ;\\n6\\nL, w\\n: IN\\nSTD LOGIC ;\\n7\\nQ\\n: BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\n8\\nEND shift4 ;\\n9\\nARCHITECTURE Behavior OF shift4 IS\\n10\\nBEGIN\\n11\\nPROCESS\\n12\\nBEGIN\\n13\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\n14\\nIF L  1 THEN\\n15\\nQ < R ;\\n16\\nELSE\\n17\\nQ(0) < Q(1) ;\\n18\\nQ(1) < Q(2);\\n19\\nQ(2) < Q(3) ;\\n20\\nQ(3) < w ;\\n21\\nEND IF ;\\n22\\nEND PROCESS ;\\n23\\nEND Behavior ;\\nFigure 7.49\\nAlternative code for a shift register.\\nExample 7.8\\nALTERNATIVE CODE FOR A FOUR-BIT SHIFT REGISTER\\nA different style of code for the\\nfour-bit shift register is given in Figure 7.49. The lines of code are numbered for ease\\nof reference. Instead of using subcircuits, the shift register is described using sequential\\nstatements. Due to the WAIT UNTIL statement in line 13, any signal that is assigned a\\nvalue inside the process has to be implemented as the output of a ip-op. Lines 14 and\\n15 specify the parallel loading of the shift register when L = 1. The ELSE clause in lines\\n16 to 20 species the shifting operation. Line 17 shifts the value of Q1 into the ip-op\\nwith the output Q0. Lines 18 and 19 shift the values of Q2 and Q3 into the ip-ops with\\nthe outputs Q1 and Q2, respectively. Finally, line 20 shifts the value of w into the left-most\\nip-op, which has the output Q3. Note that the process semantics, described in section\\n6.6.6, stipulate that the four assignments in lines 17 to 20 are scheduled to occur only after\\nall of the statements in the process have been evaluated. Hence all four ip-ops change\\ntheir values at the same time, as required in the shift register. The code generates the same\\nshift-register circuit as the code in Figure 7.48.\\nIt is instructive to consider the effect of reversing the ordering of lines 17 through 20\\nin Figure 7.49, as indicated in Figure 7.50. In this case the rst shift operation specied\\n434\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY shift4 IS\\n4\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\n5\\nClock : IN\\nSTD LOGIC ;\\n6\\nL, w\\n: IN\\nSTD LOGIC ;\\n7\\nQ\\n: BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\n8\\nEND shift4 ;\\n9\\nARCHITECTURE Behavior OF shift4 IS\\n10\\nBEGIN\\n11\\nPROCESS\\n12\\nBEGIN\\n13\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\n14\\nIF L  1 THEN\\n15\\nQ < R ;\\n16\\nELSE\\n17\\nQ(3) < w ;\\n18\\nQ(2) < Q(3) ;\\n19\\nQ(1) < Q(2);\\n20\\nQ(0) < Q(1) ;\\n21\\nEND IF ;\\n22\\nEND PROCESS ;\\n23\\nEND Behavior ;\\nFigure 7.50\\nCode that reverses the ordering of statements in Figure 7.49.\\nin the code, in line 17, shifts the value of w into the left-most ip-op with the output Q3.\\nDue to the semantics of the process statement, the assignment to Q3 does not take effect\\nuntil all of the subsequent statements inside the process are evaluated. Hence line 18 shifts\\nthe present value of Q3, before it is changed as a result of line 17, into the ip-op with the\\noutput Q2. Similarly, lines 19 and 20 shift the present values of Q2 and Q1 into the ip-ops\\nwith the outputs Q1 and Q0, respectively. The code produces the same circuit as it did with\\nthe ordering of the statements in Figure 7.49.\\nExample 7.9\\nN-BIT SHIFT REGISTER\\nFigure 7.51 shows code that can be used to represent shift registers\\nof any size. The GENERIC parameter N, which has the default value 8 in the gure, sets\\nthe number of ip-ops. The code is identical to that in Figure 7.49 with two exceptions.\\nFirst, R and Q are dened in terms of N. Second, the ELSE clause that describes the shifting\\noperation is generalized to work for any number of ip-ops.\\nLines 18 to 20 specify the shifting operation for the right-most N  1 ip-ops, which\\nhave the outputs QN2 to Q0. The construct used is called a FOR LOOP. It is similar to the\\n7.13\\nUsing Registers and Counters with CAD Tools\\n435\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY shiftn IS\\n4\\nGENERIC ( N : INTEGER : 8 ) ;\\n5\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\n6\\nClock : IN\\nSTD LOGIC ;\\n7\\nL, w\\n: IN\\nSTD LOGIC ;\\n8\\nQ\\n: BUFFER STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\n9\\nEND shiftn ;\\n10\\nARCHITECTURE Behavior OF shiftn IS\\n11\\nBEGIN\\n12\\nPROCESS\\n13\\nBEGIN\\n14\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\n15\\nIF L  1 THEN\\n16\\nQ < R ;\\n17\\nELSE\\n18\\nGenbits: FOR i IN 0 TO N-2 LOOP\\n19\\nQ(i) < Q(i + 1) ;\\n20\\nEND LOOP ;\\n21\\nQ(N-1) < w ;\\n22\\nEND IF ;\\n23\\nEND PROCESS ;\\n24\\nEND Behavior ;\\nFigure 7.51\\nCode for an n-bit left-to-right shift register.\\nFOR GENERATE statement, introduced in section 6.6.4, which is used to generate a set of\\nconcurrent statements. The FOR LOOP is used to generate a set of sequential statements.\\nThe rst loop iteration shifts the present value of Q1 into the ip-op with the output Q0.\\nThe next loop iteration shifts Q2 into the ip-op with the output Q1, and so on, with the\\nnal iteration shifting QN1 into the ip-op with the output QN2. Line 21 completes the\\nshift operation by shifting the value of the serial input w into the left-most ip-op with the\\noutput QN1.\\nExample 7.10\\nUP-COUNTER\\nFigure 7.52 shows the code for a four-bit up-counter that has a reset input,\\nResetn, and an enable input, E. In the architecture body the ip-ops in the counter are\\nrepresented by the signal named Count. The process statement species an asynchronous\\nreset of Count if Resetn = 0. The ELSIF clause species that on the positive clock edge,\\n436\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY upcount IS\\nPORT ( Clock, Resetn, E : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR (3 DOWNTO 0)) ;\\nEND upcount ;\\nARCHITECTURE Behavior OF upcount IS\\nSIGNAL Count : STD LOGIC VECTOR (3 DOWNTO 0) ;\\nBEGIN\\nPROCESS ( Clock, Resetn )\\nBEGIN\\nIF Resetn  0 THEN\\nCount < 0000 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nIF E  1 THEN\\nCount < Count + 1 ;\\nELSE\\nCount < Count ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nQ < Count ;\\nEND Behavior ;\\nFigure 7.52\\nCode for a four-bit up-counter.\\nif E = 1, the count is incremented. If E = 0, the code explicitly assigns Count <= Count.\\nThis statement is not required to correctly describe the counter, because of the implied\\nmemory semantics, but it may be included for clarity. The Q outputs are assigned the value\\nof Count at the end of the code. The code produces the circuit shown in Figure 7.23 if the\\nVHDL compiler opts to use T ip-ops, and it generates the circuit in Figure 7.24 (with the\\nreset input added) if the compiler chooses D ip-ops.\\nExample 7.11\\nUSING INTEGER SIGNALS IN A COUNTER\\nCounters are often dened in VHDL using\\nthe INTEGER type, which was introduced in section 5.5.4. The code in Figure 7.53 denes\\nan up-counter that has a parallel-load input in addition to a reset input. The parallel data,\\nR, as well as the counters output, Q, are dened using the INTEGER type. Since they\\n7.13\\nUsing Registers and Counters with CAD Tools\\n437\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY upcount IS\\nPORT ( R\\n: IN\\nINTEGER RANGE 0 TO 15 ;\\nClock, Resetn, L : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER INTEGER RANGE 0 TO 15 ) ;\\nEND upcount ;\\nARCHITECTURE Behavior OF upcount IS\\nBEGIN\\nPROCESS ( Clock, Resetn )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nIF L  1 THEN\\nQ < R ;\\nELSE\\nQ < Q + 1 ;\\nEND IF;\\nEND IF;\\nEND PROCESS;\\nEND Behavior;\\nFigure 7.53\\nA four-bit counter with parallel load, using INTEGER signals.\\nhave the range from 0 to 15, both of these signals represent four-bit quantities. In Figure\\n7.52 the signal Count is dened to represent the ip-ops in the counter. This signal is not\\nneeded if the Q outputs have the BUFFER mode, as shown in Figure 7.53. The if-then-else\\nstatement at the beginning of the process includes the same asynchronous reset as in Figure\\n7.53. The ELSIF clause species that on the positive clock edge, if L = 1, the ip-ops in\\nthe counter are loaded in parallel from the R inputs. If L = 0, the count is incremented.\\nExample 7.12\\nDOWN-COUNTER\\nFigure 7.54 shows the code for a down-counter named downcnt. To\\nmake it easy to change the starting count, it is dened as a GENERIC parameter named\\nmodulus. On the positive clock edge, if L = 1, the counter is loaded with the value\\nmodulus1, and if L = 0, the count is decremented. The counter also includes an enable\\n438\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY downcnt IS\\nGENERIC ( modulus : INTEGER : 8 ) ;\\nPORT ( Clock, L, E : IN\\nSTD LOGIC ;\\nQ\\n: OUT INTEGER RANGE 0 TO modulus1 ) ;\\nEND downcnt ;\\nARCHITECTURE Behavior OF downcnt IS\\nSIGNAL Count : INTEGER RANGE 0 TO modulus1 ;\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL (ClockEVENT AND Clock  1) ;\\nIF L  1 THEN\\nCount < modulus1 ;\\nELSE\\nIF E  1 THEN\\nCount < Count1 ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS;\\nQ < Count ;\\nEND Behavior ;\\nFigure 7.54\\nCode for a down-counter.\\ninput, E. Setting E = 1 allows the count to be decremented when an active clock edge\\noccurs.\\n7.14\\nDesign Examples\\nThis section presents two examples of digital systems that make use of some of the building\\nblocks described in this chapter and in Chapter 6.\\n7.14.1\\nBus Structure\\nDigital systems often contain a set of registers used to store data. Figure 7.55 gives an\\nexample of a system that has k n-bit registers, R1 to Rk. Each register is connected to a\\ncommon set of n wires, which are used to transfer data into and out of the registers. This\\n7.14\\nDesign Examples\\n439\\nR1in\\nRkin\\nBus\\nClock\\nR1out\\nR2in\\nR2out\\nRkout\\nControl circuit\\nFunction\\nR1\\nR2\\nRk\\nData\\nExtern\\nFigure 7.55\\nA digital system with k registers.\\ncommon set of wires is usually called a bus. In addition to registers, in a real system other\\ntypes of circuit blocks would be connected to the bus. The gure shows how n bits of data\\ncan be placed on the bus from another circuit block, using the control input Extern. The\\ndata stored in any of the registers can be transferred via the bus to a different register or to\\nanother circuit block that is connected to the bus.\\nIt is essential to ensure that only one circuit block attempts to place data onto the bus\\nwires at any given time. In Figure 7.55 each register is connected to the bus through an n-bit\\ntri-state buffer. A control circuit is used to ensure that only one of the tri-state buffer enable\\ninputs, R1out, . . . , Rkout, is asserted at a given time. The control circuit also produces the\\nsignals R1in, . . . , Rkin, which control when data is loaded into each register. In general, the\\ncontrol circuit could perform a number of functions, such as transferring the data stored in\\none register into another register and the like. Figure 7.55 shows an input signal named\\nFunction that instructs the control circuit to perform a particular task. The control circuit is\\nsynchronized by a clock input, which is the same clock signal that controls the k registers.\\nFigure 7.56 provides a more detailed view of how the registers from Figure 7.55 can\\nbe connected to a bus. To keep the picture simple, 2 two-bit registers are shown, but the\\nsame scheme can be used for larger registers. For register R1, two tri-state buffers enabled\\nby R1out are used to connect each ip-op output to a wire in the bus. The D input on\\neach ip-op is connected to a 2-to-1 multiplexer, whose select input is controlled by R1in.\\n440\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nR1in\\nR1out\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nR2in\\nR2out\\nBus\\nR1\\nR2\\nFigure 7.56\\nDetails for connecting registers to a bus.\\n7.14\\nDesign Examples\\n441\\nIf R1in = 0, the ip-ops are loaded from their Q outputs; hence the stored data does\\nnot change. But if R1in = 1, data is loaded into the ip-ops from the bus. Instead of\\nusing multiplexers on the ip-op inputs, one could attempt to connect the D inputs on\\nthe ip-ops directly to the bus. Then it is necessary to control the clock inputs on all\\nip-ops to ensure that they are clocked only when new data should be loaded into the\\nregister. This approach is not good because it may happen that different ip-ops will be\\nclocked at slightly different times, leading to a problem known as clock skew. A detailed\\ndiscussion of the issues related to the clocking of ip-ops is provided in section 10.3.\\nThe system in Figure 7.55 can be used in many different ways, depending on the design\\nof the control circuit and on how many registers and other circuit blocks are connected to\\nthe bus. As a simple example, consider a system that has three registers, R1, R2, and R3.\\nEach register is connected to the bus as indicated in Figure 7.56. We will design a control\\ncircuit that performs a single functionit swaps the contents of registers R1 and R2, using\\nR3 for temporary storage.\\nThe required swapping is done in three steps, each needing one clock cycle. In the rst\\nstep the contents of R2 are transferred into R3. Then the contents of R1 are transferred into\\nR2. Finally, the contents of R3, which are the original contents of R2, are transferred into\\nR1. Note that we say that the contents of one register, Ri, are transferred into another\\nregister, Rj. This jargon is commonly used to indicate that the new contents of Rj will be\\na copy of the contents of Ri. The contents of Ri are not changed as a result of the transfer.\\nTherefore, it would be more precise to say that the contents of Ri are copied into Rj.\\nUsing a Shift Register for Control\\nThere are many ways to design a suitable control circuit for the swap operation. One\\npossibility is to use the left-to-right shift register shown in Figure 7.57. Assume that the\\nreset input is used to clear the ip-ops to 0. Hence the control signals R1in, R1out, and so\\non are not asserted, because the shift register outputs have the value 0. The serial input w\\nnormally has the value 0. We assume that changes in the value of w are synchronized to\\noccur shortly after the active clock edge. This assumption is reasonable because w would\\nnormally be generated as the output of some circuit that is controlled by the same clock\\nsignal. When the desired swap should be performed, w is set to 1 for one clock cycle, and\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nw\\nR2out R3in\\n,\\nReset\\nR1out R2in\\n,\\nR3out R1in\\n,\\nFigure 7.57\\nA shift-register control circuit.\\n442\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nthen w returns to 0. After the next active clock edge, the output of the left-most ip-op\\nbecomes equal to 1, which asserts both R2out and R3in. The contents of register R2 are\\nplaced onto the bus wires and are loaded into register R3 on the next active clock edge.\\nThis clock edge also shifts the contents of the shift register, resulting in R1out = R2in = 1.\\nNote that since w is now 0, the rst ip-op is cleared, causing R2out = R3in = 0. The\\ncontents of R1 are now on the bus and are loaded into R2 on the next clock edge. After this\\nclock edge the shift register contains 001 and thus asserts R3out and R1in. The contents of\\nR3 are now on the bus and are loaded into R1 on the next clock edge.\\nUsing the control circuit in Figure 7.57, when w changes to 1 the swap operation does\\nnot begin until after the next active clock edge. We can modify the control circuit so that\\nit starts the swap operation in the same clock cycle in which w changes to 1. One possible\\napproach is illustrated in Figure 7.58. The reset signal is used to set the shift-register\\ncontents to 100, by presetting the left-most ip-op to 1 and clearing the other two ip-\\nops. As long as w = 0, the output control signals are not asserted. When w changes to 1,\\nthe signals R2out and R3in are immediately asserted and the contents of R2 are placed onto\\nthe bus. The next active clock edge loads this data into R3 and also shifts the shift register\\ncontents to 010. Since the signal R1out is now asserted, the contents of R1 appear on the\\nbus. The next clock edge loads this data into R2 and changes the shift register contents to\\n001. The contents of R3 are now on the bus; this data is loaded into R1 at the next clock\\nedge, which also changes the shift register contents to 100. We assume that w had the value\\n1 for only one clock cycle; hence the output control signals are not asserted at this point.\\nIt may not be obvious to the reader how to design a circuit such as the one in Figure 7.58,\\nbecause we have presented the design in an ad hoc fashion. In section 8.3 we will show\\nhow this circuit can be designed using a more formal approach.\\nThe circuit in Figure 7.58 assumes that a preset input is available on the left-most\\nip-op. If the ip-op has only a clear input, then we can use the equivalent circuit\\nshown in Figure 7.59. In this circuit we use the Q output of the left-most ip-op and also\\ncomplement the input to this ip-op by using a NOR gate instead of an OR gate.\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nw\\nR2out R3in\\n,\\nR1out R2in\\n,\\nR3out R1in\\n,\\nP\\nReset\\nFigure 7.58\\nA modied control circuit.\\n7.14\\nDesign Examples\\n443\\nD\\nQ\\nQ\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nw\\nR2out R3in\\n,\\nR1out R2in\\n,\\nR3out R1in\\n,\\nReset\\nFigure 7.59\\nA modied version of the circuit in Figure 7.58.\\nUsing a Multiplexer to Implement a Bus\\nIn Figure 7.55 we used tri-state buffers to control access to the bus. An alternative\\napproach is to use multiplexers, as depicted in Figure 7.60. The outputs of each register\\nare connected to a multiplexer. This multiplexers output is connected to the inputs of the\\nregisters, thus realizing the bus. The multiplexer select inputs determine which registers\\ncontents appear on the bus. Although the gure shows just one multiplexer symbol, we\\nactually need one multiplexer for each bit in the registers.\\nFor example, assume that\\nthere are 4 eight-bit registers, R1 to R4, plus the externally-supplied eight-bit Data. To\\ninterconnect them, we need eight 5-to-1 multiplexers.\\nIn Figure 7.57 we used a shift\\nData\\nR1in\\nMultiplexers\\nR2in\\nRkin\\nBus\\nClock\\nS j\\n1\\n\\nS0\\nR1\\nR2\\nRk\\nFigure 7.60\\nUsing multiplexers to implement a bus.\\n444\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nregister to implement the control circuit. A similar approach can be used with multiplexers.\\nThe signals that control when data is loaded into a register, like R1in, can still be connected\\ndirectly to the shift-register outputs. However, instead of using control signals like R1out\\nto place the contents of a register onto the bus, we have to generate the select inputs for the\\nmultiplexers. One way to do so is to connect the shift-register outputs to an encoder circuit\\nthat produces the select inputs for the multiplexer. We discussed encoder circuits in sec-\\ntion 6.3.\\nThe tri-state buffer and multiplexer approaches for implementing a bus are both equally\\nvalid. However, some types of chips, such as most PLDs, do not contain a sufcient number\\nof tri-state buffers to realize even moderately large buses. In such chips the multiplexer-\\nbased approach is the only practical alternative. In practice, circuits are designed with CAD\\ntools. If the designer describes the circuit using tri-state buffers, but there are not enough\\nsuch buffers in the target device, then the CAD tools automatically produce an equivalent\\ncircuit that uses multiplexers.\\nVHDL Code\\nThis section presents VHDL code for our circuit example that swaps the contents of\\ntwo registers. We rst give the code for the style of circuit in Figure 7.55 that uses tri-\\nstate buffers to implement the bus and then give the code for the style of circuit in Figure\\n7.60 that uses multiplexers. The code is written in a hierarchical fashion, using subcircuits\\nfor the registers, tri-state buffers, and the shift register. Figure 7.61 gives the code for\\nan n-bit register of the type in Figure 7.56. The number of bits in the register is set by\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY regn IS\\nGENERIC ( N : INTEGER : 8 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nRin, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND regn ;\\nARCHITECTURE Behavior OF regn IS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF Rin  1 THEN\\nQ < R ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.61\\nCode for an n-bit register of the type in Figure 7.56.\\n7.14\\nDesign Examples\\n445\\nthe generic parameter N, which has the default value of 8. The process that describes the\\nregister species that if the input Rin = 1, then the ip-ops are loaded from the n-bit input\\nR. Otherwise, the ip-ops retain their presently stored values. The circuit synthesized\\nfrom this code has a 2-to-1 multiplexer controlled by Rin connected to the D input on each\\nip-op, as depicted in Figure 7.56.\\nFigure 7.62 gives the code for a subcircuit that represents n tri-state buffers, each\\nenabled by the input E. The number of buffers is set by the generic parameter N. The\\ninputs to the buffers are the n-bit signal X , and the outputs are the n-bit signal F. The\\narchitecture uses the syntax (OTHERS => Z) to specify that the output of each buffer is\\nset to the value Z if E = 0; otherwise, the output is set to F = X .\\nFigure 7.63 provides the code for a shift register that can be used to implement the\\ncontrol circuit in Figure 7.57. The number of ip-ops is set by the generic parameter K,\\nwhich has the default value of 4. The shift register has an active-low asynchronous reset\\ninput. The shift operation is dened with a FOR LOOP in the style used in Example 7.9.\\nTo use the entities in Figures 7.61 through 7.63 as subcircuits, we have to provide\\ncomponent declarations for each one. For convenience, we placed these declarations inside\\na single package, named components, which is shown in Figure 7.64. This package is used\\nin the code given in Figure 7.65. It represents the digital system in Figure 7.55 with 3\\neight-bit registers, R1, R2, and R3.\\nThe circuit in Figure 7.55 includes tri-state buffers that are used to place n bits of\\nexternally supplied data on the bus. In the code in Figure 7.65, these buffers are instantiated\\nin the statement labeled tri_ext. Each of the eight buffers is enabled by the input signal\\nExtern, and the data inputs on the buffers are attached to the eight-bit signal Data. When\\nExtern = 1, the value of Data is placed on the bus, which is represented by the signal\\nBusWires.\\nThe BusWires port represents the circuits output.\\nThis port has the mode\\nINOUT, which is required because BusWires is connected to the outputs of tri-state buffers\\nand these buffers are connected to the inputs of the registers.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY trin IS\\nGENERIC ( N : INTEGER : 8 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nE\\n: IN\\nSTD LOGIC ;\\nF\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND trin ;\\nARCHITECTURE Behavior OF trin IS\\nBEGIN\\nF < (OTHERS > Z) WHEN E  0 ELSE X ;\\nEND Behavior ;\\nFigure 7.62\\nCode for an n-bit tri-state buffer.\\n446\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY shiftr IS - - left-to-right shift register with async reset\\nGENERIC ( K : INTEGER : 4 ) ;\\nPORT ( Resetn, Clock, w : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(1 TO K) ) ;\\nEND shiftr ;\\nARCHITECTURE Behavior OF shiftr IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < (OTHERS > 0) ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nGenbits: FOR i IN K DOWNTO 2 LOOP\\nQ(i) < Q(i1) ;\\nEND LOOP ;\\nQ(1) < w ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 7.63\\nCode for the shift register in Figure 7.57.\\nWe assume that a three-bit control signal named RinExt exists, which is used to allow\\nthe externally supplied data to be loaded from the bus into registers R1, R2, or R3. The\\nRinExt input is not shown in Figure 7.55, to keep the gure simple, but it would be generated\\nby the same external circuit block that produces Extern and Data. When RinExt(1) = 1,\\nthe data on the bus is loaded into register R1; when RinExt(2) = 1, the data is loaded into\\nR2; and when RinExt(3) = 1, the data is loaded into R3.\\nIn Figure 7.65 the three-bit shift register is instantiated in the statement labeled control.\\nThe outputs of the shift register are the three-bit signal Q. The next three statements connect\\nQ to the control signals that determine when data is loaded into each register, which are\\nrepresented by the three-bit signal Rin. The signals Rin(1), Rin(2), and Rin(3) in the\\ncode correspond to the signals R1in, R2in, and R3in in Figure 7.55. As specied in Figure\\n7.57, the left-most shift-register output, Q(1), controls when data is loaded into register R3.\\nSimilarly, Q(2) controls register R2, and Q(3) controls R1. Each bit in Rin is ORed with the\\ncorresponding bit in RinExt so that externally supplied data can be stored in the registers\\nas discussed above. The code also connects the shift-register outputs to the enable inputs,\\ncalled Rout, on the tri-state buffers that connect the registers to the bus. Figure 7.57 shows\\nthat Q(1) is used to put the contents of R2 onto the bus; hence Rout(2) is assigned the value\\n7.14\\nDesign Examples\\n447\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE components IS\\nCOMPONENT regn - - register\\nGENERIC ( N : INTEGER : 8 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nRin, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nCOMPONENT shiftr - - left-to-right shift register with async reset\\nGENERIC ( K : INTEGER : 4 ) ;\\nPORT ( Resetn, Clock, w : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(1 TO K) ) ;\\nEND component ;\\nCOMPONENT trin - - tri-state buffers\\nGENERIC ( N : INTEGER : 8 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nE\\n: IN\\nSTD LOGIC ;\\nF\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nEND components ;\\nFigure 7.64\\nPackage and component declarations.\\nof Q(1). Similarly, Rout(1) is assigned the value of Q(2), and Rout(3) is assigned the value\\nof Q(3). The remaining statements in the code instantiate the registers and tri-state buffers\\nin the system.\\nVHDL Code Using Multiplexers\\nFigure 7.66 shows how the code in Figure 7.65 can be modied to use multiplexers\\ninstead of tri-state buffers. Using the circuit structure shown in Figure 7.60, the bus is\\nimplemented using eight 4-to-1 multiplexers. Three of the data inputs on each 4-to-1\\nmultiplexer are connected to one bit from registers R1, R2, and R3. The fourth data input is\\nconnected to one bit of the Data input signal to allow externally supplied data to be written\\ninto the registers. When the shift registers contents are 000, the multiplexers select Data\\nto be placed on the bus. This data is loaded into the register selected by RinExt. It is loaded\\ninto R1 if RinExt(1) = 1, R2 if RinExt(2) = 1, and R3 if RinExt(3) = 1.\\nThe Rout signal in Figure 7.65, which is used as the enable inputs on the tri-state buffers\\nconnected to the bus, is not needed for the multiplexer implementation. Instead, we have\\n448\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.components.all ;\\nENTITY swap IS\\nPORT ( Data\\n: IN\\nSTD LOGIC VECTOR(7 DOWNTO 0) ;\\nResetn, w\\n: IN\\nSTD LOGIC ;\\nClock, Extern : IN\\nSTD LOGIC ;\\nRinExt\\n: IN\\nSTD LOGIC VECTOR(1 TO 3) ;\\nBusWires\\n: INOUT STD LOGIC VECTOR(7 DOWNTO 0) ) ;\\nEND swap ;\\nARCHITECTURE Behavior OF swap IS\\nSIGNAL Rin, Rout, Q : STD LOGIC VECTOR(1 TO 3) ;\\nSIGNAL R1, R2, R3 : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nBEGIN\\ncontrol: shiftr GENERIC MAP ( K > 3 )\\nPORT MAP ( Resetn, Clock, w, Q ) ;\\nRin(1) < RinExt(1) OR Q(3) ;\\nRin(2) < RinExt(2) OR Q(2) ;\\nRin(3) < RinExt(3) OR Q(1) ;\\nRout(1) < Q(2) ; Rout(2) < Q(1) ; Rout(3) < Q(3) ;\\ntri ext: trin PORT MAP ( Data, Extern, BusWires ) ;\\nreg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 ) ;\\nreg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 ) ;\\nreg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 ) ;\\ntri1: trin PORT MAP ( R1, Rout(1), BusWires ) ;\\ntri2: trin PORT MAP ( R2, Rout(2), BusWires ) ;\\ntri3: trin PORT MAP ( R3, Rout(3), BusWires ) ;\\nEND Behavior ;\\nFigure 7.65\\nA digital system like the one in Figure 7.55.\\nto provide the select inputs on the multiplexers. In the architecture body in Figure 7.66,\\nthe shift-register outputs are called Q. These signals are used to generate the Rin control\\nsignals for the registers in the same way as shown in Figure 7.65. We said in the discussion\\nconcerning Figure 7.60 that an encoder is needed between the shift-register outputs and the\\nmultiplexer select inputs. A suitable encoder is described in the selected signal assignment\\nlabeled encoder. It produces the multiplexer select inputs, which are named S. It sets\\nS = 00 when the shift register contains 000, S = 10 when the shift register contains 100,\\nand so on, as given in the code. The multiplexers are described by the selected signal\\nassignment labeled muxes. This statement places the value of Data onto the bus (BusWires)\\nif S = 00, the contents of register R1 if S = 01, and so on. Using this scheme, when the\\nswap operation is not active, the multiplexers place the bits from the Data input on the bus.\\n7.14\\nDesign Examples\\n449\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.components.all ;\\nENTITY swapmux IS\\nPORT ( Data\\n: IN\\nSTD LOGIC VECTOR(7 DOWNTO 0) ;\\nResetn, w : IN\\nSTD LOGIC ;\\nClock\\n: IN\\nSTD LOGIC ;\\nRinExt\\n: IN\\nSTD LOGIC VECTOR(1 TO 3) ;\\nBusWires : BUFFER STD LOGIC VECTOR(7 DOWNTO 0) ) ;\\nEND swapmux ;\\nARCHITECTURE Behavior OF swapmux IS\\nSIGNAL Rin, Q : STD LOGIC VECTOR(1 TO 3) ;\\nSIGNAL S : STD LOGIC VECTOR(1 DOWNTO 0) ;\\nSIGNAL R1, R2, R3 : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nBEGIN\\ncontrol: shiftr GENERIC MAP ( K > 3 )\\nPORT MAP ( Resetn, Clock, w, Q ) ;\\nRin(1) < RinExt(1) OR Q(3) ;\\nRin(2) < RinExt(2) OR Q(2) ;\\nRin(3) < RinExt(3) OR Q(1) ;\\nreg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 ) ;\\nreg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 ) ;\\nreg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 ) ;\\nencoder:\\nWITH Q SELECT\\nS < 00 WHEN 000,\\n10 WHEN 100,\\n01 WHEN 010,\\n11 WHEN OTHERS;\\nmuxes: - -eight 4-to-1 multiplexers\\nWITH S SELECT\\nBusWires < Data WHEN 00,\\nR1 WHEN 01,\\nR2 WHEN 10,\\nR3 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 7.66\\nUsing multiplexers to implement a bus.\\nIn Figure 7.66 we use two selected signal assignments, one to describe an encoder and\\nthe other to describe the bus multiplexers. A simpler approach is to use a single selected\\nsignal assignment as shown in Figure 7.67. The statement labeled muxes species directly\\nwhich signal should appear on BusWires for each pattern of the shift-register outputs. The\\ncircuit synthesized from this statement is similar to an 8-to-1 multiplexer with the three\\n450\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nARCHITECTURE Behavior OF swapmux IS\\nSIGNAL Rin, Q : STD LOGIC VECTOR(1 TO 3) ;\\nSIGNAL R1, R2, R3 : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nBEGIN\\ncontrol: shiftr GENERIC MAP ( K > 3 )\\nPORT MAP ( Resetn, Clock, w, Q ) ;\\nRin(1) < RinExt(1) OR Q(3) ;\\nRin(2) < RinExt(2) OR Q(2) ;\\nRin(3) < RinExt(3) OR Q(1) ;\\nreg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 ) ;\\nreg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 ) ;\\nreg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 ) ;\\nmuxes:\\nWITH Q SELECT\\nBusWires < Data WHEN 000,\\nR2 WHEN 100,\\nR1 WHEN 010,\\nR3 WHEN OTHERS ;\\nEND Behavior ;\\nFigure 7.67\\nA simplied version of the architecture in Figure 7.66.\\nselect inputs connected to the shift-register outputs. However, only half of the multiplexer\\ncircuit is actually generated by the synthesis tools because there are only four data inputs.\\nThe circuit generated from the code in Figure 7.67 is the same as the one generated from\\nthe code in Figure 7.66.\\nFigure 7.68 gives an example of a timing simulation for a circuit synthesized from the\\ncode in Figure 7.67. In the rst half of the simulation, the circuit is reset, and the contents\\nof registers R1 and R2 are initialized. The hex value 55 is loaded into R1, and the value AA\\nis loaded into R2. The clock edge at 275 ns, marked by the vertical reference line in Figure\\n7.68, loads the value w = 1 into the shift register. The contents of R2 (AA) then appear on\\nthe bus and are loaded into R3 by the clock edge at 325 ns. Following this clock edge, the\\ncontents of the shift register are 010, and the data stored in R1 (55) is on the bus. The clock\\nedge at 375 ns loads this data into R2 and changes the shift register to 001. The contents\\nof R3 (AA) now appear on the bus and are loaded into R1 by the clock edge at 425 ns. The\\nshift register is now in state 000, and the swap is completed.\\n7.14.2\\nSimple Processor\\nA second example of a digital system like the one in Figure 7.55 is shown in Figure 7.69.\\nIt has four n-bit registers, R0, . . . , R3, that are connected to the bus using tri-state buffers.\\n7.14\\nDesign Examples\\n451\\nFigure 7.68\\nTiming simulation for the VHDL code in Figure 7.67.\\nExternal data can be loaded into the registers from the n-bit Data input, which is connected\\nto the bus using tri-state buffers enabled by the Extern control signal. The system also\\nincludes an adder/subtractor module. One of its data inputs is provided by an n-bit register,\\nA, that is attached to the bus, while the other data input, B, is directly connected to the bus.\\nIf the AddSub signal has the value 0, the module generates the sum A + B; if AddSub = 1,\\nthe module generates the difference A  B. To perform the subtraction, we assume that\\nthe adder/subtractor includes the required XOR gates to form the 2s complement of B, as\\ndiscussed in section 5.3. The register G stores the output produced by the adder/subtractor.\\nThe A and G registers are controlled by the signals Ain, Gin, and Gout.\\nThe system in Figure 7.69 can perform various functions, depending on the design of\\nthe control circuit. As an example, we will design a control circuit that can perform the four\\noperations listed in Table 7.2. The left column in the table shows the name of an operation\\nand its operands; the right column indicates the function performed in the operation. For\\nthe Load operation the meaning of Rx  Data is that the data on the external Data input\\nis transferred across the bus into any register, Rx, where Rx can be R0 to R3. The Move\\noperation copies the data stored in register Ry into register Rx. In the table the square\\nbrackets, as in [Rx], refer to the contents of a register. Since only a single transfer across\\nthe bus is needed, both the Load and Move operations require only one step (clock cycle) to\\nbe completed. The Add and Sub operations require three steps, as follows: In the rst step\\nthe contents of Rx are transferred across the bus into register A. Then in the next step, the\\ncontents of Ry are placed onto the bus. The adder/subtractor module performs the required\\nfunction, and the results are stored in register G. Finally, in the third step the contents of G\\nare transferred into Rx.\\n452\\nR3in\\nBus\\nClock\\nR0in\\nR0out\\nR3out\\nControl circuit\\nFunction\\nG\\nR0\\nR3\\nA\\nAddSub\\nAin Gin\\nGout\\nExtern\\nData\\nw\\nDone\\nB\\nFigure 7.69\\nA digital system that implements a simple processor.\\n7.14\\nDesign Examples\\n453\\nTable 7.2\\nOperations\\nperformed in the\\nprocessor.\\nOperation\\nFunction Performed\\nLoad Rx, Data\\nRx  Data\\nMove Rx, Ry\\nRx  [Ry]\\nAdd Rx, Ry\\nRx  [Rx] + [Ry]\\nSub Rx, Ry\\nRx  [Rx]  [Ry]\\nA digital system that performs the types of operations listed in Table 7.2 is usually\\ncalled a processor. The specic operation to be performed at any given time is indicated\\nusing the control circuit input named Function. The operation is initiated by setting the w\\ninput to 1, and the control circuit asserts the Done output when the operation is completed.\\nIn Figure 7.55 we used a shift register to implement the control circuit. It is possible\\nto use a similar design for the system in Figure 7.69. To illustrate a different approach,\\nwe will base the design of the control circuit on a counter. This circuit has to generate the\\nrequired control signals in each step of each operation. Since the longest operations (Add\\nand Sub) need three steps (clock cycles), a two-bit counter can be used. Figure 7.70 shows\\na two-bit up-counter connected to a 2-to-4 decoder. Decoders are discussed in section\\n6.2. The decoder is enabled at all times by setting its enable (En) input permanently to the\\nvalue 1. Each of the decoder outputs represents a step in an operation. When no operation\\nis currently being performed, the count value is 00; hence the T0 output of the decoder is\\nasserted. In the rst step of an operation, the count value is 01, and T1 is asserted. During the\\nsecond and third steps of the Add and Sub operations, T2 and T3 are asserted, respectively.\\nIn each of steps T0 to T3, various control signal values have to be generated by the\\ncontrol circuit, depending on the operation being performed. Figure 7.71 shows that the\\noperation is specied with six bits, which form the Function input. The two left-most bits,\\nF = f1 f0, are used as a two-bit number that identies the operation. To represent Load,\\nMove, Add, and Sub, we use the codes f1 f0 = 00, 01, 10, and 11, respectively. The inputs\\nRx1Rx0 are a binary number that identies the Rx operand, while Ry1Ry0 identies the Ry\\noperand. The Function inputs are stored in a six-bit Function Register when the FRin signal\\nis asserted.\\nFigure 7.71 also shows three 2-to-4 decoders that are used to decode the information\\nencoded in the F, Rx, and Ry inputs. We will see shortly that these decoders are included\\nas a convenience because their outputs provide simple-looking logic expressions for the\\nvarious control signals.\\nThe circuits in Figures 7.70 and 7.71 form a part of the control circuit. Using the input\\nw and the signals T0, . . . , T3, I0, . . . , I3, X0, . . . , X3, and Y0, . . . , Y3, we will show how to\\nderive the rest of the control circuit. It has to generate the outputs Extern, Done, Ain, Gin,\\nGout, AddSub, R0in, . . . , R3in, and R0out, . . . , R3out. The control circuit also has to generate\\nthe Clear and FRin signals used in Figures 7.70 and 7.71.\\n454\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nClock\\nT 0\\nReset\\nUp-counter\\nClear\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\n1\\nT 1 T 2 T 3\\n2-to-4 decoder\\nQ1\\nQ0\\nFigure 7.70\\nA part of the control circuit for the processor.\\nClock\\nX 0\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\n1\\nX 1 X 2 X 3\\n2-to-4 decoder\\nFunction Register\\nY 0\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\n1\\nY 1 Y 2 Y 3\\n2-to-4 decoder\\nI 0\\nEn\\ny0\\ny1\\ny2\\ny3\\n1\\nI 1\\nI 2\\nI 3\\n2-to-4 decoder\\nFRin\\nf 1\\nf 0\\nRx1\\nRx0 Ry1\\nRy0\\nw0\\nw1\\nFunction\\nFigure 7.71\\nThe function register and decoders.\\n7.14\\nDesign Examples\\n455\\nTable 7.3\\nControl signals asserted in each operation/time step.\\nT1\\nT2\\nT3\\n(Load): I0\\nExtern, Rin = X ,\\nDone\\n(Move): I1\\nRin = X , Rout = Y,\\nDone\\n(Add): I2\\nRout = X , Ain\\nRout = Y, Gin,\\nGout, Rin = X ,\\nAddSub = 0\\nDone\\n(Sub): I3\\nRout = X , Ain\\nRout = Y, Gin,\\nGout, Rin = X ,\\nAddSub = 1\\nDone\\nClear and FRin are dened in the same way for all operations. Clear is used to ensure\\nthat the count value remains at 00 as long as w = 0 and no operation is being executed. Also,\\nit is used to clear the count value to 00 at the end of each operation. Hence an appropriate\\nlogic expression is\\nClear = w T0 + Done\\nThe FRin signal is used to load the values on the Function inputs into the Function Register\\nwhen w changes to 1. Hence\\nFRin = wT0\\nThe rest of the outputs from the control circuit depend on the specic step being performed\\nin each operation. The values that have to be generated for each signal are shown in Table\\n7.3. Each row in the table corresponds to a specic operation, and each column represents\\none time step. The Extern signal is asserted only in the rst step of the Load operation.\\nTherefore, the logic expression that implements this signal is\\nExtern = I0T1\\nDone is asserted in the rst step of Load and Move, as well as in the third step of Add and\\nSub. Hence\\nDone = (I0 + I1)T1 + (I2 + I3)T3\\nThe Ain, Gin, and Gout signals are asserted in the Add and Sub operations. Ain is asserted in\\nstep T1, Gin is asserted in T2, and Gout is asserted in T3. The AddSub signal has to be set to\\n0 in the Add operation and to 1 in the Sub operation. This is achieved with the following\\nlogic expressions\\nAin = (I2 + I3)T1\\nGin = (I2 + I3)T2\\nGout = (I2 + I3)T3\\nAddSub = I3\\n456\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nThe values of R0in, . . . , R3in are determined using either the X0, . . . , X3 signals or the\\nY0, . . . , Y3 signals. In Table 7.3 these actions are indicated by writing either Rin = X or\\nRin = Y. The meaning of Rin = X is that R0in = X0, R1in = X1, and so on. Similarly, the\\nvalues of R0out, . . . , R3out are specied using either Rout = X or Rout = Y.\\nWe will develop the expressions for R0in and R0out by examining Table 7.3 and then\\nshow how to derive the expressions for the other register control signals. The table shows\\nthat R0in is set to the value of X0 in the rst step of both the Load and Move operations and\\nin the third step of both the Add and Sub operations, which leads to the expression\\nR0in = (I0 + I1)T1X0 + (I2 + I3)T3X0\\nSimilarly, R0out is set to the value of Y0 in the rst step of Move. It is set to X0 in the\\nrst step of Add and Sub and to Y0 in the second step of these operations, which gives\\nR0out = I1T1Y0 + (I2 + I3)(T1X0 + T2Y0)\\nThe expressions for R1in and R1out are the same as those for R0in and R0out except that X1\\nand Y1 are used in place of X0 and Y0. The expressions for R2in, R2out, R3in, and R3out are\\nderived in the same way.\\nThe circuits shown in Figures 7.70 and 7.71, combined with the circuits represented\\nby the above expressions, implement the control circuit in Figure 7.69.\\nProcessors are extremely useful circuits that are widely used. We have presented only\\nthe most basic aspects of processor design. However, the techniques presented can be\\nextended to design realistic processors, such as modern microprocessors. The interested\\nreader can refer to books on computer organization for more details on processor design\\n[12].\\nVHDL Code\\nIn this section we give two different styles of VHDL code for describing the system\\nin Figure 7.69. The rst style uses tri-state buffers to represent the bus, and it gives the\\nlogic expressions shown above for the outputs of the control circuit. The second style of\\ncode uses multiplexers to represent the bus, and it uses CASE statements that correspond\\nto Table 7.3 to describe the outputs of the control circuit.\\nVHDL code for an up-counter is shown in Figure 7.52. A modied version of this\\ncounter, named upcount, is shown in the code in Figure 7.72. It has a synchronous reset\\ninput, which is active high. In Figure 7.64 we dened the package named components,\\nwhich provides component declarations for a number of subcircuits. In the VHDL code for\\nthe processor, we will use the regn and trin components listed in Figure 7.64, but not the\\nshiftr component. We created a new package called subccts for use with the processor. The\\ncode is not shown here, but it includes component declarations for regn (Figure 7.61), trin\\n(Figure 7.62), upcount, and dec2to4 (Figure 6.30).\\nComplete code for the processor is given in Figure 7.73. In the architecture body, the\\nstatements labeled counter and decT instantiate the subcircuits in Figure 7.70. Note that we\\nhave assumed that the circuit has an active-high reset input, Reset, which is used to initialize\\nthe counter to 00. The statement Func <= F & Rx & Ry uses the concatenate operator to\\ncreate the six-bit signal Func, which represents the inputs to the Function Register in Figure\\n7.71. The next statement instantiates the Function Register with the data inputs Func and\\n7.14\\nDesign Examples\\n457\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY upcount IS\\nPORT ( Clear, Clock : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(1 DOWNTO 0) ) ;\\nEND upcount ;\\nARCHITECTURE Behavior OF upcount IS\\nBEGIN\\nupcount: PROCESS ( Clock )\\nBEGIN\\nIF (ClockEVENT AND Clock  1) THEN\\nIF Clear  1 THEN\\nQ < 00 ;\\nELSE\\nQ < Q + 1 ;\\nEND IF ;\\nEND IF;\\nEND PROCESS;\\nEND Behavior ;\\nFigure 7.72\\nCode for a two-bit up-counter with synchronous reset.\\nthe outputs FuncReg. The statements labeled decI, decX, and decY instantiate the decoders\\nin Figure 7.71. Following these statements the previously derived logic expressions for\\nthe outputs of the control circuit are given. For R0in, . . . , R3in and R0out, . . . , R3out, a\\nGENERATE statement is used to produce the expressions.\\nAt the end of the code, the tri-state buffers and registers in the processor are instantiated,\\nand the adder/subtractor module is described using a selected signal assignment.\\nUsing Multiplexers and CASE Statements\\nWe showed in Figure 7.60 that a bus can be implemented using multiplexers, rather than\\ntri-state buffers. VHDL code that describes the processor using this approach is shown in\\nFigure 7.74. The same entity declaration given in Figure 7.73 can be used and is not shown\\nin Figure 7.74. The code illustrates a different way of describing the control circuit in the\\nprocessor. It does not give logic expressions for the signals Extern, Done, and so on, as we\\ndid in Figure 7.73. Instead, CASE statements are used to represent the information shown\\nin Table 7.3. These statements are provided inside the process labeled controlsignals. Each\\ncontrol signal is rst assigned the value 0, as a default. This is required because the CASE\\nstatements specify the values of the control signals only when they should be asserted, as\\nwe did in Table 7.3. As explained for Figure 7.35, when the value of a signal is not specied,\\n458\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nUSE work.subccts.all ;\\nENTITY proc IS\\nPORT ( Data\\n: IN\\nSTD LOGIC VECTOR(7 DOWNTO 0) ;\\nReset, w : IN\\nSTD LOGIC ;\\nClock\\n: IN\\nSTD LOGIC ;\\nF, Rx, Ry : IN\\nSTD LOGIC VECTOR(1 DOWNTO 0) ;\\nDone\\n: BUFFER STD LOGIC ;\\nBusWires : INOUT\\nSTD LOGIC VECTOR(7 DOWNTO 0) ) ;\\nEND proc ;\\nARCHITECTURE Behavior OF proc IS\\nSIGNAL Rin, Rout : STD LOGIC VECTOR(0 TO 3) ;\\nSIGNAL Clear, High, AddSub : STD LOGIC ;\\nSIGNAL Extern, Ain, Gin, Gout, FRin : STD LOGIC ;\\nSIGNAL Count, Zero : STD LOGIC VECTOR(1 DOWNTO 0) ;\\nSIGNAL T, I, X, Y : STD LOGIC VECTOR(0 TO 3) ;\\nSIGNAL R0, R1, R2, R3 : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nSIGNAL A, Sum, G : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nSIGNAL Func, FuncReg : STD LOGIC VECTOR(1 TO 6) ;\\nBEGIN\\nZero < 00 ; High < 1 ;\\nClear < Reset OR Done OR (NOT w AND T(0)) ;\\ncounter: upcount PORT MAP ( Clear, Clock, Count ) ;\\ndecT: dec2to4 PORT MAP ( Count, High, T );\\nFunc < F & Rx & Ry ;\\nFRin < w AND T(0) ;\\nfunctionreg: regn GENERIC MAP ( N > 6 )\\nPORT MAP ( Func, FRin, Clock, FuncReg ) ;\\ndecI: dec2to4 PORT MAP ( FuncReg(1 TO 2), High, I ) ;\\ndecX: dec2to4 PORT MAP ( FuncReg(3 TO 4), High, X ) ;\\ndecY: dec2to4 PORT MAP ( FuncReg(5 TO 6), High, Y ) ;\\nExtern < I(0) AND T(1) ;\\nDone < ((I(0) OR I(1)) AND T(1)) OR ((I(2) OR I(3)) AND T(3)) ;\\nAin < (I(2) OR I(3)) AND T(1) ;\\nGin < (I(2) OR I(3)) AND T(2) ;\\nGout < (I(2) OR I(3)) AND T(3) ;\\nAddSub < I(3) ;\\n. . . continued in Part b.\\nFigure 7.73\\nCode for the processor (Part a).\\n7.14\\nDesign Examples\\n459\\nRegCntl:\\nFOR k IN 0 TO 3 GENERATE\\nRin(k) < ((I(0) OR I(1)) AND T(1) AND X(k)) OR\\n((I(2) OR I(3)) AND T(3) AND X(k)) ;\\nRout(k) < (I(1) AND T(1) AND Y(k)) OR\\n((I(2) OR I(3)) AND ((T(1) AND X(k)) OR (T(2) AND Y(k)))) ;\\nEND GENERATE RegCntl ;\\ntri extern: trin PORT MAP ( Data, Extern, BusWires ) ;\\nreg0: regn PORT MAP ( BusWires, Rin(0), Clock, R0 ) ;\\nreg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 ) ;\\nreg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 ) ;\\nreg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 ) ;\\ntri0: trin PORT MAP ( R0, Rout(0), BusWires ) ;\\ntri1: trin PORT MAP ( R1, Rout(1), BusWires ) ;\\ntri2: trin PORT MAP ( R2, Rout(2), BusWires ) ;\\ntri3: trin PORT MAP ( R3, Rout(3), BusWires ) ;\\nregA: regn PORT MAP ( BusWires, Ain, Clock, A ) ;\\nalu:\\nWITH AddSub SELECT\\nSum < A + BusWires WHEN 0,\\nA  BusWires WHEN OTHERS ;\\nregG: regn PORT MAP ( Sum, Gin, Clock, G ) ;\\ntriG: trin PORT MAP ( G, Gout, BusWires ) ;\\nEND Behavior ;\\nFigure 7.73\\nCode for the processor (Part b).\\nthe signal retains its current value. This implied memory results in a feedback connection\\nin the synthesized circuit. We avoid this problem by providing the default value of 0 for\\neach of the control signals involved in the CASE statements.\\nIn Figure 7.73 the statements labeled decT and decI are used to decode the Count\\nsignal and the stored values of the F input, respectively. The decT decoder has the outputs\\nT0, . . . , T3, and decI produces I0, . . . , I3. In Figure 7.74 these two decoders are not used,\\nbecause they do not serve a useful purpose in this code. Instead, the signals T and I are\\ndened as two-bit signals, which are used in the CASE statements. The code sets T to the\\nvalue of Count, while I is set to the value of the two left-most bits in the Function Register,\\nwhich correspond to the stored values of the input F.\\nThere are two nested levels of CASE statements. The rst one enumerates the possible\\nvalues of T. For each WHEN clause in this CASE statement, which represents a column\\nin Table 7.3, there is a nested CASE statement that enumerates the four values of I. As\\nindicated by the comments in the code, the nested CASE statements correspond exactly to\\nthe information given in Table 7.3.\\n460\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nARCHITECTURE Behavior OF proc IS\\nSIGNAL X, Y, Rin, Rout : STD LOGIC VECTOR(0 TO 3) ;\\nSIGNAL Clear, High, AddSub : STD LOGIC ;\\nSIGNAL Extern, Ain, Gin, Gout, FRin : STD LOGIC ;\\nSIGNAL Count, Zero, T, I : STD LOGIC VECTOR(1 DOWNTO 0) ;\\nSIGNAL R0, R1, R2, R3 : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nSIGNAL A, Sum, G : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nSIGNAL Func, FuncReg, Sel : STD LOGIC VECTOR(1 TO 6) ;\\nBEGIN\\nZero < 00 ; High < 1 ;\\nClear < Reset OR Done OR (NOT w AND NOT T(1) AND NOT T(0)) ;\\ncounter: upcount PORT MAP ( Clear, Clock, Count ) ;\\nT < Count ;\\nFunc < F & Rx & Ry ;\\nFRin < w AND NOT T(1) AND NOT T(0) ;\\nfunctionreg: regn GENERIC MAP ( N > 6 )\\nPORT MAP ( Func, FRin, Clock, FuncReg ) ;\\nI < FuncReg(1 TO 2) ;\\ndecX: dec2to4 PORT MAP ( FuncReg(3 TO 4), High, X ) ;\\ndecY: dec2to4 PORT MAP ( FuncReg(5 TO 6), High, Y ) ;\\ncontrolsignals: PROCESS ( T, I, X, Y )\\nBEGIN\\nExtern < 0 ; Done < 0 ; Ain < 0 ; Gin < 0 ;\\nGout < 0 ; AddSub < 0 ; Rin < 0000 ; Rout < 0000 ;\\nCASE T IS\\nWHEN 00 > - - no signals asserted in time step T0\\nWHEN 01 > - - define signals asserted in time step T1\\nCASE I IS\\nWHEN 00 > - - Load\\nExtern < 1 ; Rin < X ; Done < 1 ;\\nWHEN 01 > - - Move\\nRout < Y ; Rin < X ; Done < 1 ;\\nWHEN OTHERS > - - Add, Sub\\nRout < X ; Ain < 1 ;\\nEND CASE ;\\n. . . continued in Part b\\nFigure 7.74\\nAlternative code for the processor (Part a).\\nAt the end of Figure 7.74, the bus is described using a selected signal assignment. This\\nstatement represents multiplexers that place the appropriate data onto BusWires, depending\\non the values of Rout, Gout, and Extern.\\nThe circuits synthesized from the code in Figures 7.73 and 7.74 are functionally equiv-\\nalent. The style of code in Figure 7.74 has the advantage that it does not require the manual\\n7.14\\nDesign Examples\\n461\\nWHEN 10 > - - define signals asserted in time step T2\\nCASE I IS\\nWHEN 10 > - - Add\\nRout < Y ; Gin < 1 ;\\nWHEN 11 > - - Sub\\nRout < Y ; AddSub < 1 ; Gin < 1 ;\\nWHEN OTHERS > - - Load, Move\\nEND CASE ;\\nWHEN OTHERS > - - define signals asserted in time step T3\\nCASE I IS\\nWHEN 00 > - - Load\\nWHEN 01 > - - Move\\nWHEN OTHERS > - - Add, Sub\\nGout < 1 ; Rin < X ; Done < 1 ;\\nEND CASE ;\\nEND CASE ;\\nEND PROCESS ;\\nreg0: regn PORT MAP ( BusWires, Rin(0), Clock, R0 ) ;\\nreg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 ) ;\\nreg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 ) ;\\nreg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 ) ;\\nregA: regn PORT MAP ( BusWires, Ain, Clock, A ) ;\\nalu: WITH AddSub SELECT\\nSum < A + BusWires WHEN 0,\\nA  BusWires WHEN OTHERS ;\\nregG: regn PORT MAP ( Sum, Gin, Clock, G ) ;\\nSel < Rout & Gout & Extern ;\\nWITH Sel SELECT\\nBusWires < R0 WHEN 100000,\\nR1 WHEN 010000,\\nR2 WHEN 001000,\\nR3 WHEN 000100,\\nG WHEN 000010,\\nData WHEN OTHERS ;\\nEND Behavior ;\\nFigure 7.74\\nAlternative code for the processor (Part b).\\neffort of analyzing Table 7.3 to generate the logic expressions for the control signals used\\nfor Figure 7.73. By using the style of code in Figure 7.74, these expressions are produced\\nautomatically by the VHDL compiler as a result of analyzing the CASE statements. The\\nstyle of code in Figure 7.74 is less prone to careless errors. Also, using this style of code it\\nwould be straightforward to provide additional capabilities in the processor, such as adding\\nother operations.\\n462\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nWe synthesized a circuit to implement the code in Figure 7.74 in a chip. Figure 7.75\\ngives an example of the results of a timing simulation. Each clock cycle in which w = 1\\nin this timing diagram indicates the start of an operation. In the rst such operation, at 250\\nns in the simulation time, the values of both inputs F and Rx are 00. Hence the operation\\ncorresponds to Load R0, Data. The value of Data is 2A, which is loaded into R0 on the\\nnext positive clock edge. The next operation loads 55 into register R1, and the subsequent\\noperation loads 22 into R2. At 850 ns the value of the input F is 10, while Rx = 01 and\\nRy = 00. This operation is Add R1, R0. In the following clock cycle, the contents of\\nR1 (55) appear on the bus. This data is loaded into register A by the clock edge at 950 ns,\\nwhich also results in the contents of R0 (2A) being placed on the bus. The adder/subtractor\\nmodule generates the correct sum (7F), which is loaded into register G at 1050 ns. After\\nthis clock edge the new contents of G (7F) are placed on the bus and loaded into register\\nR1 at 1150 ns. Two more operations are shown in the timing diagram. The one at 1250\\nns (Move R3, R1) copies the contents of R1 (7F) into R3. Finally, the operation starting\\nat 1450 ns (Sub R3, R2) subtracts the contents of R2 (22) from the contents of R3 (7F),\\nproducing the correct result, 7F  22 = 5D.\\nFigure 7.75\\nTiming simulation for the VHDL code in Figure 7.74.\\n7.14\\nDesign Examples\\n463\\n7.14.3\\nReaction Timer\\nWe showed in Chapter 3 that electronic devices operate at remarkably fast speeds, with the\\ntypical delay through a logic gate being less than 1 ns. In this example we use a logic circuit\\nto measure the speed of a much slower type of devicea person.\\nWe will design a circuit that can be used to measure the reaction time of a person to\\na specic event. The circuit turns on a small light, called a light-emitting diode (LED). In\\nresponse to the LED being turned on, the person attempts to press a switch as quickly as\\npossible. The circuit measures the elapsed time from when the LED is turned on until the\\nswitch is pressed.\\nTo measure the reaction time, a clock signal with an appropriate frequency is needed.\\nIn this example we use a 100 Hz clock, which measures time at a resolution of 1/100 of a\\nsecond. The reaction time can then be displayed using two digits that represent fractions\\nof a second from 00/100 to 99/100.\\nDigital systems often include high-frequency clock signals to control various subsys-\\ntems. In this case assume the existence of an input clock signal with the frequency 102.4\\nkHz. From this signal we can derive the required 100 Hz signal by using a counter as a clock\\ndivider. A timing diagram for a four-bit counter is given in Figure 7.22. It shows that the\\nleast-signicant bit output, Q0, of the counter is a periodic signal with half the frequency of\\nthe clock input. Hence we can view Q0 as dividing the clock frequency by two. Similarly,\\nthe Q1 output divides the clock frequency by four. In general, output Qi in an n-bit counter\\ndivides the clock frequency by 2i+1. In the case of our 102.4 kHz clock signal, we can use\\na 10-bit counter, as shown in Figure 7.76a. The counter output c9 has the required 100 Hz\\nfrequency because 102400 Hz/1024 = 100 Hz.\\nThe reaction timer circuit has to be able to turn an LED on and off. The graphical\\nsymbol for an LED is shown in blue in Figure 7.76b. Small blue arrows in the symbol\\nrepresent the light that is emitted when the LED is turned on. The LED has two terminals:\\nthe one on the left in the gure is the cathode, and the terminal on the right is the anode. To\\nturn the LED on, the cathode has to be set to a lower voltage than the anode, which causes\\na current to ow through the LED. If the voltages on its two terminals are equal, the LED\\nis off.\\nFigure 7.76b shows one way to control the LED, using an inverter. If the input voltage\\nVLED = 0, then the voltage at the cathode is equal to VDD; hence the LED is off. But\\nif VLED = VDD, the cathode voltage is 0 V and the LED is on. The amount of current\\nthat ows is limited by the value of the resistor RL. This current ows through the LED\\nand the NMOS transistor in the inverter. Since the current ows into the inverter, we\\nsay that the inverter sinks the current. The maximum current that a logic gate can sink\\nwithout sustaining permanent damage is usually called IOL, which stands for the maxi-\\nmum current when the output is low. The value of RL is chosen such that the current\\nis less than IOL. As an example assume that the inverter is implemented inside a PLD\\ndevice. The typical value of IOL, which would be specied in the data sheet for the PLD,\\nis about 12 mA. For VDD = 5 V, this leads to RL  450  because 5 V/450  = 11\\nmA (there is actually a small voltage drop across the LED when it is turned on, but we\\nignore this for simplicity). The amount of light emitted by the LED is proportional to\\nthe current ow. If 11 mA is insufcient, then the inverter should be implemented in a\\n464\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nD\\nQ\\nQ\\n(a) Clock divider\\n10-bit counter\\nClock\\nc0\\nc1\\nc9\\nTwo-digit BCD counter\\nw0\\na\\nw1\\nb\\nw2 w3\\ng\\nw0\\na\\nw1\\nb\\nw2 w3\\ng\\nBCD0\\nBCD1\\nE\\nConverter\\nConverter\\nc9\\nVDD\\nR\\nw\\nVDD\\nRL\\n(c) Push-button switch, LED, and 7-segment displays\\nReset\\nClear\\nVDD\\nRL\\nVDD\\nV LED\\n1\\n0\\n1\\n(b) LED circuit\\nFigure 7.76\\nA reaction-timer circuit.\\n7.14\\nDesign Examples\\n465\\nbuffer chip, like those described in section 3.5, because buffers provide a higher value\\nof IOL.\\nThe complete reaction-timer circuit is illustrated in Figure 7.76c, with the inverter\\nfrom part (b) shaded in grey. The graphical symbol for a push-button switch is shown in\\nthe top left of the diagram. The switch normally makes contact with the top terminals, as\\ndepicted in the gure. When depressed, the switch makes contact with the bottom terminals;\\nwhen released, it automatically springs back to the top position. In the gure the switch is\\nconnected such that it normally produces a logic value of 1, and it produces a 0 pulse when\\npressed.\\nWhen depressed, the push-button switch causes the D ip-op to be synchronously\\nreset. The output of this ip-op determines whether the LED is on or off, and it also\\nprovides the count enable input to a two-digit BCD counter. As discussed in section 7.11,\\neach digit in a BCD counter has four bits that take the values 0000 to 1001. Thus the\\ncounting sequence can be viewed as decimal numbers from 00 to 99. A circuit for the\\nBCD counter is given in Figure 7.28. In Figure 7.76c both the ip-op and the counter are\\nclocked by the c9 output of the clock divider in part (a) of the gure. The intended use of\\nthe reaction-timer circuit is to rst depress the switch to turn off the LED and disable the\\ncounter. Then the Reset input is asserted to clear the contents of the counter to 00. The\\ninput w normally has the value 0, which keeps the ip-op cleared and prevents the count\\nvalue from changing. The reaction test is initiated by setting w = 1 for one c9 clock cycle.\\nAfter the next positive edge of c9, the ip-op output becomes a 1, which turns on the LED.\\nWe assume that w returns to 0 after one clock cycle, but the ip-op output remains at 1\\nbecause of the 2-to-1 multiplexer connected to the D input. The counter is then incremented\\nevery 1/100 of a second. Each digit in the counter is connected through a code converter to\\na 7-segment display, which we described in the discussion for Figure 6.25. When the user\\ndepresses the switch, the ip-op is cleared, which turns off the LED and stops the counter.\\nThe two-digit display shows the elapsed time to the nearest 1/100 of a second from when\\nthe LED was turned on until the user was able to respond by depressing the switch.\\nVHDL Code\\nTodescribethecircuitinFigure7.76c usingVHDLcode, wecanmakeuseofsubcircuits\\nfor the BCD counter and the 7-segment code converter. The code for the latter subcircuit is\\ngiven in Figure 6.47 and is not repeated here. Code for the BCD counter, which represents\\nthe circuit in Figure 7.28, is shown in Figure 7.77. The two-digit BCD output is represented\\nby the 2 four-bit signals BCD1 and BCD0. The Clear input is used to provide a synchronous\\nreset for both digits in the counter. If E = 1, the count value is incremented on the positive\\nclock edge, and if E = 0, the count value is unchanged. Each digit can take the values from\\n0000 to 1001.\\nFigure 7.78 gives the code for the reaction timer. The input signal Pushn represents the\\nvalue produced by the push-button switch. The output signal LEDn represents the output\\nof the inverter that is used to control the LED. The two 7-segment displays are controlled\\nby the seven-bit signals Digit1 and Digit 0.\\nIn Figure 7.56 we showed how a register, R, can be designed with a control signal Rin.\\nIf Rin = 1 data is loaded into the register on the active clock edge and if Rin = 0, the stored\\ncontents of the register are not changed. The ip-op in Figure 7.76 is used in the same\\n466\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY BCDcount IS\\nPORT ( Clock\\n: IN\\nSTD LOGIC ;\\nClear, E\\n: IN\\nSTD LOGIC ;\\nBCD1, BCD0 : BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND BCDcount ;\\nARCHITECTURE Behavior OF BCDcount IS\\nBEGIN\\nPROCESS ( Clock )\\nBEGIN\\nIF ClockEVENT AND Clock  1 THEN\\nIF Clear  1 THEN\\nBCD1 < 0000 ; BCD0 < 0000 ;\\nELSIF E  1 THEN\\nIF BCD0  1001 THEN\\nBCD0 < 0000 ;\\nIF BCD1  1001 THEN\\nBCD1 < 0000;\\nELSE\\nBCD1 < BCD1 + 1 ;\\nEND IF ;\\nELSE\\nBCD0 < BCD0 + 1 ;\\nEND IF ;\\nEND IF ;\\nEND IF;\\nEND PROCESS;\\nEND Behavior ;\\nFigure 7.77\\nCode for the two-digit BCD counter in Figure 7.28.\\nway. If w = 1, the ip-op is loaded with the value 1, but if w = 0 the stored value in the\\nip-op is not changed. This circuit is described by the process labeled ipop in Figure\\n7.78, which also includes a synchronous reset input. We have chosen to use a synchronous\\nreset because the ip-op output is connected to the enable input E on the BCD counter.\\nAs we know from the discussion in section 7.3, it is important that all signals connected to\\nip-ops meet the required setup and hold times. The push-button switch can be pressed at\\nany time and is not synchronized to the c9 clock signal. By using a synchronous reset for\\nthe ip-op in Figure 7.76, we avoid possible timing problems in the counter.\\nThe ip-op output is called LED, which is inverted to produce the LEDn signal that\\ncontrols the LED. In the device used to implement the circuit, LEDn would be generated by\\n7.14\\nDesign Examples\\n467\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY reaction IS\\nPORT ( c9, Reset\\n: IN\\nSTD LOGIC ;\\nw, Pushn\\n: IN\\nSTD LOGIC ;\\nLEDn\\n: OUT\\nSTD LOGIC ;\\nDigit1, Digit0 : BUFFER STD LOGIC VECTOR(1 TO 7) ) ;\\nEND reaction ;\\nARCHITECTURE Behavior OF reaction IS\\nCOMPONENT BCDcount\\nPORT ( Clock\\n: IN\\nSTD LOGIC ;\\nClear, E\\n: IN\\nSTD LOGIC ;\\nBCD1, BCD0 : BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nCOMPONENT seg7\\nPORT ( bcd\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nleds\\n: OUT STD LOGIC VECTOR(1 TO 7) ) ;\\nEND COMPONENT ;\\nSIGNAL LED : STD LOGIC ;\\nSIGNAL BCD1, BCD0 : STD LOGIC VECTOR(3 DOWNTO 0) ;\\nBEGIN\\nflipflop: PROCESS\\nBEGIN\\nWAIT UNTIL c9EVENT AND c9  1 ;\\nIF Pushn  0 THEN\\nLED < 0 ;\\nELSIF w  1 THEN\\nLED < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nLEDn < NOT LED ;\\ncounter: BCDcount PORT MAP ( c9, Reset, LED, BCD1, BCD0 ) ;\\nseg1 : seg7 PORT MAP ( BCD1, Digit1 ) ;\\nseg0 : seg7 PORT MAP ( BCD0, Digit0 ) ;\\nEND Behavior ;\\nFigure 7.78\\nCode for the reaction timer.\\na buffer that is connected to an output pin on the chip package. If a PLD is used, this buffer\\nhas the associated value of IOL = 12 mA that we mentioned earlier. At the end of Figure\\n7.78, the BCD counter and 7-segment code converters are instantiated as subcircuits.\\nA simulation of the reaction-timer circuit implemented in a chip is shown in Figure\\n7.79. Initially, Pushn is set to 0 to simulate depressing the switch to turn off the LED, and\\n468\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nFigure 7.79\\nSimulation of the reaction-timer circuit.\\nthen Pushn returns to 1. Also, Reset is asserted to clear the counter. When w changes to 1,\\nthe circuit sets LEDn to 0, which represents the LED being turned on. After some amount\\nof time, the switch will be depressed. In the simulation we arbitrarily set Pushn to 0 after\\n18 c9 clock cycles. Thus this choice represents the case when the persons reaction time is\\nabout 0.18 seconds. In human terms this duration is a very short time; for electronic circuits\\nit is a very long time. An inexpensive personal computer can perform tens of millions of\\noperations in 0.18 seconds!\\n7.14.4\\nRegister Transfer Level (RTL) Code\\nAt this point, we have introduced most of the VHDLconstructs that are needed for synthesis.\\nMost of our examples give behavioral code, utilizing IF-THEN-ELSE statements, CASE\\nstatements, FOR loops, and so on. It is possible to write behavioral code in a style that\\nresembles a computer program, in which there is a complex ow of control with many loops\\nand branches. With such code, sometimes called high-level behavioral code, it is difcult to\\nrelate the code to the nal hardware implementation; it may even be difcult to predict what\\ncircuit a high-level synthesis tool will produce. In this book we do not use the high-level\\nstyle of code. Instead, we present VHDL code in such a way that the code can be easily\\nrelated to the circuit that is being described. Most design modules presented are fairly small,\\nto facilitate simple descriptions. Larger designs are built by interconnecting the smaller\\nmodules. This approach is usually referred to as the register-transfer level (RTL) style of\\ncode. It is the most popular design method used in practice. RTL code is characterized by a\\nstraightforward ow of control through the code; it comprises well-understood subcircuits\\nthat are connected together in a simple way.\\n7.15\\nTiming Analysis of Flip-op Circuits\\n469\\n7.15\\nTiming Analysis of Flip-op Circuits\\nIn Figure 7.15 we showed the timing parameters associated with a D ip-op. A simple\\ncircuit that uses this ip-op is given in Figure 7.80. We wish to calculate the maximum\\nclock frequency, Fmax, for which this circuit will operate properly, and also determine if the\\ncircuit suffers from any hold time violations. In the literature, this type of analysis of circuits\\nis usually called timing analysis. We will assume that the ip-op timing parameters have\\nthe values tsu = 0.6 ns, th = 0.4 ns, and 0.8 ns  tcQ  1.0 ns. A range of minimum and\\nmaximum values is given for tcQ because, as we mentioned in section 7.4.4, this is the usual\\nway of dealing with variations in delay that exist in integrated circuit chips.\\nTo calculate the minimum period of the clock signal, Tmin = 1/Fmax, we need to\\nconsider all paths in the circuit that start and end at ip-ops. In this simple circuit there is\\nonly one such path, which starts when data is loaded into the ip-op by a positive clock\\nedge, propagates to the Q output after the tcQ delay, propagates through the NOT gate, and\\nnally must meet the setup requirement at the D input. Therefore\\nTmin = tcQ + tNOT + tsu\\nSince we are interested in the longest delay for this calculation, the maximum value of\\ntcQ should be used. For the calculation of tNOT we will assume that the delay through any\\nlogic gate can be calculated as 1 + 0.1k, where k is the number of inputs to the gate. For a\\nNOT gate this gives 1.1 ns, which leads to\\nTmin = 1.0 + 1.1 + 0.6 = 2.7 ns\\nFmax = 1/2.7 ns = 370.37 MHz\\nIt is also necessary to check if there are any hold time violations in the circuit. In this\\ncase we need to examine the shortest possible delay from a positive clock edge to a change\\nin the value of the D input. The delay is given by tcQ + tNOT = 0.8 + 1.1 = 1.9 ns. Since\\n1.9 ns > th = 0.4 ns there is no hold time violation.\\nAs another example of timing analysis of ip-op circuits, consider the counter circuit\\nshown in Figure 7.81. We wish to calculate the maximum clock frequency for which this\\ncircuit will operate properly assuming the same ip-op timing parameters as we did for\\nD\\nQ\\nQ\\nQ\\nClear\\nClock\\nFigure 7.80\\nA simple ip-op circuit.\\n470\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nClock\\nEnable\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nQ0\\nQ1\\nQ2\\nQ3\\nFigure 7.81\\nA 4-bit counter.\\nFigure 7.80. We will again assume that the propagation delay through a logic gate can be\\ncalculated as 1 + 0.1k.\\nThere are many paths in this circuit that start and end at ip-ops. The longest such\\npath starts at ip-op Q0 and ends at ip-op Q3. The longest path in a circuit is often called\\na critical path. The delay of the critical path includes the clock-to-Q delay of ip-op Q0,\\nthe propagation delay through three AND gates, and one XOR-gate delay. We must also\\naccount for the setup time of ip-op Q3. This gives\\nTmin = tcQ + 3(tAND) + tXOR + tsu\\nUsing the maximum value of tcQ gives\\nTmin = 1.0 + 3(1.2) + 1.2 + 0.6 ns = 6.4 ns\\nFmax = 1/6.4 ns = 156.25 MHz\\n7.16\\nConcluding Remarks\\n471\\nThe shortest paths through the circuit are from each ip-op to itself, through an XOR\\ngate. The minimum delay along each such path is tcQ + tXOR = 0.8 + 1.2 = 2.0 ns. Since\\n2.0 ns > th = 0.4 ns there are no hold time violations.\\nIn the above analysis we assumed that the clock signal arrived at exactly the same time\\nat all four ip-ops. We will now repeat this analysis assuming that the clock signal still\\narrives at ip-ops Q0, Q1, and Q2 simultaneously, but that there is a delay in the arrival\\nof the clock signal at ip-op Q3. Such a variation in the arrival time of a clock signal at\\ndifferent ip-ops is called clock skew, tskew, and can be caused by a number of factors.\\nIn Figure 7.81 the critical path through the circuit is from ip-op Q0 to Q3. However,\\nthe clock skew at Q3 has the effect of reducing this delay, because it provides additional\\ntime before data is loaded into this ip-op. Taking a clock skew of 1.5 ns into account,\\nthe delay of the path from ip-op Q0 to Q3 is given by tcQ + 3(tAND) + tXOR + tsu  tskew =\\n6.41.5 ns = 4.9 ns. There is now a different critical path through the circuit, which starts\\nat ip-op Q0 and ends at Q2. The delay of this path gives\\nTmin = tcQ + 2(tAND) + tXOR + tsu\\n= 1.0 + 2(1.2) + 1.2 + 0.6 ns\\n= 5.2 ns\\nFmax = 1/5.2 ns = 192.31 MHz\\nIn this case the clock skew results in an increase in the circuits maximum clock frequency.\\nBut if the clock skew had been negative, which would be the case if the clock signal arrived\\nearlier at ip-op Q3 than at other ip-ops, then the result would have been a reduced\\nFmax.\\nSince the loading of data into ip-op Q3 is delayed by the clock skew, it has the\\neffect of increasing the hold time requirement of this ip-op to th + tskew, for all paths\\nthat end at Q3 but start at Q0, Q1, or Q2. The shortest such path in the circuit is from\\nip-op Q2 to Q3 and has the delay tcQ + tAND + tXOR = 0.8 + 1.2 + 1.2 = 3.2 ns. Since\\n3.2 ns > th + tskew = 1.9 ns there is no hold time violation.\\nIf we repeat the above hold time analysis for clock skew values tskew  3.2th = 2.8 ns,\\nthen hold time violations will exist. Thus, if tskew  2.8 ns the circuit will not work reliably\\nat any clock frequency. Due to the complications in circuit timing that arise in the presence\\nof clock skew, a good digital circuit design approach is to ensure that the clock signal\\nreaches all ip-ops with the smallest possible skew. We discuss clock synchronization\\nissues in section 10.3.\\n7.16\\nConcluding Remarks\\nIn this chapter we have presented circuits that serve as basic storage elements in digital\\nsystems. These elements are used to build larger units such as registers, shift registers,\\nand counters.\\nMany other texts that deal with this material are available [311]. We\\nhave illustrated how circuits with ip-ops can be described using VHDL code. More\\n472\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\ninformation on VHDL can be found in [1217]. In the next chapter a more formal method\\nfor designing circuits with ip-ops will be presented.\\n7.17\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 7.13 Problem: Consider the circuit in Figure 7.82a. Assume that the input C is driven by a\\nsquare wave signal with a 50% duty cycle. Draw a timing diagram that shows the waveforms\\nat points A and B. Assume that the propagation delay through each gate is  seconds.\\nSolution: The timing diagram is shown in Figure 7.82b.\\nExample 7.14 Problem: Determine the functional behavior of the circuit in Figure 7.83. Assume that\\ninput w is driven by a square wave signal.\\nA\\nC\\n(b) Timing diagram\\n(a) Circuit\\nA\\nB\\nC\\n1\\n1\\n2\\n2\\n2\\n2\\n3\\n3\\nB\\nFigure 7.82\\nCircuit for Example 7.13.\\n7.17\\nExamples of Solved Problems\\n473\\nJ\\nQ\\nQ\\nK\\nJ\\nQ\\nQ\\nK\\n1\\n1\\nw\\nQ0\\nQ1\\nClear\\nFF0\\nFF1\\nFigure 7.83\\nCircuit for Example 7.14.\\nTime\\nFF0\\nFF1\\ninterval\\nJ0\\nK0\\nQ0\\nJ1\\nK1\\nQ1\\nClear\\n1\\n1\\n0\\n0\\n1\\n0\\nt1\\n1\\n1\\n1\\n1\\n1\\n0\\nt2\\n0\\n1\\n0\\n0\\n1\\n1\\nt3\\n1\\n1\\n0\\n0\\n1\\n0\\nt4\\n1\\n1\\n1\\n1\\n1\\n0\\nFigure 7.84\\nSummary of the behavior of the circuit in Figure 7.83.\\nSolution: When both ip-ops are cleared, their outputs are Q0 = Q1 = 0. After the Clear\\ninput goes high, each pulse on the w input will cause a change in the ip-ops as indicated\\nin Figure 7.84. Note that the gure shows the state of the signals after the changes caused\\nby the rising edge of a pulse have taken place.\\nIn consecutive time intervals the values of Q1 Q0 are 00, 01, 10, 00, 01, and so on.\\nTherefore, the circuit generates the counting sequence: 0, 1, 2, 0, 1, and so on. Hence, the\\ncircuit is a modulo-3 counter.\\nExample 7.15\\nProblem: Figure 7.70 shows a circuit that generates four timing control signals T0, T1, T2,\\nand T3. Design a circuit that generates six such signals, T0 to T5.\\nSolution: The scheme of Figure 7.70 can be extended by using a modulo-6 counter, given\\nin Figure 7.26, and a decoder that produces the six timing signals. A simpler alternative is\\npossible by using a Johnson counter. Using three D-type ip-ops in a structure depicted\\nin Figure 7.30, we can generate six patterns of bits Q0Q1Q2 as shown in Figure 7.85. Then,\\n474\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nClock cycle\\nQ0\\nQ1\\nQ2\\nControl signal\\n0\\n0\\n0\\n0\\nT0 = Q0Q2\\n1\\n1\\n0\\n0\\nT1 = Q0Q1\\n2\\n1\\n1\\n0\\nT2 = Q1Q2\\n3\\n1\\n1\\n1\\nT3 = Q0Q2\\n4\\n0\\n1\\n1\\nT4 = Q0Q1\\n5\\n0\\n0\\n1\\nT5 = Q1Q2\\nFigure 7.85\\nTiming signals for Example 7.15.\\nusing only six more two-input AND gates, as shown in the gure, we can obtain the desired\\nsignals. Note that the patterns Q0Q1Q2 equal to 010 and 101 cannot occur in the Johnson\\ncounter, so these cases are treated as dont care conditions.\\nExample 7.16 Problem: Design a circuit that can be used to control a vending machine. The circuit has\\nve inputs: Q (quarter), D (dime), N (nickel), Coin, and Resetn. When a coin is deposited\\nin the machine, a coin-sensing mechanism generates a pulse on the appropriate input (Q,\\nD, or N). To signify the occurrence of the event, the mechanism also generates a pulse on\\nthe line Coin. The circuit is reset by using the Resetn signal (active low). When at least\\n30 cents has been deposited, the circuit activates its output, Z. No change is given if the\\namount exceeds 30 cents.\\nDesign the required circuit by using the following components: a six-bit adder, a six-bit\\nregister, and any number of AND, OR, and NOT gates.\\nSolution: Figure 7.86 gives a possible circuit. The value of each coin is represented by a\\ncorresponding ve-bit number. It is added to the current total, which is held in register S.\\nThe required output is\\nZ = s5 + s4s3s2s1\\nThe register is clocked by the negative edge of the Coin signal. This allows for a propagation\\ndelay through the adder, and ensures that a correct sum will be placed into the register.\\nIn Chapter 9 we will show how this type of control circuit can be designed using a\\nmore structured approach.\\nExample 7.17 Problem: Write VHDL code to implement the circuit in Figure 7.86.\\nSolution: Figure 7.87 gives the desired code.\\n7.17\\nExamples of Solved Problems\\n475\\nAdder\\nRegister S\\nZ\\ns5\\n0\\n\\ns5\\ns4\\ns3\\ns2\\ns1\\nCoin\\nResetn\\n0\\nN\\nD\\nQ\\nFigure 7.86\\nCircuit for Example 7.16.\\nExample 7.18\\nProblem: In section 7.15 we presented a timing analysis for the counter circuit in Figure\\n7.81. Redesign this circuit to reduce the logic delay between ip-ops, so that the circuit\\ncan operate at a higher maximum clock frequency.\\nSolution: As we showed in section 7.15, the performance of the counter circuit is limited\\nby the delay through its cascaded AND gates. To increase the circuits performance we\\ncan refactor the AND gates as illustrated in Figure 7.88. The longest delay path in this\\nredesigned circuit, which starts at ip-op Q0 and ends at Q3, provides the minimum clock\\nperiod\\nTmin = tcQ + tAND + tXOR + tsu\\n= 1.0 + 1.4 + 1.2 + 0.6 ns = 4.2 ns\\n476\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY vend IS\\nPORT ( N, D, Q, Resetn, Coin : IN\\nSTD LOGIC ;\\nZ\\n: OUT STD LOGIC ) ;\\nEND vend ;\\nARCHITECTURE Behavior OF vend IS\\nSIGNAL X: STD LOGIC VECTOR(4 DOWNTO 0) ;\\nSIGNAL S: STD LOGIC VECTOR(5 DOWNTO 0) ;\\nBEGIN\\nX(0) < N OR Q ;\\nX(1) < D ;\\nX(2) < N ;\\nX(3) < D OR Q ;\\nX(4) < Q ;\\nPROCESS ( Resetn, Coin )\\nBEGIN\\nIF Resetn  0 THEN\\nS < 000000 ;\\nELSIF CoinEVENT AND Coin  0 THEN\\nS < (0 & X) + S ;\\nEND IF ;\\nEND PROCESS ;\\nZ < S(5) OR (S(4) AND S(3) AND S(2) AND S(1)) ;\\nEND Behavior ;\\nFigure 7.87\\nCode for Example 7.17.\\nThe redesigned counter has a maximum clock frequency of Fmax = 1/4.2 ns = 238.1 MHz,\\ncompared to the result for the original counter, which was 156.25 MHz.\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n7.1\\nConsider the timing diagram in Figure P7.1. Assuming that the D and Clock inputs shown\\nare applied to the circuit in Figure 7.12, draw waveforms for the Qa, Qb, and Qc signals.\\n7.2\\nCan the circuit in Figure 7.3 be modied to implement an SR latch? Explain your answer.\\n7.3\\nFigure 7.5 shows a latch built with NOR gates. Draw a similar latch using NAND gates.\\nDerive its characteristic table and show its timing diagram.\\nProblems\\n477\\nClock\\nEnable\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nQ0\\nQ1\\nQ2\\nQ3\\nQ2\\nQ2\\nFigure 7.88\\nA faster 4-bit counter.\\n*7.4\\nShow a circuit that implements the gated SR latch using NAND gates only.\\n7.5\\nGiven a 100-MHz clock signal, derive a circuit using D ip-ops to generate 50-MHz\\nand 25-MHz clock signals. Draw a timing diagram for all three clock signals, assuming\\nreasonable delays.\\n*7.6\\nAn SR ip-op is a ip-op that has set and reset inputs like a gated SR latch. Show how\\nan SR ip-op can be constructed using a D ip-op and other logic gates.\\n7.7\\nThe gated SR latch in Figure 7.6a has unpredictable behavior if the S and R inputs are\\nboth equal to 1 when the Clk changes to 0. One way to solve this problem is to create a\\nset-dominant gated SR latch in which the condition S = R = 1 causes the latch to be set to\\n1. Design a set-dominant gated SR latch and show the circuit.\\n7.8\\nShow how a JK ip-op can be constructed using a T ip-op and other logic gates.\\n478\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\nD\\nClock\\nFigure P7.1\\nTiming diagram for Problem 7.1.\\n*7.9\\nConsider the circuit in Figure P7.2. Assume that the two NAND gates have much longer\\n(about four times) propagation delay than the other gates in the circuit. How does this\\ncircuit compare with the circuits that we discussed in this chapter?\\nA\\nB\\nC\\nD\\nE\\nFigure P7.2\\nCircuit for Problem 7.9.\\n7.10\\nWrite VHDL code that represents a T ip-op with an asynchronous clear input. Use\\nbehavioral code, rather than structural code.\\n7.11\\nWrite VHDL code that represents a JK ip-op. Use behavioral code, rather than structural\\ncode.\\n7.12\\nSynthesize a circuit for the code written for problem 7.11 by using your CAD tools. Simulate\\nthe circuit and show a timing diagram that veries the desired functionality.\\n7.13\\nA universal shift register can shift in both the left-to-right and right-to-left directions, and\\nit has parallel-load capability. Draw a circuit for such a shift register.\\n7.14\\nWrite VHDL code for a universal shift register with n bits.\\nProblems\\n479\\n7.15\\nDesign a four-bit synchronous counter with parallel load. Use T ip-ops, instead of the D\\nip-ops used in section 7.9.3.\\n*7.16\\nDesign a three-bit up/down counter using T ip-ops. It should include a control input\\ncalled Up/Down. If Up/Down = 0, then the circuit should behave as an up-counter. If\\nUp/Down = 1, then the circuit should behave as a down-counter.\\n7.17\\nRepeat problem 7.16 using D ip-ops.\\n*7.18\\nThe circuit in Figure P7.3 looks like a counter. What is the sequence that this circuit counts\\nin?\\nT\\nQ\\nQ\\n1\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\nQ0\\nQ1\\nQ2\\nClock\\nFigure P7.3\\nThe circuit for Problem 7.18.\\n7.19\\nConsider the circuit in Figure P7.4. How does this circuit compare with the circuit in Figure\\n7.17? Can the circuits be used for the same purposes? If not, what is the key difference\\nbetween them?\\nClock\\nS\\nQ\\nQ\\nClk\\nR\\nS\\nQ\\nQ\\nClk\\nR\\nQ\\nQ\\nJ\\nK\\nFigure P7.4\\nCircuit for Problem 7.19.\\n7.20\\nConstruct a NOR-gate circuit, similar to the one in Figure 7.11a, which implements a\\nnegative-edge-triggered D ip-op.\\n7.21\\nWrite behavioral VHDL code that represents a 24-bit up/down-counter with parallel load\\nand asynchronous reset.\\n480\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\n7.22\\nModify the VHDL code in Figure 7.52 by adding a parameter that sets the number of\\nip-ops in the counter.\\n7.23\\nWrite behavioral VHDL code that represents a modulo-12 up-counter with synchronous\\nreset.\\n*7.24\\nFor the ip-ops in the counter in Figure 7.25, assume that tsu = 3 ns, th = 1 ns, and the\\npropagation delay through a ip-op is 1 ns. Assume that each AND gate, XOR gate, and\\n2-to-1 multiplexer has the propagation delay equal to 1 ns. What is the maximum clock\\nfrequency for which the circuit will operate correctly?\\n7.25\\nWrite hierarchical code (structural) for the circuit in Figure 7.28. Use the counter in Fig-\\nure 7.25 as a subcircuit.\\n7.26\\nWrite VHDL code that represents an eight-bit Johnson counter. Synthesize the code with\\nyour CAD tools and give a timing simulation that shows the counting sequence.\\n7.27\\nWrite behavioralVHDLcode in the style shown in Figure 7.51 that represents a ring counter.\\nYour code should have a parameter N that sets the number of ip-ops in the counter.\\n*7.28\\nWrite behavioral VHDL code that describes the functionality of the circuit shown in Fig-\\nure 7.42.\\n7.29\\nFigure 7.65 gives VHDL code for a digital system that swaps the contents of two registers,\\nR1 and R2, using register R3 for temporary storage. Create an equivalent schematic using\\nyour CAD tools for this system. Synthesize a circuit for this schematic and perform a timing\\nsimulation.\\n7.30\\nRepeat problem 7.29 using the control circuit in Figure 7.59.\\n7.31\\nModify the code in Figure 7.67 to use the control circuit in Figure 7.59. Synthesize the\\ncode for implementation in a chip and perform a timing simulation.\\n7.32\\nIn section 7.14.2 we designed a processor that performs the operations listed in Table 7.3.\\nDesign a modied circuit that performs an additional operation Swap Rx, Ry. This operation\\nswaps the contents of registers Rx and Ry. Use three bits f2 f1 f0 to represent the input F\\nshown in Figure 7.71 because there are now ve operations, rather than four. Add a new\\nregister, named Tmp, into the system, to be used for temporary storage during the swap\\noperation. Show logic expressions for the outputs of the control circuit, as was done in\\nsection 7.14.2.\\n7.33\\nA ring oscillator is a circuit that has an odd number, n, of inverters connected in a ringlike\\nstructure, as shown in Figure P7.5. The output of each inverter is a periodic signal with a\\ncertain period.\\n(a) Assume that all the inverters are identical; hence they all have the same delay, called\\ntp. Let the output of one of the inverters be named f . Give an equation that expresses the\\nperiod of the signal f in terms of n and tp.\\nf\\nFigure P7.5\\nA ring oscillator.\\nProblems\\n481\\nReset\\nInterval\\n100 ns\\nFigure P7.6\\nTiming of signals for Problem 7.33\\n(b) For this part you are to design a circuit that can be used to experimentally measure the\\ndelay tp through one of the inverters in the ring oscillator. Assume the existence of an input\\ncalled Reset and another called Interval. The timing of these two signals is shown in Fig-\\nure P7.6. The length of time for which Interval has the value 1 is known. Assume that this\\nlength of time is 100 ns. Design a circuit that uses the Reset and Interval signals and the\\nsignal f from part (a) to experimentally measure tp. In your design you may use logic gates\\nand subcircuits such as adders, ip-ops, counters, registers, and so on.\\n7.34\\nA circuit for a gated D latch is shown in Figure P7.7. Assume that the propagation delay\\nthrough either a NAND gate or an inverter is 1 ns. Complete the timing diagram given in\\nthe gure, which shows the signal values with 1 ns resolution.\\nQ\\nClock\\nD\\nQ\\nA\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nA\\nD\\nClock\\nQ\\nFigure P7.7\\nCircuit and timing diagram for Problem 7.34.\\n482\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\n*7.35\\nA logic circuit has two inputs, Clock and Start, and two outputs, f and g. The behavior of\\nthe circuit is described by the timing diagram in Figure P7.8. When a pulse is received\\non the Start input, the circuit produces pulses on the f and g outputs as shown in the\\ntiming diagram. Design a suitable circuit using only the following components: a three-\\nbit resettable positive-edge-triggered synchronous counter and basic logic gates. For your\\nanswer assume that the delays through all logic gates and the counter are negligible.\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\ng\\nf\\nStart\\nClock\\nFigure P7.8\\nTiming diagram for Problem 7.35.\\n7.36\\nWrite behavioral VHDL code for a four-digit BCD counter.\\n7.37\\nDetermine the maximum clock frequency that can be used for the circuit in Figure 7.25.\\nUse the timing parameters given in section 7.15.\\n7.38\\nRepeat problem 7.37 for the circuit in Figure 7.60.\\n7.39\\n(a) Draw a circuit that could be synthesized from the VHDL code in Figure P7.9.\\n(b) How would you modify this code to specify a crossbar switch?\\n7.40\\nA digital control circuit has three inputs: Start, Stop and Clock, as well as an output signal\\nRun. The Start and Stop signals are of indeterminate duration and may span many clock\\ncycles. When the Start signal goes to 1, the circuit must generate Run = 1. The Run signal\\nmust remain high until the Stop signal goes to 1, at which time it has to return to 0. All\\nchanges in the Run signal must be synchronized with the Clock signal.\\n(a) Design the desired control circuit.\\n(b) Write VHDL code that species the desired circuit.\\nReferences\\n483\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all ;\\nENTITY problem IS\\nPORT ( x1, x2, s: IN\\nSTD_LOGIC ;\\ny1, y2\\n: OUT STD_LOGIC) ;\\nEND problem ;\\nARCHITECTURE Behavior OF problem IS\\nBEGIN\\nPROCESS ( x1, x2, s )\\nBEGIN\\nIF s = 0 THEN\\ny1 <= x1 ;\\ny2 <= x2 ;\\nELSIF s = 1 THEN\\ny1 <= x2 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure P7.9\\nCode for Problem 7.39.\\nReferences\\n1. V. C. Hamacher, Z. G. Vranesic, and S. G. Zaky, Computer Organization, 5th ed.,\\n(McGraw-Hill: New York, 2002).\\n2. D. A. Patterson and J. L. Hennessy, Computer Organization and DesignThe\\nHardware/Software Interface, 3rd ed., (Morgan Kaufmann: San Francisco, Ca.,\\n2004).\\n3. R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd ed., (Pearson\\nPrentice-Hall: Upper Saddle River, N.J., 2005).\\n4. J. F. Wakerly, Digital Design Principles and Practices, 4th ed. (Prentice-Hall:\\nEnglewood Cliffs, N.J., 2005).\\n5. C. H. Roth Jr., Fundamentals of Logic Design, 5th ed., (Thomson/Brooks/Cole:\\nBelmont, Ca., 2004).\\n6. M. M. Mano, Digital Design, 3rd ed. (Prentice-Hall: Upper Saddle River, N.J., 2002).\\n7. D. D. Gajski, Principles of Digital Design, (Prentice-Hall: Upper Saddle River, N.J.,\\n1997).\\n8. J. P. Daniels, Digital Design from Zero to One, (Wiley: New York, 1996).\\n484\\nC H A P T E R\\n7\\n\\nFlip-Flops, Registers, Counters, and a Simple Processor\\n9. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design, (Prentice-Hall: Englewood Cliffs, N.J., 1995).\\n10. J. P. Hayes, Introduction to Logic Design, (Addison-Wesley: Reading, Ma., 1993).\\n11. E. J. McCluskey, Logic Design Principles, (Prentice-Hall: Englewood Cliffs, N.J.,\\n1986).\\n12. Institute of Electrical and Electronics Engineers, 1076-1993 IEEE Standard VHDL\\nLanguage Reference Manual, 1993.\\n13. D. L. Perry, VHDL, 3rd ed., (McGraw-Hill: New York, 1998).\\n14. Z. Navabi, VHDLAnalysis and Modeling of Digital Systems, 2nd ed.\\n(McGraw-Hill: New York, 1998).\\n15. J. Bhasker, A VHDL Primer, 3rd ed. (Prentice-Hall: Englewood Cliffs, N.J., 1998).\\n16. K. Skahill, VHDL for Programmable Logic, (Addison-Wesley: Menlo Park, Ca.,\\n1996).\\n17. A. Dewey, Analysis and Design of Digital Systems with VHDL, (PWS Publishing Co.:\\nBoston, Ma., 1997).\\n485\\nc h a p t e r\\n8\\nSynchronous Sequential Circuits\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nDesign techniques for circuits that use ip-ops\\n\\nThe concept of states and their implementation with ip-ops\\n\\nSynchronous control by using a clock signal\\n\\nSequential behavior of digital circuits\\n\\nA complete procedure for designing synchronous sequential circuits\\n\\nVHDL specication of sequential circuits\\n\\nThe concept of nite state machines\\n486\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nIn preceding chapters we considered combinational logic circuits in which outputs are determined fully by\\nthe present values of inputs. We also discussed how simple storage elements can be implemented in the form\\nof ip-ops. The output of a ip-op depends on the state of the ip-op rather than the value of its inputs\\nat any given time; the inputs cause changes in the state.\\nIn this chapter we deal with a general class of circuits in which the outputs depend on the past behavior\\nof the circuit, as well as on the present values of inputs. They are called sequential circuits. In most cases\\na clock signal is used to control the operation of a sequential circuit; such a circuit is called a synchronous\\nsequential circuit. The alternative, in which no clock signal is used, is called an asynchronous sequential\\ncircuit. Synchronous circuits are easier to design and are used in a vast majority of practical applications;\\nthey are the topic of this chapter. Asynchronous circuits will be discussed in Chapter 9.\\nSynchronous sequential circuits are realized using combinational logic and one or more ip-ops. The\\ngeneral structure of such a circuit is shown in Figure 8.1. The circuit has a set of primary inputs, W, and\\nproduces a set of outputs, Z. The values of the outputs of the ip-ops are referred to as the state, Q, of\\nthe circuit. Under control of the clock signal, the ip-op outputs change their state as determined by the\\ncombinational logic that feeds the inputs of these ip-ops. Thus the circuit moves from one state to another.\\nTo ensure that only one transition from one state to another takes place during one clock cycle, the ip-ops\\nhave to be of the edge-triggered type. They can be triggered either by the positive (0 to 1 transition) or by\\nthe negative (1 to 0 transition) edge of the clock. We will use the term active clock edge to refer to the clock\\nedge that causes the change in state.\\nThe combinational logic that provides the input signals to the ip-ops derives its inputs from two sources:\\nthe primary inputs, W, and the present (current) outputs of the ip-ops, Q. Thus changes in state depend on\\nboth the present state and the values of the primary inputs.\\nFigure 8.1 indicates that the outputs of the sequential circuit are generated by another combinational\\ncircuit, such that the outputs are a function of the present state of the ip-ops and of the primary inputs.\\nAlthough the outputs always depend on the present state, they do not necessarily have to depend directly on\\nthe primary inputs. Thus the connection shown in blue in the gure may or may not exist. To distinguish\\nbetween these two possibilities, it is customary to say that sequential circuits whose outputs depend only on\\nthe state of the circuit are of Moore type, while those whose outputs depend on both the state and the primary\\ninputs are of Mealy type. These names are in honor of Edward Moore and George Mealy, who investigated\\nthe behavior of such circuits in the 1950s.\\nSequential circuits are also called nite state machines (FSMs), which is a more formal name that is often\\nfound in technical literature. The name derives from the fact that the functional behavior of these circuits can\\nbe represented using a nite number of states. In this chapter we will often use the term nite state machine,\\nor simply machine, when referring to sequential circuits.\\nCombinational\\ncircuit\\nFlip-flops\\nClock\\nQ\\nW\\nZ\\nCombinational\\ncircuit\\nFigure 8.1\\nThe general form of a sequential circuit.\\n8.1\\nBasic Design Steps\\n487\\n8.1\\nBasic Design Steps\\nWe will introduce the techniques for designing sequential circuits by means of a simple\\nexample. Suppose that we wish to design a circuit that meets the following specication:\\n1.\\nThe circuit has one input, w, and one output, z.\\n2.\\nAll changes in the circuit occur on the positive edge of a clock signal.\\n3.\\nThe output z is equal to 1 if during two immediately preceding clock cycles the input\\nw was equal to 1. Otherwise, the value of z is equal to 0.\\nThus, the circuit detects if two or more consecutive 1s occur on its input w. Circuits that\\ndetect the occurrence of a particular pattern on its input(s) are referred to as sequence\\ndetectors.\\nFrom this specication it is apparent that the output z cannot depend solely on the\\npresent value of w. To illustrate this, consider the sequence of values of the w and z signals\\nduring 11 clock cycles, as shown in Figure 8.2. The values of w are assumed arbitrarily;\\nthe values of z correspond to our specication. These sequences of input and output values\\nindicate that for a given input value the output may be either 0 or 1. For example, w = 0\\nduring clock cycles t2 and t5, but z = 0 during t2 and z = 1 during t5. Similarly, w = 1\\nduring t1 and t8, but z = 0 during t1 and z = 1 during t8. This means that z is not determined\\nonly by the present value of w, so there must exist different states in the circuit that determine\\nthe value of z.\\n8.1.1\\nState Diagram\\nThe rst step in designing a nite state machine is to determine how many states are needed\\nand which transitions are possible from one state to another. There is no set procedure for\\nthis task. The designer must think carefully about what the machine has to accomplish. A\\ngood way to begin is to select one particular state as a starting state; this is the state that the\\ncircuit should enter when power is rst turned on or when a reset signal is applied. For our\\nexample let us assume that the starting state is called state A. As long as the input w is 0,\\nthe circuit need not do anything, and so each active clock edge should result in the circuit\\nremaining in state A. When w becomes equal to 1, the machine should recognize this, and\\nmove to a different state, which we will call state B. This transition takes place on the next\\nactive clock edge after w has become equal to 1. In state B, as in state A, the circuit should\\nkeep the value of output z at 0, because it has not yet seen w = 1 for two consecutive clock\\ncycles. When in state B, if w is 0 at the next active clock edge, the circuit should move\\nback to state A. However, if w = 1 when in state B, the circuit should change to a third\\nstate, called C, and it should then generate an output z = 1. The circuit should remain in\\nClock cycle:\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\nw:\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\nz:\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\nFigure 8.2\\nSequences of input and output signals.\\n488\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nstate C as long as w = 1 and should continue to maintain z = 1. When w becomes 0, the\\nmachine should move back to state A. Since the preceding description handles all possible\\nvalues of input w that the machine can encounter in its various states, we can conclude that\\nthree states are needed to implement the desired machine.\\nNowthatwehavedeterminedinaninformalwaythepossibletransitionsbetweenstates,\\nwe will describe a more formal procedure that can be used to design the corresponding\\nsequential circuit. Behavior of a sequential circuit can be described in several different\\nways. The conceptually simplest method is to use a pictorial representation in the form\\nof a state diagram, which is a graph that depicts states of the circuit as nodes (circles)\\nand transitions between states as directed arcs. The state diagram in Figure 8.3 denes\\nthe behavior that corresponds to our specication. States A, B, and C appear as nodes in\\nthe diagram. Node A represents the starting state, and it is also the state that the circuit\\nwill reach after an input w = 0 is applied. In this state the output z should be 0, which\\nis indicated as A/z=0 in the node. The circuit should remain in state A as long as w = 0,\\nwhich is indicated by an arc with a label w = 0 that originates and terminates at this node.\\nThe rst occurrence of w = 1 (following the condition w = 0) is recorded by moving\\nfrom state A to state B. This transition is indicated on the graph by an arc originating at A\\nand terminating at B. The label w = 1 on this arc denotes the input value that causes the\\ntransition. In state B the output remains at 0, which is indicated as B/z=0 in the node.\\nWhen the circuit is in state B, it will change to state C if w is still equal to 1 at the\\nnext active clock edge. In state C the output z becomes equal to 1. If w stays at 1 during\\nsubsequent clock cycles, the circuit will remain in state C maintaining z = 1. However, if\\nw becomes 0 when the circuit is either in state B or in state C, the next active clock edge\\nwill cause a transition to state A to take place.\\nIn the diagram we indicated that the Reset input is used to force the circuit into state\\nA, which is possible regardless of what state the circuit happens to be in. We could treat\\nC z\\n1\\n=\\n\\nReset\\nB z\\n0\\n=\\n\\nA z\\n0\\n=\\n\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nFigure 8.3\\nState diagram of a simple sequential circuit.\\n8.1\\nBasic Design Steps\\n489\\nReset as just another input to the circuit, and show a transition from each state to the starting\\nstate A under control of the input Reset. This would complicate the diagram unnecessarily.\\nStates in a nite state machine are implemented using ip-ops. Since ip-ops usually\\nhave reset capability, as discussed in Chapter 7, we can assume that the Reset input is used\\nto clear all ip-ops to 0 by using this capability. We will indicate this as shown in Figure\\n8.3 to keep the diagrams as simple as possible.\\n8.1.2\\nState Table\\nAlthough the state diagram provides a description of the behavior of a sequential circuit\\nthat is easy to understand, to proceed with the implementation of the circuit, it is convenient\\nto translate the information contained in the state diagram into a tabular form. Figure 8.4\\nshows the state table for our sequential circuit. The table indicates all transitions from\\neach present state to the next state for different values of the input signal. Note that the\\noutput z is specied with respect to the present state, namely, the state that the circuit is\\nin at present time. Note also that we did not include the Reset input; instead, we made an\\nimplicit assumption that the rst state in the table is the starting state.\\nWe now show the design steps that will produce the nal circuit. To explain the basic\\ndesign concepts, we rst go through a traditional process of manually performing each\\ndesign step. This is followed by a discussion of automated design techniques that use\\nmodern computer aided design (CAD) tools.\\n8.1.3\\nState Assignment\\nThe state table in Figure 8.4 denes the three states in terms of letters A, B, and C. When\\nimplemented in a logic circuit, each state is represented by a particular valuation (combi-\\nnation of values) of state variables. Each state variable may be implemented in the form of\\na ip-op. Since three states have to be realized, it is sufcient to use two state variables.\\nLet these variables be y1 and y2.\\nNow we can adapt the general block diagram in Figure 8.1 to our example as shown in\\nFigure 8.5, to indicate the structure of the circuit that implements the required nite state\\nmachine. Two ip-ops represent the state variables. In the gure we have not specied\\nthe type of ip-ops to be used; this issue is addressed in the next subsection. From the\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nA\\nB\\n0\\nB\\nA\\nC\\n0\\nC\\nA\\nC\\n1\\nFigure 8.4\\nState table for the sequential circuit in Figure 8.3.\\n490\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nCombinational\\ncircuit\\nCombinational\\ncircuit\\nClock\\ny2\\nz\\nw\\ny1\\nY1\\nY2\\nFigure 8.5\\nA general sequential circuit with input w, output z, and two state ip-ops.\\nspecication in Figures 8.3 and 8.4, the output z is determined only by the present state of\\nthe circuit. Thus the block diagram in Figure 8.5 shows that z is a function of only y1 and\\ny2; our design is of Moore type. We need to design a combinational circuit that uses y1 and\\ny2 as input signals and generates a correct output signal z for all possible valuations of these\\ninputs.\\nThe signals y1 and y2 are also fed back to the combinational circuit that determines\\nthe next state of the FSM. This circuit also uses the primary input signal w. Its outputs are\\ntwo signals, Y1 and Y2, which are used to set the state of the ip-ops. Each active edge\\nof the clock will cause the ip-ops to change their state to the values of Y1 and Y2 at that\\ntime. Therefore, Y1 and Y2 are called the next-state variables, and y1 and y2 are called the\\npresent-state variables. We need to design a combinational circuit with inputs w, y1, and\\ny2, such that for all valuations of these inputs the outputs Y1 and Y2 will cause the machine\\nto move to the next state that satises our specication. The next step in the design process\\nis to create a truth table that denes this circuit, as well as the circuit that generates z.\\nTo produce the desired truth table, we assign a specic valuation of variables y1 and y2\\nto each state. One possible assignment is given in Figure 8.6, where the states A, B, and C\\nare represented by y2y1 = 00, 01, and 10, respectively. The fourth valuation, y2y1 = 11, is\\nnot needed in this case.\\nThe type of table given in Figure 8.6 is usually called a state-assigned table. This table\\ncan serve directly as a truth table for the output z with the inputs y1 and y2. Although for\\nthe next-state functions Y1 and Y2 the table does not have the appearance of a normal truth\\ntable, because there are two separate columns in the table for each value of w, it is obvious\\nthat the table includes all of the information that denes the next-state functions in terms\\nof valuations of inputs w, y1, and y2.\\n8.1\\nBasic Design Steps\\n491\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nz\\nA\\n00\\n00\\n01\\n0\\nB\\n01\\n00\\n10\\n0\\nC\\n10\\n00\\n10\\n1\\n11\\ndd\\ndd\\nd\\nFigure 8.6\\nState-assigned table for the sequential circuit in\\nFigure 8.4.\\n8.1.4\\nChoice of Flip-Flops and Derivation of Next-State\\nand Output Expressions\\nFrom the state-assigned table in Figure 8.6, we can derive the logic expressions for the\\nnext-state and output functions. But rst we have to decide on the type of ip-ops that\\nwill be used in the circuit. The most straightforward choice is to use D-type ip-ops,\\nbecause in this case the values of Y1 and Y2 are simply clocked into the ip-ops to become\\nthe new values of y1 and y2. In other words, if the inputs to the ip-ops are called D1\\nand D2, then these signals are the same as Y1 and Y2. Note that the diagram in Figure 8.5\\ncorresponds exactly to this use of D-type ip-ops. For other types of ip-ops, such as\\nJK type, the relationship between the next-state variable and inputs to a ip-op is not as\\nstraightforward; we will consider this situation in section 8.7.\\nThe required logic expressions can be derived as shown in Figure 8.7. We use Karnaugh\\nmaps to make it easy for the reader to verify the validity of the expressions. Recall that\\nin Figure 8.6 we needed only three of the four possible binary valuations to represent the\\nstates. The fourth valuation, y2y1 = 11, should never occur in the circuit because the circuit\\nis constrained to move only within states A, B, and C; therefore, we may choose to treat\\nthis valuation as a dont-care condition. The resulting dont-care squares in the Karnaugh\\nmaps are denoted by ds. Using the dont cares to simplify the expressions, we obtain\\nY1 = wy1y2\\nY2 = w(y1 + y2)\\nz = y2\\nIf we do not use dont cares, then the resulting expressions are slightly more complex; they\\nare shown in the gray-shaded area of Figure 8.7.\\nSince D1 = Y1 and D2 = Y2, the logic circuit that corresponds to the preceding\\nexpressions is implemented as shown in Figure 8.8. Observe that a clock signal is included,\\nand the circuit is provided with an active-low reset capability. Connecting the clear input on\\nthe ip-ops to an external Resetn signal, as shown in the gure, provides a simple means\\n492\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n0\\n1\\n0\\ny2y1\\nY 1\\nwy1y2\\n=\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n0\\nd\\n1\\nd\\ny2y1\\nY 2\\nwy1y2\\nwy1y2\\n+\\n=\\nd\\nd\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nd\\ny1\\nz\\ny1y2\\n=\\n0\\n1\\ny2\\nY 1\\nwy1y2\\n=\\nY 2\\nwy1\\nwy2\\n+\\n=\\nz\\ny2\\n=\\nw y1\\ny2\\n+\\n(\\n)\\n=\\nIgnoring dont cares\\nUsing dont cares\\nFigure 8.7\\nDerivation of logic expressions for the sequential circuit in Figure 8.6.\\nfor forcing the circuit into a known state. If we apply the signal Resetn = 0 to the circuit,\\nthen both ip-ops will be cleared to 0, placing the FSM into the state y2y1 = 00.\\n8.1.5\\nTiming Diagram\\nTo understand fully the operation of the circuit in Figure 8.8, let us consider its timing\\ndiagram presented in Figure 8.9. The diagram depicts the signal waveforms that correspond\\nto the sequences of values in Figure 8.2.\\nBecause we are using positive-edge-triggered ip-ops, all changes in the signals occur\\nshortly after the positive edge of the clock. The amount of delay from the clock edge depends\\non the propagation delays through the ip-ops. Note that the input signal w is also shown\\nto change slightly after the active edge of the clock. This is a good assumption because in\\na typical digital system an input such as w would be just an output of another circuit that is\\nsynchronized by the same clock. We discuss the synchronization of input signals with the\\nclock signal in section 10.3.\\nA key point to observe is that even though w changes slightly after the active clock\\nedge, and thus the value of w is equal to 1 (or 0) for almost the entire clock cycle, no change\\nin the circuit will occur until the beginning of the next clock cycle when the positive edge\\n8.1\\nBasic Design Steps\\n493\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nY2\\nY1\\nw\\nClock\\nz\\ny1\\ny2\\nResetn\\nFigure 8.8\\nFinal implementation of the sequential circuit in Figure 8.7.\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nClock\\nw\\ny1\\ny2\\n1\\n0\\nz\\nFigure 8.9\\nTiming diagram for the circuit in Figure 8.8.\\n494\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\ncauses the ip-ops to change their state. Thus the value of w must be equal to 1 for two\\nclock cycles if the circuit is to reach state C and generate the output z = 1.\\n8.1.6\\nSummary of Design Steps\\nWe can summarize the steps involved in designing a synchronous sequential circuit as\\nfollows:\\n1.\\nObtain the specication of the desired circuit.\\n2.\\nDerive the states for the machine by rst selecting a starting state. Then, given the\\nspecication of the circuit, consider all valuations of the inputs to the circuit and\\ncreate new states as needed for the machine to respond to these inputs. To keep track\\nof the states as they are visited, create a state diagram. When completed, the state\\ndiagram shows all states in the machine and gives the conditions under which the\\ncircuit moves from one state to another.\\n3.\\nCreate a state table from the state diagram. Alternatively, it may be convenient to\\ndirectly create the state table in step 2, rather than rst creating a state diagram.\\n4.\\nIn our sequential circuit example, there were only three states; hence it was a simple\\nmatter to create the state table that does not contain more states than necessary.\\nHowever, in practice it is common to deal with circuits that have a large number of\\nstates. In such cases it is unlikely that the rst attempt at deriving a state table will\\nproduce optimal results. Almost certainly we will have more states than is really\\nnecessary. This can be corrected by a procedure that minimizes the number of states.\\nWe will discuss the process of state minimization in section 8.6.\\n5.\\nDecide on the number of state variables needed to represent all states and perform the\\nstate assignment. There are many different state assignments possible for a given\\nsequential circuit. Some assignments may be better than others. In the preceding\\nexample we used what seemed to be a natural state assignment. We will return to this\\nexample in section 8.2 and show that a different assignment may lead to a simpler\\ncircuit.\\n6.\\nChoose the type of ip-ops to be used in the circuit. Derive the next-state logic\\nexpressions to control the inputs to all ip-ops and then derive logic expressions for\\nthe outputs of the circuit. So far we have used only D-type ip-ops. We will\\nconsider other types of ip-ops in section 8.7.\\n7.\\nImplement the circuit as indicated by the logic expressions.\\nExample 8.1\\nWe have illustrated the design steps using a very simple sequential circuit. From the readers\\npoint of view, a circuit that detects that an input signal was high for two consecutive clock\\npulses may not have much practical signicance. We will now consider an example that is\\nclosely tied to practical application.\\nSection 7.14 introduced the concept of a bus and showed the connections that have\\nto be made to allow the contents of a register to be transferred into another register. The\\n8.1\\nBasic Design Steps\\n495\\ncircuit in Figure 7.55 shows how tri-state buffers can be used to place the contents of a\\nselected register onto the bus and how the data on the bus can be loaded into a register.\\nFigure 7.57 shows how a control mechanism that swaps the contents of registers R1 and R2\\ncan be realized using a shift register. We will now design the desired control mechanism,\\nusing the nite state machine approach.\\nThe contents of registers R1 and R2 can be swapped using register R3 as a temporary\\nstorage location as follows: The contents of R2 are rst loaded into R3, using the control\\nsignals R2out = 1 and R3in = 1. Then the contents of R1 are transferred into R2, using\\nR1out = 1 and R2in = 1. Finally, the contents of R3 (which are the previous contents of\\nR2) are transferred into R1, using R3out = 1 and R1in = 1. Since this step completes the\\nrequired swap, we will indicate that the task is completed by setting the signal Done = 1.\\nAssume that the swapping is performed in response to a pulse on an input signal called w,\\nwhich has a duration of one clock cycle. Figure 8.10 indicates the external signals involved\\nin the desired control circuit. Figure 8.11 gives a state diagram for a sequential circuit that\\ngenerates the output control signals in the required sequence. Note that to keep the diagram\\nsimple, we have indicated the output signals only when they are equal to 1. In all other\\ncases the output signals are equal to 0.\\nIn the starting state, A, no transfer is indicated, and all output signals are 0. The circuit\\nremains in this state until a request to swap arrives in the form of w changing to 1. In state\\nB the signals required to transfer the contents of R2 into R3 are asserted. The next active\\nclock edge places these contents into R3. It also causes the circuit to change to state C,\\nregardless of whether w is equal to 0 or 1. In this state the signals for transferring R1 into R2\\nare asserted. The transfer takes place at the next active clock edge, and the circuit changes\\nto state D regardless of the value of w. The nal transfer, from R3 to R1, is performed on\\nthe clock edge that leaves state D, which also causes the circuit to return to state A.\\nFigure 8.12 presents the same information in a state table. Since there are four states, it\\nis necessary to use two state variables, y2 and y1. A straightforward state assignment where\\nthe states A, B, C, and D are assigned the valuations y2y1 = 00, 01, 10, and 11, respectively,\\nleads to the state-assigned table in Figure 8.13. Using this assignment and D-type ip-ops,\\nControl\\ncircuit\\nw\\nClock\\nDone\\nR1out\\nR2out\\nR1in\\nR2in\\nR3out\\nR3in\\nFigure 8.10\\nSignals needed in Example 8.1.\\n496\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nD R3out\\n1\\n=\\nR1in\\n1\\n=\\nDone\\n1\\n=\\n,\\n,\\n\\nw\\n0\\n=\\nw\\n1\\n=\\nC R1out\\n1\\n=\\nR2in\\n1\\n=\\n,\\n\\nB R2out\\n1\\n=\\nR3in\\n1\\n=\\n,\\n\\nw\\n1\\n=\\nA No\\n\\nw\\n0\\n=\\nw\\n1\\n=\\ntransfer\\nw\\n0\\n=\\nw\\n1\\n=\\nReset\\nw\\n0\\n=\\nFigure 8.11\\nState diagram for Example 8.1.\\nPresent\\nNext state\\nOutputs\\nstate\\nw = 0\\nw = 1\\nR1out\\nR1in\\nR2out\\nR2in\\nR3out\\nR3in\\nDone\\nA\\nA\\nB\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\nB\\nC\\nC\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\nC\\nD\\nD\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\nD\\nA\\nA\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\nFigure 8.12\\nState table for Example 8.1.\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutputs\\ny2y1\\nY2Y1\\nY2Y1\\nR1out\\nR1in\\nR2out\\nR2in\\nR3out\\nR3in\\nDone\\nA\\n0 0\\n0 0\\n0 1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\nB\\n0 1\\n1 0\\n1 0\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\nC\\n1 0\\n1 1\\n1 1\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\nD\\n1 1\\n0 0\\n0 0\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\nFigure 8.13\\nState-assigned table for the sequential circuit in Figure 8.12.\\n8.2\\nState-Assignment Problem\\n497\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n1\\n1\\n1\\ny2y1\\nY 1\\nwy1\\ny1y2\\n+\\n=\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n1\\n1\\n1\\n1\\ny2y1\\nY 2\\ny1y2\\ny1y2\\n+\\n=\\nFigure 8.14\\nDerivation of next-state expressions for the sequential\\ncircuit in Figure 8.13.\\nthe next-state expressions can be derived as shown in Figure 8.14. They are\\nY1 = wy1 + y1y2\\nY2 = y1y2 + y1y2\\nThe output control signals are derived as\\nR1out = R2in = y1y2\\nR1in = R3out = Done = y1y2\\nR2out = R3in = y1y2\\nThese expressions lead to the circuit in Figure 8.15. This circuit appears more complex\\nthan the shift register in Figure 7.57, but it has only two ip-ops, rather than three.\\n8.2\\nState-Assignment Problem\\nHaving introduced the basic concepts involved in the design of sequential circuits, we should\\nrevisit some details where alternative choices are possible. In section 8.1.6 we suggested\\nthat some state assignments may be better than others. To illustrate this we can reconsider\\nthe example in Figure 8.4. We already know that the state assignment in Figure 8.6 leads\\nto a simple-looking circuit in Figure 8.8. But can the FSM of Figure 8.4 be implemented\\nwith an even simpler circuit by using a different state assignment?\\nFigure 8.16 gives one possible alternative. In this case we represent the states A, B,\\nand C with the valuations y2y1 = 00, 01, and 11, respectively. The remaining valuation,\\ny2y1 = 10, is not needed, and we will treat it as a dont-care condition. If we again choose to\\n498\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nDone\\nw\\nClock\\nY 2\\nY 1\\ny2\\ny1\\ny2\\ny1\\nR1in\\nR3out\\nR1out\\nR2in\\nR2out\\nR3in\\nFigure 8.15\\nFinal implementation of the sequential circuit in Figure 8.13.\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nz\\nA\\n00\\n00\\n01\\n0\\nB\\n01\\n00\\n11\\n0\\nC\\n11\\n00\\n11\\n1\\n10\\ndd\\ndd\\nd\\nFigure 8.16\\nImproved state assignment for the sequential circuit\\nin Figure 8.4.\\nimplement the circuit using D-type ip-ops, the next-state and output expressions derived\\nfrom the gure will be\\nY1 = D1 = w\\nY2 = D2 = wy1\\nz = y2\\n8.2\\nState-Assignment Problem\\n499\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nY2\\nY1\\nw\\nClock\\nz\\ny1\\ny2\\nResetn\\nFigure 8.17\\nFinal circuit for the improved state assignment in Figure 8.16.\\nThese expressions dene the circuit shown in Figure 8.17. Comparing this circuit with the\\none in Figure 8.8, we see that the cost of the new circuit is lower because it requires fewer\\ngates.\\nIn general, circuits are much larger than our example, and different state assignments\\ncan have a substantial effect on the cost of the nal implementation. While highly desirable,\\nit is often impossible to nd the best state assignment for a large circuit. The exhaustive\\napproach of trying all possible state assignments is not practical because the number of\\navailable state assignments is huge. CAD tools usually perform the state assignment using\\nheuristic techniques. These techniques are usually proprietary, and their details are seldom\\npublished.\\nExample 8.2\\nIn Figure 8.13 we used a straightforward state assignment for the sequential circuit in Figure\\n8.12. Consider now the effect of interchanging the valuations assigned to states C and D,\\nas shown in Figure 8.18. Then the next-state expressions are\\nY1 = wy2 + y1y2\\nY2 = y1\\nas derived in Figure 8.19. The output expressions are\\nR1out = R2in = y1y2\\nR1in = R3out = Done = y1y2\\nR2out = R3in = y1y2\\nThese expressions lead to a slightly simpler circuit than the one given in Figure 8.15.\\n500\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutputs\\ny2y1\\nY2Y1\\nY2Y1\\nR1out\\nR1in\\nR2out\\nR2in\\nR3out\\nR3in\\nDone\\nA\\n0 0\\n0 0\\n0 1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\nB\\n0 1\\n1 1\\n1 1\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\nC\\n1 1\\n1 0\\n1 0\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\nD\\n1 0\\n0 0\\n0 0\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\nFigure 8.18\\nImproved state assignment for the sequential circuit in Figure 8.12.\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n1\\n1\\n1\\ny2y1\\nY 1\\nwy2\\ny1y2\\n+\\n=\\nw\\n00\\n01\\n11\\n10\\n0\\n1\\n1\\n1\\n1\\n1\\ny2y1\\nY 2\\ny1\\n=\\nFigure 8.19\\nDerivation of next-state expressions for the sequential\\ncircuit in Figure 8.18.\\n8.2.1\\nOne-Hot Encoding\\nAnother interesting possibility is to use as many state variables as there are states in a\\nsequential circuit. In this method, for each state all but one of the state variables are equal\\nto 0. The variable whose value is 1 is deemed to be hot. The approach is known as the\\none-hot encoding method.\\nFigure 8.20 shows how one-hot state assignment can be applied to the sequential circuit\\nof Figure 8.4. Because there are three states, it is necessary to use three state variables. The\\nchosen assignment is to represent the states A, B, and C using the valuations y3y2y1 = 001,\\n010, and 100, respectively. The remaining ve valuations of the state variables are not used.\\nThey can be treated as dont cares in the derivation of the next-state and output expressions.\\n8.2\\nState-Assignment Problem\\n501\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny3y2y1\\nY3Y2Y1\\nY3Y2Y1\\nz\\nA\\n0 0 1\\n0 0 1\\n0 1 0\\n0\\nB\\n0 1 0\\n0 0 1\\n1 0 0\\n0\\nC\\n1 0 0\\n0 0 1\\n1 0 0\\n1\\nFigure 8.20\\nOne-hot state assignment for the sequential circuit\\nin Figure 8.4.\\nUsing this assignment, the resulting expressions are\\nY1 = w\\nY2 = wy1\\nY3 = wy1\\nz = y3\\nNote that none of the next-state variables depends on the present-state variable y2. This\\nsuggests that the second ip-op and the expression Y2 = wy1 are not needed. (CAD tools\\ndetect and eliminate such redundancies!) But even then, the derived expressions are not\\nsimpler than those obtained using the state assignment in Figure 8.16. Although in this case\\nthe one-hot assignment is not advantageous, there are many cases where this approach is\\nattractive.\\nExample 8.3\\nThe one-hot state assignment can be applied to the sequential circuit of Figure 8.12 as\\nindicated in Figure 8.21. Four state variables are needed, and the states A, B, C, and D are\\nencoded as y4y3y2y1 = 0001, 0010, 0100, and 1000, respectively. Treating the remaining\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutputs\\ny4y3y2y1\\nY4Y3Y2Y1 Y4Y3Y2Y1\\nR1out R1in R2out R2in R3out R3in Done\\nA\\n0 0 0 1\\n0 0 0 1\\n0 0 1 0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\nB\\n0 0 1 0\\n0 1 0 0\\n0 1 0 0\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\nC\\n0 1 0 0\\n1 0 0 0\\n1 0 0 0\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\nD\\n1 0 0 0\\n0 0 0 1\\n0 0 0 1\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\nFigure 8.21\\nOne-hot state assignment for the sequential circuit in Figure 8.12.\\n502\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n12 valuations of the state variables as dont cares, the next-state expressions are\\nY1 = wy1 + y4\\nY2 = wy1\\nY3 = y2\\nY4 = y3\\nIt is instructive to note that we can derive these expressions simply by inspecting the state\\ndiagram in Figure 8.11. Flip-op y1 should be set to 1 if the FSM is in state A and w = 0, or\\nif the FSM is in state D; hence Y1 = wy1 + y4. Flip-op y2 should be set to 1 if the present\\nstate is A and w = 1; hence Y2 = wy1. Flip-ops y3 and y4 should be set to 1 if the FSM is\\npresently in state B or C, respectively; hence Y3 = y2 and Y4 = y3.\\nThe output expressions are just the outputs of the ip-ops, such that\\nR1out = R2in = y3\\nR1in = R3out = Done = y4\\nR2out = R3in = y2\\nThese expressions are simpler than those derived in Example 8.2, but four ip-ops are\\nneeded, rather than two.\\nAn important feature of the one-hot state assignment is that it often leads to simpler\\noutput expressions than do assignments with the minimal number of state variables. Simpler\\noutput expressions may lead to a faster circuit. For instance, if the outputs of the sequential\\ncircuit are just the outputs of the ip-ops, as is the case in our example, then these output\\nsignals are valid as soon as the ip-ops change their states. If more complex output\\nexpressions are involved, then the propagation delay through the gates that implement\\nthese expressions must be taken into account. We will consider this issue in section 8.8.2.\\nThe examples considered to this point show that there are many ways to implement a\\ngiven nite state machine as a sequential circuit. Each implementation is likely to have a\\ndifferent cost and different timing characteristics. In the next section we introduce another\\nway of modeling FSMs that leads to even more possibilities.\\n8.3\\nMealy State Model\\nOur introductory examples were sequential circuits in which each state had specic values\\nof the output signals associated with it. As we explained at the beginning of the chapter,\\nsuch nite state machines are said to be of Moore type. We will now explore the concept\\nof Mealy-type machines in which the output values are generated based on both the state\\nof the circuit and the present values of its inputs. This provides additional exibility in the\\ndesign of sequential circuits. We will introduce the Mealy-type machines, using a slightly\\naltered version of a previous example.\\nThe essence of the rst sequential circuit in section 8.1 is to generate an output z = 1\\nwhenever a second occurrence of the input w = 1 is detected in consecutive clock cycles.\\nThe specication requires that the output z be equal to 1 in the clock cycle that follows\\n8.3\\nMealy State Model\\n503\\nthe detection of the second occurrence of w = 1. Suppose now that we eliminate this\\nlatter requirement and specify instead that the output z should be equal to 1 in the same\\nclock cycle when the second occurrence of w = 1 is detected. Then a suitable input-output\\nsequence may be as shown in Figure 8.22. To see how we can realize the behavior given in\\nthis table, we begin by selecting a starting state, A. As long as w = 0, the machine should\\nremain in state A, producing an output z = 0. When w = 1, the machine has to move to\\na new state, B, to record the fact that an input of 1 has occurred. If w remains equal to 1\\nwhen the machine is in state B, which happens if w = 1 for at least two consecutive clock\\ncycles, the machine should remain in state B and produce an output z = 1. As soon as w\\nbecomes 0, z should immediately become 0 and the machine should move back to state\\nA at the next active edge of the clock. Thus the behavior specied in Figure 8.22 can be\\nachieved with a two-state machine, which has a state diagram shown in Figure 8.23. Only\\ntwo states are needed because we have allowed the output value to depend on the present\\nvalue of the input as well as the present state of the machine. The diagram indicates that if\\nthe machine is in state A, it will remain in state A if w = 0 and the output will be 0. This is\\nindicated by an arc with the label w = 0/z = 0. When w becomes 1, the output stays at 0\\nuntil the machine moves to state B at the next active clock edge. This is denoted by the arc\\nfrom A to B with the label w = 1/z = 0. In state B the output will be 1 if w = 1, and the\\nmachine will remain in state B, as indicated by the label w = 1/z = 1 on the corresponding\\narc. However, if w = 0 in state B, then the output will be 0 and a transition to state A\\nwill take place at the next active clock edge. A key point to understand is that during the\\npresent clock cycle the output value corresponds to the label on the arc emanating from the\\npresent-state node.\\nWe can implement the FSM in Figure 8.23, using the same design steps as in section\\n8.1. The state table is shown in Figure 8.24. The table shows that the output z depends\\non the present value of input w and not just on the present state. Figure 8.25 gives the\\nClock cycle:\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\nw:\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\nz:\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\nFigure 8.22\\nSequences of input and output signals.\\nA\\nw\\n0\\n=\\nz\\n0\\n=\\n\\nw\\n1\\n=\\nz\\n1\\n=\\n\\nB\\nw\\n0\\n=\\nz\\n0\\n=\\n\\nReset\\nw\\n1\\n=\\nz\\n0\\n=\\n\\nFigure 8.23\\nState diagram of an FSM that realizes the task in Figure 8.22.\\n504\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput z\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\nA\\nA\\nB\\n0\\n0\\nB\\nA\\nB\\n0\\n1\\nFigure 8.24\\nState table for the FSM in Figure 8.23.\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\ny\\nY\\nY\\nz\\nz\\nA\\n0\\n0\\n1\\n0\\n0\\nB\\n1\\n0\\n1\\n0\\n1\\nFigure 8.25\\nState-assigned table for the FSM in Figure 8.24.\\nstate-assigned table. Because there are only two states, it is sufcient to use a single state\\nvariable, y. Assuming that y is realized as a D-type ip-op, the required next-state and\\noutput expressions are\\nY = D = w\\nz = wy\\nThe resulting circuit is presented in Figure 8.26 along with a timing diagram. The timing\\ndiagram corresponds to the input-output sequences in Figure 8.22.\\nThe greater exibility of Mealy-type FSMs often leads to simpler circuit realizations.\\nThis certainly seems to be the case in our examples that produced the circuits in Figures\\n8.8, 8.17, and 8.26, assuming that the design requirement is only to detect two consecutive\\noccurrences of input w being equal to 1. We should note, however, that the circuit in Figure\\n8.26 is not the same in terms of output behavior as the circuits in Figures 8.8 and 8.17. The\\ndifference is a shift of one clock cycle in the output signal in Figure 8.26b. If we wanted to\\nproduce exactly the same output behavior using the Mealy approach, we could modify the\\ncircuit in Figure 8.26a by adding another ip-op as shown in Figure 8.27. This ip-op\\nmerely delays the output signal, Z, by one clock cycle with respect to z, as indicated in the\\ntiming diagram. By making this change, we effectively turn the Mealy-type circuit into\\na Moore-type circuit with output Z. Note that the circuit in Figure 8.27 is essentially the\\nsame as the circuit in Figure 8.17.\\nExample 8.4\\nInExample8.1weconsideredthecontrolcircuitneededtoswapthecontentsoftworegisters,\\nimplemented as a Moore-type nite state machine. The same task can be achieved using a\\n8.3\\nMealy State Model\\n505\\nClock\\nResetn\\nD\\nQ\\nQ\\nw\\nz\\n(a) Circuit\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nClock\\ny\\nw\\nz\\ny\\n(b) Timing diagram\\nFigure 8.26\\nImplementation of FSM in Figure 8.25.\\nMealy-type FSM, as indicated in Figure 8.28. State A still serves as the reset state. But as\\nsoon as w changes from 0 to 1, the output control signals R2out and R3in are asserted. They\\nremain asserted until the beginning of the next clock cycle, when the circuit will leave state\\nA and change to B. In state B the outputs R1out and R2in are asserted for both w = 0 and\\nw = 1. Finally, in state C the swap is completed by asserting R3out and R1in.\\nThe Mealy-type realization of the control circuit requires three states. This does not\\nnecessarily imply a simpler circuit because two ip-ops are still needed to implement\\nthe state variables. The most important difference in comparison with the Moore-type\\nrealization is the timing of output signals. A circuit that implements the FSM in Figure\\n8.28 generates the output control signals one clock cycle sooner than the circuits derived\\nin Examples 8.1 and 8.2.\\nNote also that using the FSM in Figure 8.28, the entire process of swapping the contents\\nof R1 and R2 takes three clock cycles, starting and nishing in state A. Using the Moore-type\\nFSM in Example 8.1, the swapping process involves four clock cycles before the circuit\\nreturns to state A.\\nSuppose that we wish to implement this FSM using one-hot encoding. Then three\\nip-ops are needed, and the states A, B, and C may be assigned the valuations y3y2y1 =\\n001, 010, and 100, respectively. Examining the state diagram in Figure 8.28, we can derive\\n506\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nClock\\nResetn\\nD\\nQ\\nQ\\nw\\nz\\n(a) Circuit\\nt0\\nt1\\nt2\\nt3\\nt4\\nt5\\nt6\\nt7\\nt8\\nt9\\nt10\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\nClock\\ny\\nw\\nz\\ny\\n(b) Timing diagram\\nD\\nQ\\nQ\\nZ\\n1\\n0\\nZ\\nFigure 8.27\\nCircuit that implements the specication in Figure 8.2.\\nthe next-state equations by inspection. The input to ip-op y1 should have the value 1 if\\nthe FSM is in state A and w = 0 or if the FSM is in state C; hence Y1 = wy1 + y3. Flip-op\\ny2 should be set to 1 if the FSM is in state A and w = 1; hence Y2 = wy1. Flip-op y3\\nshould be set to 1 if the present state is B; hence Y3 = y2. The derivation of the output\\nexpressions, which we leave as an exercise for the reader, can also be done by inspection.\\nThe corresponding circuit is shown in Figure 7.58, in section 7.14, where it was derived\\nusing an ad hoc approach.\\nThe preceding discussion deals with the basic principles involved in the design of\\nsequential circuits. Although it is essential to understand these principles, the manual\\napproach used in the examples is difcult and tedious when large circuits are involved. We\\nwill now show how CAD tools are used to greatly simplify the design task.\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n507\\nR3out\\n1\\n=\\nR1in\\n1\\n=\\nDone\\n1\\n=\\n,\\n,\\nw\\n0\\n=\\nw\\n1\\n=\\nR1out\\n1\\n=\\nR2in\\n1\\n=\\n,\\nw\\n1\\n=\\nR\\n\\n2out\\n1\\n=\\nR3in\\n1\\n=\\n,\\nA\\nw\\n0\\n=\\nw\\n1\\n=\\nReset\\nw\\n0\\n=\\nB\\nC\\nFigure 8.28\\nState diagram for Example 8.4.\\n8.4\\nDesignofFiniteStateMachinesUsingCADTools\\nSophisticated CAD tools are available for nite state machine design, and we introduce\\nthem in this section. A rudimentary way of using CAD tools for FSM design could be\\nas follows: The designer employs the manual techniques described previously to derive a\\ncircuit that contains ip-ops and logic gates from a state diagram. This circuit is entered\\ninto the CAD system by drawing a schematic diagram or by writing structural hardware\\ndescription language (HDL) code. The designer then uses the CAD system to simulate the\\nbehavior of the circuit and uses the CAD tools to automatically implement the circuit in a\\nchip, such as a PLD.\\nIt is tedious to manually synthesize a circuit from a state diagram. Since CAD tools\\nare meant to obviate this type of task, more attractive ways of utilizing CAD tools for FSM\\ndesign have been developed. Abetter approach is to directly enter the state diagram into the\\nCAD system and perform the entire synthesis process automatically. CAD tools support\\nthis approach in two main ways. One method is to allow the designer to draw the state\\ndiagram using a graphical tool similar to the schematic capture tool. The designer draws\\ncircles to represent states and arcs to represent state transitions and indicates the outputs\\nthat the machine should generate. Another and more popular approach is to use an HDL to\\nwrite code that represents the state diagram, as described below.\\nMany HDLs provide constructs that allow the designer to represent a state diagram.\\nTo show how this is done, we will provide VHDL code that represents the simple machine\\ndesigned manually as the rst example in section 8.1. Then we will use the CAD tools to\\nsynthesize a circuit that implements the machine in a chip.\\n508\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n8.4.1\\nVHDL Code for Moore-Type FSMs\\nVHDL does not dene a standard way of describing a nite state machine. Hence while\\nadhering to the required VHDL syntax, there is more than one way to describe a given\\nFSM. An example of VHDL code for the FSM of Figure 8.3 is given in Figure 8.29. For\\nthe convenience of discussion, the lines of code are numbered on the left side. Lines 1 to\\n6 declare an entity named simple, which has input ports Clock, Resetn, and w, and output\\nport z. In line 7 we have used the name Behavior for the architecture body, but of course,\\nany valid VHDL name could be used instead.\\nLine 8 introduces the TYPE keyword, which is a feature of VHDL that we have not\\nused previously. The TYPE keyword allows us to create a user-dened signal type. The\\nnew signal type is named State_type, and the code species that a signal of this type can\\nhave three possible values: A, B, or C. Line 9 denes a signal named y that is of the\\nState_type type. The y signal is used in the architecture body to represent the outputs of the\\nip-ops that implement the states in the FSM. The code does not specify the number of bits\\nrepresented by y. Instead, it species that y can have the three symbolic values A, B, and C.\\nThis means that we have not specied the number of state ip-ops that should be used for\\nthe FSM. As we will see below, the VHDL compiler automatically chooses an appropriate\\nnumber of state ip-ops when synthesizing a circuit to implement the machine. It also\\nchooses the state assignment for states A, B, and C. Some CAD systems, such as Quartus\\nII, assume that the rst state listed in the TYPE statement (line 8) is the reset state for the\\nmachine. The state assignment that has all ip-op outputs equal to 0 is used for this state.\\nLater in this section, we will show how it is possible to manually specify the state encoding\\nin the VHDL code if so desired.\\nHaving dened a signal to represent the state ip-ops, the next step is to specify the\\ntransitions between states. Figure 8.29 gives one way to describe the state diagram. It is\\nrepresented by the process in lines 11 to 37. The PROCESS statement describes the nite\\nstate machine as a sequential circuit. It is based on the approach we used to describe an\\nedge-triggered D ip-op in section 7.12.2. The signals used by the process are Clock,\\nResetn, w, and y, and the only signal modied by the process is y. The input signals that\\ncan cause the process to change y are Clock and Resetn; hence these signals appear in the\\nsensitivity list. Note that w is not included in the sensitivity list because a change in the\\nvalue of w cannot affect y until a change occurs in the Clock signal.\\nLines 13 and 14 specify that the machine should enter state A, the reset state, if Resetn\\n= 0. Since the condition for the IF statement does not depend on the clock signal, the reset\\nis asynchronous, which is why Resetn is included in the sensitivity list in line 11.\\nWhen the reset signal is not asserted, the ELSIF statement in line 15 species that the\\ncircuit waits for the positive edge of the clock signal. Observe that the ELSIF condition\\nis the same as the condition that we used to describe a positive-edge-triggered D ip-op\\nin Figure 7.39. The behavior of y is dened by the CASE statement in lines 16 to 35. It\\ncorresponds to the state diagram in Figure 8.3. Since the CASE statement is inside the\\nELSIF condition, any change in y can take place only as a result of a positive clock edge.\\nIn other words, the ELSIF condition implies that y must be implemented as the output of\\none or more ip-ops. Each WHEN clause in the CASE statement represents one state\\nof the machine. For example, the WHEN clause in lines 17 to 22 describes the machines\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n509\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY simple IS\\n4\\nPORT ( Clock, Resetn, w\\n: IN\\nSTD LOGIC ;\\n5\\nz\\n: OUT STD LOGIC ) ;\\n6\\nEND simple ;\\n7\\nARCHITECTURE Behavior OF simple IS\\n8\\nTYPE State type IS (A, B, C) ;\\n9\\nSIGNAL y : State type ;\\n10 BEGIN\\n11\\nPROCESS ( Resetn, Clock )\\n12\\nBEGIN\\n13\\nIF Resetn  0 THEN\\n14\\ny < A ;\\n15\\nELSIF (ClockEVENT AND Clock  1) THEN\\n16\\nCASE y IS\\n17\\nWHEN A >\\n18\\nIF w  0 THEN\\n19\\ny < A ;\\n20\\nELSE\\n21\\ny < B ;\\n22\\nEND IF ;\\n23\\nWHEN B >\\n24\\nIF w  0 THEN\\n25\\ny < A ;\\n26\\nELSE\\n27\\ny < C ;\\n28\\nEND IF ;\\n29\\nWHEN C >\\n30\\nIF w  0 THEN\\n31\\ny < A ;\\n32\\nELSE\\n33\\ny < C ;\\n34\\nEND IF ;\\n35\\nEND CASE ;\\n36\\nEND IF ;\\n37\\nEND PROCESS ;\\n38\\nz < 1 WHEN y  C ELSE 0 ;\\n39 END Behavior ;\\nFigure 8.29\\nVHDL code for the FSM in Figure 8.3.\\n510\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nbehavior when it is in state A. According to the IF statement beginning in line 18, when the\\nFSM is in state A, if w = 0, the machine should remain in state A; but if w = 1, the machine\\nshould change to state B. The WHEN clauses in the CASE statement correspond exactly to\\nthe state diagram in Figure 8.3.\\nThe nal part of the state machine description appears in line 38. It species that if the\\nmachine is in state C, then the output z should be 1; otherwise, z should be 0.\\n8.4.2\\nSynthesis of VHDL Code\\nTo give an example of the circuit produced by a synthesis tool, we synthesised the code\\nin Figure 8.29 for implementation in a CPLD. The synthesis resulted in two ip-ops,\\nwith inputs Y1 and Y2, and outputs y1 and y2. The next-state expressions generated by the\\nsynthesis tool are\\nY1 = wy1y2\\nY2 = wy1 + wy2\\nThe output expression is\\nz = y2\\nThese expressions correspond to the case in Figure 8.7 when the unused state pattern\\ny2y1 = 11 is treated as dont-cares in the Karnaugh maps for Y1, Y2, and z.\\nFigure 8.30 depicts a part of the FSM circuit implemented in a CPLD. To keep the\\ngure simple, only the logic resources used for the two macrocells that implement y1, y2,\\nand z are shown. The parts of the macrocells used for the circuit are highlighted in blue.\\nThe w input to the circuit is shown connected to one of the interconnection wires in\\nthe CPLD. The source node in the chip that generates w is not shown. It could be either an\\ninput pin, or else w might be the output of another macrocell, assuming that the CPLD may\\ncontain other circuitry that is connected to our FSM. The Clock signal is assigned to a pin\\non the chip that is dedicated for use by clock signals. From this dedicated pin a global wire\\ndistributes the clock signal to all of the ip-ops in the chip. The global wire distributes\\nthe clock signal to the ip-ops such that the difference in the arrival time, or clock skew,\\nof the clock signal at each ip-op is minimized. The concept of clock skew is discussed\\nin section 10.3. A global wire is also used for the reset signal.\\nThe top macrocell in Figure 8.30 produces the state variable y1. The other macrocell\\ngenerates y2. For signal y1 the top macrocell produces the required product term, as shown.\\nThe other product-term wires in the macrocell are not shown in the gure, but each is set\\nto 0 so that it does not affect the OR gate. The output of the OR gate passes through the\\nXOR gate whose other input is 0. Although the XOR gate has no impact on this circuits\\nbehavior, except to cause a small propagation delay, it is a part of the macrocell and cannot\\nbe avoided when implementing our circuit. The output of the XOR gate drives the ip-op\\nthat represents y1. The multiplexer select input is set to 1 so that the signal y1 is passed\\nthrough to the tri-state buffer. Similar to the XOR gate, this buffer is not needed in our\\ncircuit, but since it is present in the macrocell it must be used; hence its output enable control\\nsignal is set to 1. The signal y1 is connected to the interconnection wires in the CPLD and\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n511\\ny1\\nD\\nQ\\nD\\nQ\\nClock\\n1\\n1\\n1\\nPAL-like block\\nInterconnection wires\\n(Other macrocells are not shown)\\n1\\n0\\n0\\nz\\nw\\nResetn\\ny2\\nFigure 8.30\\nImplementation of the FSM of Figure 8.3 in a CPLD.\\nfed back to the macrocells. Observe that although y1 is not an output of the circuit, it uses\\na signal path that is attached to one of the chips pins. Therefore, this pin cannot be used\\nfor any other purpose. The implementation of y2 is similar to that for y1, except that two\\nproduct terms are involved. The signal y2 is connected to the pin labeled z, which realizes\\nthe required output signal.\\nFigure 8.31 illustrates how the circuit might be assigned to the pins on a small CPLD\\nin a 44-pin PLCC package. The gure is drawn with a part of the top of the chip package\\ncut away, revealing a conceptual view of the two macrocells from Figure 8.30, which are\\nindicated in blue. Our simple circuit uses only a small portion of the device.\\n512\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nEPM7032\\nz\\nResetn\\nw\\nClock\\nGnd\\nVDD\\n1\\n4\\n7\\n10\\n13\\n16\\n19\\n22\\n25\\n28\\n44\\n39\\n36\\nFigure 8.31\\nThe circuit from Figure 8.30 in a small CPLD.\\n8.4.3\\nSimulating and Testing the Circuit\\nThe behavior of the circuit implemented in the CPLD chip can be tested using timing\\nsimulation, as depicted in Figure 8.32. The gure gives the waveforms that correspond to\\nthe timing diagram in Figure 8.9, assuming that a 100 ns clock period is used. The Resetn\\nsignal is set to 0 at the beginning of the simulation and then set to 1. The circuit produces\\nthe output z = 1 for one clock cycle after w has been equal to 1 for two successive clock\\ncycles. When w is 1 for three clock cycles, z becomes 1 for two clock cycles, as it should\\nbe. We show the changes in state by using the letters A, B, and C for readability purposes.\\n(The simulator included with the book actually shows the corresponding binary codes for\\nthe states.)\\nFigure 8.32\\nSimulation results for the circuit in Figure 8.30.\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n513\\nHaving examined the simulation output, we should consider the question of whether\\nwe can conclude that the circuit functions correctly and satises all requirements. For our\\nsimple example it is not difcult to answer this question because the circuit has only one\\ninput and its behavior is straightforward. It is easy to see that the circuit works properly.\\nHowever, in general it is difcult to ascertain with a high degree of condence whether a\\nsequential circuit will work properly for all possible input sequences, because a very large\\nnumber of input patterns may be possible. For large nite state machines, the designer must\\nthink carefully about patterns of inputs that may be used in simulation for testing purposes.\\n8.4.4\\nAn Alternative Style of VHDL Code\\nWe mentioned earlier in this section that VHDL does not specify a standard way for writing\\ncode that represents a nite state machine. The code given in Figure 8.29 is only one\\npossibility. Asecond example of code for our simple machine is given in Figure 8.33. Only\\nthe architecture body is shown because the entity declaration is the same as in Figure 8.29.\\nTwo signals are used to represent the state of the machine. The signal named y_present\\ncorresponds to the present state, and y_next corresponds to the next state. In terms of the\\nnotation used in section 8.1.3, y_present is the same as y, and y_next is Y. We cannot use\\ny to denote the present state and Y for the next state in the code, because VHDL does not\\ndistinguish between lower- and uppercase letters. Both the y_present and y_next signals\\nare of the State_type type.\\nThe machine is specied by two separate processes. The rst process describes the\\nstate table as a combinational circuit. It uses a CASE statement to give the value of y_next\\nfor each value of y_present and w. The code can be related to the general form of FSMs\\nin Figure 8.5. The process corresponds to the combinational circuit on the left side of the\\ngure.\\nThe second process introduces ip-ops into the circuit. It stipulates that after each\\npositive clock edge the y_present signal should take the value of the y_next signal. The\\nprocess also species that y_present should take the value A when Resetn = 0, which\\nprovides the asynchronous reset.\\nWe have shown two styles of VHDL code for our FSM example. The circuit produced\\nby the VHDL compiler for each version of the code is likely to be somewhat different\\nbecause, as the reader is well aware by this point, there are many ways to implement a\\ngiven logic function. However, the circuits produced from the two versions of the code\\nprovide identical functionality.\\n8.4.5\\nSummary of Design Steps When Using CAD Tools\\nIn section 8.1.6 we summarized the design steps needed to derive sequential circuits man-\\nually. We have now seen that CAD tools can automatically perform much of the work.\\nHowever, it is important to realize that the CAD tools have not replaced all manual steps.\\nWith reference to the list given in section 8.1.6, the rst two steps, in which the machine\\nspecication is obtained and a state diagram is derived, still have to be done manually.\\nGiven the state diagram information as input, the CAD tools then automatically perform\\nthe tasks needed to generate a circuit with logic gates and ip-ops. In addition to the\\n514\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nARCHITECTURE Behavior OF simple IS\\nTYPE State type IS (A, B, C) ;\\nSIGNAL y present, y next : State type ;\\nBEGIN\\nPROCESS ( w, y present )\\nBEGIN\\nCASE y present IS\\nWHEN A >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < C ;\\nEND IF ;\\nEND CASE ;\\nEND PROCESS ;\\nPROCESS (Clock, Resetn)\\nBEGIN\\nIF Resetn  0 THEN\\ny present < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\ny present < y next ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN y present  C ELSE 0 ;\\nEND Behavior ;\\nFigure 8.33\\nAlternative style of VHDL code for the FSM in Figure 8.3.\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n515\\ndesign steps given in section 8.1.6, we should add the testing and simulation stage. We will\\ndefer detailed discussion of this issue until Chapter 11.\\n8.4.6\\nSpecifying the State Assignment in VHDL Code\\nIn section 8.2 we saw that the state assignment may have an impact on the complexity of\\nthe designed circuit. An obvious objective of the state-assignment process is to minimize\\nthe cost of implementation. The cost function that should be optimized may be simply the\\nnumber of gates and ip-ops. But it could also be based on other considerations that may\\nbe representative of the structure of PLD chips used to implement the design. For example,\\nthe CAD software may try to nd state encodings that minimize the total number of AND\\nterms needed in the resulting circuit when the target chip is a CPLD.\\nIn VHDL code it is possible to specify the state assignment that should be used, but\\nthere is no standardized way of doing so. Hence while adhering to VHDL syntax, each\\nCAD system permits a slightly different method of specifying the state assignment. The\\nQuartus II system recommends that state assignment be done by using the attribute feature\\nof VHDL. An attribute refers to some type of information about an object in VHDL code.\\nAll signals automatically have a number of associated predened attributes. An example is\\nthe EVENT attribute that we use to specify a clock edge, as in ClockEVENT.\\nIn addition to the predened attributes, it is possible to create a user-dened attribute.\\nThe user-dened attribute can be used to associate some desired type of information with\\nan object in VHDL code. In Quartus II manual state assignment can be done by creating a\\nuser-dened attribute associated with the State_type type. This is illustrated in Figure 8.34,\\nwhich shows the rst few lines of the architecture from Figure 8.33 with the addition of a\\nuser-dened attribute. We rst dene the new attribute called ENUM_ENCODING, which\\nhas the type STRING. The next line associates ENUM_ENCODING with the State_type\\ntype and species that the attribute has the value 00 01 11. When translating the VHDL\\ncode, the Quartus II compiler uses the value of ENUM_ENCODING to make the state\\nassignment A = 00, B = 01, and C = 11.\\nThe ENUM_ENCODING attribute is specic to Quartus II. Hence we may not be able\\nto use this method of state assignment in other CAD systems. A different way of giving the\\nstate assignment, which will work with any CAD system, is shown in Figure 8.35. Instead\\nARCHITECTURE Behavior OF simple IS\\nTYPE State TYPE IS (A, B, C) ;\\nATTRIBUTE ENUM ENCODING\\n: STRING ;\\nATTRIBUTE ENUM ENCODING OF State type : TYPE IS 00 01 11 ;\\nSIGNAL y present, y next\\n: State type ;\\nBEGIN\\nFigure 8.34\\nA user-dened attribute for manual state assignment.\\n516\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY simple IS\\nPORT ( Clock, Resetn, w : IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND simple ;\\nARCHITECTURE Behavior OF simple IS\\nSIGNAL y present, y next : STD LOGIC VECTOR(1 DOWNTO 0);\\nCONSTANT A : STD LOGIC VECTOR(1 DOWNTO 0) : 00 ;\\nCONSTANT B : STD LOGIC VECTOR(1 DOWNTO 0) : 01 ;\\nCONSTANT C : STD LOGIC VECTOR(1 DOWNTO 0) : 11 ;\\nBEGIN\\nPROCESS ( w, y present )\\nBEGIN\\nCASE y present IS\\nWHEN A >\\nIF w  0 THEN y next < A ;\\nELSE y next < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y next < A ;\\nELSE y next < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN y next < A ;\\nELSE y next < C ;\\nEND IF ;\\nWHEN OTHERS >\\ny next < A ;\\nEND CASE ;\\nEND PROCESS ;\\nPROCESS ( Clock, Resetn )\\nBEGIN\\nIF Resetn  0 THEN\\ny present < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\ny present < y next ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN y present  C ELSE 0 ;\\nEND Behavior ;\\nFigure 8.35\\nUsing constants for manual state assignment.\\n8.4\\nDesign of Finite State Machines Using CAD Tools\\n517\\nof using the State_type type as in previous examples, y_ present and y_next are dened as\\ntwo-bit STD_LOGIC_VECTOR signals. Each of the symbolic names for the three states,\\nA, B, and C, are dened as constants, with the value of each constant corresponding to\\nthe desired encoding. Note that the syntax for assigning a value to a constant uses the :=\\nassignment operator, rather than the <= operator that is used for signals. When the code is\\ntranslated, the VHDL compiler replaces the symbolic names A, B, and C with their assigned\\nconstant values.\\nThe CASE statement that denes the state diagram is identical to that in Figure 8.33\\nwith one exception. VHDL requires that the CASE statement for y_ present include a\\nWHEN clause for all possible values of y_ present. In Figure 8.33 y_ present can have only\\nthe three values A, B, and C because it has the State_type type. But since y_ present is a\\nSTD_LOGIC_VECTOR signal in Figure 8.35, we must provide a WHEN OTHERS clause,\\nas shown. In practice, the machine should never enter the unused state, which corresponds\\nto y_ present = 10. As we said earlier, there is a slight possibility that this could occur due\\nto erroneous behavior of the circuit. As a pragmatic choice, we have specied that the FSM\\nshould change back to the reset state if such an error occurs.\\n8.4.7\\nSpecication of Mealy FSMs Using VHDL\\nA Mealy-type FSM can be specied in a similar manner as a Moore-type FSM. Figure 8.36\\ngives complete VHDL code for the FSM in Figure 8.23. The state transitions are described\\nin the same way as in our original VHDL example in Figure 8.29. The signal y represents\\nthe state ip-ops, and State_type species that y can have the values A and B. Compared\\nto the code in Figure 8.29, the major difference in the case of a Mealy-type FSM is the way\\nin which the code for the output is written. In Figure 8.36 the output z is dened using\\na CASE statement. It states that when the FSM is in state A, z should be 0, but when in\\nstate B, z should take the value of w. This CASE statement properly describes the logic\\nneeded for z, but it may not be obvious why we have used a second CASE statement in\\nthe code, rather than specify the value of z inside the CASE statement that denes the state\\ntransitions. The reason is that the CASE statement for the state transitions is nested inside\\nthe IF statement that waits for a clock edge to occur. Hence if we placed the code for z\\ninside this CASE statement, then the value of z could change only as a result of a clock\\nedge. This does not meet the requirements of the Mealy-type FSM, because the value of z\\nmust depend not only on the state of the machine but also on the input w.\\nImplementing the FSM specied in Figure 8.36 in a CPLD chip yields the same equa-\\ntions as we derived manually in section 8.3. Simulation results for the synthesized circuit\\nappear in Figure 8.37. The input waveform for w is the same as the one we used for the\\nMoore-type machine in Figure 8.32. Our Mealy-type machine behaves correctly, with z\\nbecoming 1 just after the start of the second consecutive clock cycle in which w is 1.\\nIn the simulation results we have given in this section, all changes in the input w occur\\nimmediately following a positive clock edge. This is based on the assumption stated in\\nsection 8.1.5 that in a real circuit w would be synchronized with respect to the clock that\\ncontrols the FSM. In Figure 8.38 we illustrate a problem that may arise if w does not meet\\nthis specication. In this case we have assumed that the changes in w take place at the\\n518\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mealy IS\\nPORT ( Clock, Resetn, w : IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND mealy ;\\nARCHITECTURE Behavior OF mealy IS\\nTYPE State type IS (A, B) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN A >\\nIF w  0 THEN y < A ;\\nELSE y < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y < A ;\\nELSE y < B ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\nPROCESS ( y, w )\\nBEGIN\\nCASE y IS\\nWHEN A >\\nz < 0 ;\\nWHEN B >\\nz < w ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 8.36\\nVHDL code for the Mealy machine of Figure 8.23.\\n8.5\\nSerial Adder Example\\n519\\nFigure 8.37\\nSimulation results for the Mealy machine.\\nFigure 8.38\\nPotential problem with asynchronous inputs to a Mealy FSM.\\nnegative edge of the clock, rather than at the positive edge when the FSM changes its state.\\nThe rst pulse on the w input is 100 ns long. This should not cause the output z to become\\nequal to 1. But the circuit does not behave in this manner. After the signal w becomes\\nequal to 1, the rst positive edge of the clock causes the FSM to change from state A to\\nstate B. As soon as the circuit reaches the state B, the w input is still equal to 1 for another\\n50 ns, which causes z to go to 1. When w returns to 0, the z signal does likewise. Thus an\\nerroneous 50-ns pulse is generated on the output z.\\nWe should pursue the consequences of this problem a little further. If z is used to drive\\nanother circuit that is not controlled by the same clock, then the extraneous pulse is likely\\nto cause big problems. But if z is used as an input to a circuit (perhaps another FSM) that\\nis controlled by the same clock, then the 50-ns pulse will be ignored by this circuit if z = 0\\nbefore the next positive edge of the clock (accounting for the setup time).\\n8.5\\nSerial Adder Example\\nWe will now present another simple example that illustrates the complete design process.\\nIn Chapter 5 we discussed the addition of binary numbers in detail. We explained several\\n520\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nschemes that can be used to add two n-bit numbers in parallel, ranging from carry-ripple\\nto carry-lookahead adders. In these schemes the speed of the adder unit is an important\\ndesign parameter. Fast adders are more complex and thus more expensive. If speed is not\\nof great importance, then a cost-effective option is to use a serial adder, in which bits are\\nadded a pair at a time.\\n8.5.1\\nMealy-Type FSM for Serial Adder\\nLet A = an1an2    a0 and B = bn1bn2    b0 be two unsigned numbers that have to be\\nadded to produce Sum = sn1sn2    s0. Our task is to design a circuit that will perform\\nserial addition, dealing with a pair of bits in one clock cycle. The process starts by adding\\nbits a0 and b0. In the next clock cycle, bits a1 and b1 are added, including a possible\\ncarry from the bit-position 0, and so on. Figure 8.39 shows a block diagram of a possible\\nimplementation. It includes three shift registers that are used to hold A, B, and Sum as the\\ncomputation proceeds. Assuming that the input shift registers have parallel-load capability,\\nas depicted in Figure 7.19, the addition task begins by loading the values of A and B into\\nthese registers. Then in each clock cycle, a pair of bits is added by the adder FSM, and\\nat the end of the cycle the resulting sum bit is shifted into the Sum register. We will use\\npositive-edge-triggered ip-ops in which case all changes take place soon after the positive\\nedge of the clock, depending on the propagation delays within the various ip-ops. At this\\ntime the contents of all three shift registers are shifted to the right; this shifts the existing\\nsum bit into Sum, and it presents the next pair of input bits ai and bi to the adder FSM.\\nNow we are ready to design the required FSM. This cannot be a combinational circuit\\nbecause different actions will have to be taken, depending on the value of the carry from the\\nprevious bit position. Hence two states are needed: let G and H denote the states where the\\ncarry-in values are 0 and 1, respectively. Figure 8.40 gives a suitable state diagram, dened\\nas a Mealy model. The output value, s, depends on both the state and the present value of\\nthe inputs a and b. Each transition is labeled using the notation ab/s, which indicates the\\nvalue of s for a given valuation ab. In state G the input valuation 00 will produce s = 0,\\nand the FSM will remain in the same state. For input valuations 01 and 10, the output will\\nbe s = 1, and the FSM will remain in G. But for 11, s = 0 is generated, and the machine\\nSum\\nA\\nB\\n+\\n=\\nShift register\\nShift register\\nAdder\\nFSM\\nShift register\\nB\\nA\\na\\nb\\ns\\nClock\\nFigure 8.39\\nBlock diagram for the serial adder.\\n8.5\\nSerial Adder Example\\n521\\nG\\n00 1\\n\\n11 1\\n\\n10 0\\n\\n01 0\\n\\nH\\n10 1\\n\\n01 1\\n\\n00 0\\n\\ncarry-in\\n0\\n=\\ncarry-in\\n1\\n=\\nG:\\nH:\\nReset\\n11 0\\n\\nab s\\n\\n(\\n)\\nFigure 8.40\\nState diagram for the serial adder FSM.\\nmoves to state H. In state H valuations 01 and 10 cause s = 0, while 11 causes s = 1. In\\nall three of these cases, the machine remains in H. However, when the valuation 00 occurs,\\nthe output of 1 is produced and a change into state G takes place.\\nThe corresponding state table is presented in Figure 8.41. A single ip-op is needed\\nto represent the two states. The state assignment can be done as indicated in Figure 8.42.\\nThis assignment leads to the following next-state and output equations\\nY = ab + ay + by\\ns = a  b  y\\nPresent\\nNext state\\nOutput s\\nstate\\nab = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nG\\nG\\nG\\nG\\nH\\n0\\n1\\n1\\n0\\nH\\nG\\nH\\nH\\nH\\n1\\n0\\n0\\n1\\nFigure 8.41\\nState table for the serial adder FSM.\\nPresent\\nNext state\\nOutput\\nstate\\nab = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\ny\\nY\\ns\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n0\\n0\\n1\\nFigure 8.42\\nState-assigned table for Figure 8.41.\\n522\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nFull\\nadder\\na\\nb\\ns\\nD\\nQ\\nQ\\ncarry-out\\nClock\\nReset\\nY\\ny\\nFigure 8.43\\nCircuit for the adder FSM in Figure 8.39.\\nComparing these expressions with those for the full-adder in section 5.2, it is obvious that\\ny is the carry-in, Y is the carry-out, and s is the sum of the full-adder. Therefore, the adder\\nFSM box in Figure 8.39 consists of the circuit shown in Figure 8.43. The ip-op can be\\ncleared by the Reset signal at the start of the addition operation.\\nThe serial adder is a simple circuit that can be used to add numbers of any length. The\\nstructure in Figure 8.39 is limited in length only by the size of the shift registers.\\n8.5.2\\nMoore-Type FSM for Serial Adder\\nIn the preceding example we saw that a Mealy-type FSM nicely meets the requirement\\nfor implementing the serial adder. Now we will try to achieve the same objective using a\\nMoore-type FSM.Agood starting point is the state diagram in Figure 8.40. In a Moore-type\\nFSM, the output must depend only on the state of the machine. Since in both states, G and\\nH, it is possible to produce two different outputs depending on the valuations of the inputs\\na and b, a Moore-type FSM will need more than two states. We can derive a suitable state\\ndiagram by splitting both G and H into two states. Instead of G, we will use G0 and G1 to\\ndenote the fact that the carry is 0 and that the sum is either 0 or 1, respectively. Similarly,\\ninstead of H, we will use H0 and H1. Then the information in Figure 8.40 can be mapped\\ninto the Moore-type state diagram in Figure 8.44 in a straightforward manner.\\nThe corresponding state table is given in Figure 8.45 and the state-assigned table in\\nFigure 8.46. The next-state and output expressions are\\nY1 = a  b  y2\\nY2 = ab + ay2 + by2\\ns = y1\\nThe expressions for Y1 and Y2 correspond to the sum and carry-out expressions in the\\nfull-adder circuit. The FSM is implemented as shown in Figure 8.47. It is interesting to\\nobserve that this circuit is very similar to the circuit in Figure 8.43. The only difference is\\nthat in the Moore-type circuit, the output signal, s, is passed through an extra ip-op and\\nthus delayed by one clock cycle with respect to the Mealy-type sequential circuit. Recall\\n8.5\\nSerial Adder Example\\n523\\nH1 s\\n1\\n=\\n\\nReset\\nH0 s\\n0\\n=\\n\\n01\\n10\\n11\\n11\\n01\\n10\\nG1 s\\n1\\n=\\n\\nG0 s\\n0\\n=\\n\\n01\\n10\\n00\\n01\\n00\\n10\\n11\\n00\\n00\\n11\\nFigure 8.44\\nState diagram for the Moore-type serial adder FSM.\\nPresent\\nNext state\\nOutput\\nstate\\nab = 00\\n01\\n10\\n11\\ns\\nG0\\nG0\\nG1\\nG1\\nH0\\n0\\nG1\\nG0\\nG1\\nG1\\nH0\\n1\\nH0\\nG1\\nH0\\nH0\\nH1\\n0\\nH1\\nG1\\nH0\\nH0\\nH1\\n1\\nFigure 8.45\\nState table for the Moore-type serial adder FSM.\\nPresent\\nNext state\\nstate\\nab = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\ns\\n0 0\\n0 0\\n0 1\\n0 1\\n1 0\\n0\\n0 1\\n0 0\\n0 1\\n0 1\\n1 0\\n1\\n1 0\\n0 1\\n1 0\\n1 0\\n1 1\\n0\\n1 1\\n0 1\\n1 0\\n1 0\\n1 1\\n1\\nFigure 8.46\\nState-assigned table for Figure 8.45.\\n524\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nFull\\nadder\\na\\nb\\nD\\nQ\\nQ\\nCarry-out\\nClock\\nReset\\nD\\nQ\\nQ\\ns\\nY 2\\nY 1\\nSum bit\\ny2\\ny1\\nFigure 8.47\\nCircuit for the Moore-type serial adder FSM.\\nthat we observed the same difference in our previous example, as depicted in Figures 8.26\\nand 8.27.\\nA key difference between the Mealy and Moore types of FSMs is that in the former a\\nchange in inputs reects itself immediately in the outputs, while in the latter the outputs do\\nnot change until the change in inputs forces the machine into a new state, which takes place\\none clock cycle later. We encourage the reader to draw the timing diagrams for the circuits\\nin Figures 8.43 and 8.47, which will exemplify further this key difference between the two\\ntypes of FSMs.\\n8.5.3\\nVHDL Code for the Serial Adder\\nThe serial adder can be described in VHDL by writing code for the shift registers and the\\nadder FSM. We will rst design the shift register and then use it as a subcircuit in the serial\\nadder.\\nShift Register Subcircuit\\nFigure 7.51 givesVHDLcode for an n-bit shift register. In the serial adder it is benecial\\nto have the ability to prevent the shift register contents from changing when an active clock\\nedge occurs. Figure 8.48 gives the code for a shift register named shiftrne, which has an\\nenable input, E. When E = 1, the shift register behaves in the same way as the one in\\nFigure 7.51. Setting E = 0 prevents the contents of the shift register from changing. The\\nE input is usually called the enable input. It is useful for many types of circuits, as we will\\nsee in Chapter 10.\\n8.5\\nSerial Adder Example\\n525\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\n- - left-to-right shift register with parallel load and enable\\nENTITY shiftrne IS\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nL, E, w : IN\\nSTD LOGIC ;\\nClock : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND shiftrne ;\\nARCHITECTURE Behavior OF shiftrne IS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF E  1 THEN\\nIF L  1 THEN\\nQ < R ;\\nELSE\\nGenbits: FOR i IN 0 TO N2 LOOP\\nQ(i) < Q(i+1);\\nEND LOOP ;\\nQ(N1) < w ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 8.48\\nCode for a left-to-right shift register with an enable input.\\nComplete Code\\nThe code for the serial adder is shown in Figure 8.49. It instantiates three shift registers\\nfor the inputs A and B and the output Sum. The shift registers are loaded with parallel data\\nwhen the circuit is reset. The state diagram for the adder FSM is described by a single\\nprocess, using the style of code in Figure 8.29. In addition to the components of the serial\\nadder shown in Figure 8.39, the VHDL code includes a down-counter to determine when\\nthe adder should be halted because all n bits of the required sum are present in the output\\nshift register. When the circuit is reset, the counter is loaded with the number of bits in the\\nserial adder, n. The counter counts down to 0, and then stops and disables further changes\\nin the output shift register.\\n526\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY serial IS\\n4\\nGENERIC ( length : INTEGER : 8 ) ;\\n5\\nPORT ( Clock : IN\\nSTD LOGIC ;\\n6\\nReset : IN\\nSTD LOGIC ;\\n7\\nA, B\\n: IN\\nSTD LOGIC VECTOR(length1 DOWNTO 0) ;\\n8\\nSum\\n: BUFFER STD LOGIC VECTOR(length1 DOWNTO 0) );\\n9\\nEND serial ;\\n10 ARCHITECTURE Behavior OF serial IS\\n11\\nCOMPONENT shiftrne\\n12\\nGENERIC ( N : INTEGER : 4 ) ;\\n13\\nPORT( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\n14\\nL, E, w : IN\\nSTD LOGIC ;\\n15\\nClock\\n: IN\\nSTD LOGIC ;\\n16\\nQ\\n: BUFFER STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\n17\\nEND COMPONENT ;\\n18\\nSIGNAL QA, QB, Null in : STD LOGIC VECTOR(length1 DOWNTO 0) ;\\n19\\nSIGNAL s, Low, High, Run : STD LOGIC ;\\n20\\nSIGNAL Count : INTEGER RANGE 0 TO length ;\\n21\\nTYPE State type IS (G, H) ;\\n22\\nSIGNAL y : State type ;\\n    continued in Part b\\nFigure 8.49\\nVHDL code for the serial adder (Part a).\\nThe lines of code in Figure 8.49 are numbered on the left for reference. The GENERIC\\nparameter length sets the number of bits in the serial adder. Since the value of length is\\nequal to 8, the code represents a serial adder for eight-bit numbers. By changing the value\\nof length, the same code can be used to synthesize a serial adder circuit for any number of\\nbits.\\nLines 18 to 22 dene several signals used in the code. The signals QA and QB corre-\\nspond to the parallel outputs of the shift registers with inputs A and B in Figure 8.39. The\\nsignal named s represents the output of the adder FSM. The other signals will be described\\nalong with the lines of code where they are used.\\nIn Figure 8.39 the shift registers for inputs A and B do not use a serial input or an\\nenable input. However, the shiftrne component, which is used for all three shift registers,\\nincludes these ports and so signals must be connected to them. The enable input for the\\ntwo shift registers can be connected to logic value 1. The value shifted into the serial input\\ndoes not matter, so it can be connected to either 1 or 0. In lines 26 and 28, the enable input\\n8.5\\nSerial Adder Example\\n527\\n23 BEGIN\\n24\\nLow < 0 ; High < 1 ;\\n25\\nShiftA: shiftrne GENERIC MAP (N > length)\\n26\\nPORT MAP ( A, Reset, High, Low, Clock, QA ) ;\\n27\\nShiftB: shiftrne GENERIC MAP (N > length)\\n28\\nPORT MAP ( B, Reset, High, Low, Clock, QB ) ;\\n29\\nAdderFSM: PROCESS ( Reset, Clock )\\n30\\nBEGIN\\n31\\nIF Reset  1 THEN\\n32\\ny < G ;\\n33\\nELSIF ClockEVENT AND Clock  1 THEN\\n34\\nCASE y IS\\n35\\nWHEN G >\\n36\\nIF QA(0)  1 AND QB(0)  1 THEN y < H ;\\n37\\nELSE y < G ;\\n38\\nEND IF ;\\n39\\nWHEN H >\\n40\\nIF QA(0)  0 AND QB(0)  0 THEN y < G ;\\n41\\nELSE y < H ;\\n42\\nEND IF ;\\n43\\nEND CASE ;\\n44\\nEND IF ;\\n45\\nEND PROCESS AdderFSM ;\\n46\\nWITH y SELECT\\n47\\ns < QA(0) XOR QB(0) WHEN G,\\n48\\nNOT ( QA(0) XOR QB(0) ) WHEN H ;\\n49\\nNull in < (OTHERS > 0) ;\\n50\\nShiftSum: shiftrne GENERIC MAP ( N > length )\\n51\\nPORT MAP ( Null in, Reset, Run, s, Clock, Sum ) ;\\n52\\nStop: PROCESS\\n53\\nBEGIN\\n54\\nWAIT UNTIL (ClockEVENT AND Clock  1) ;\\n55\\nIF Reset  1 THEN\\n56\\nCount < length ;\\n57\\nELSIF Run  1 THEN\\n58\\nCount < Count 1 ;\\n59\\nEND IF ;\\n60\\nEND PROCESS ;\\n61\\nRun < 0 WHEN Count  0 ELSE 1 ; - - stops counter and ShiftSum\\n62 END Behavior ;\\nFigure 8.49\\nVHDL code for the serial adder (Part b).\\n528\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nis connected to the signal named High, which is set to 1, and the serial inputs are tied to\\nthe signal Low, which is 0. These signals are needed because the VHDL syntax does not\\nallow the constants 0 or 1 to be attached to the ports of a component. The n parameter for\\neach shift register is set to length using GENERIC MAP. If the GENERIC MAP were not\\nprovided, then the default value of N = 4 given in the code in Figure 8.48 would be used.\\nThe shift registers are loaded in parallel by the Reset signal. We have chosen to use an\\nactive-high reset signal for the circuit.\\nThe adder FSM is specied in lines 29 to 45, which describes the state transitions in\\nFigure 8.41. Lines 46 to 48 dene the output, s, of the adder FSM. This statement results\\nfrom observing in Figure 8.41 that when the FSM is in state G, the sum is s = a  b, and\\nwhen in state H, the sum is s = a  b.\\nThe output shift register does not need a parallel data input. But because the shiftrne\\ncomponent has this port, a signal must be connected to it. The signal named Null_in is used\\nfor this purpose. Line 49 sets Null_in, which is a STD_LOGIC_VECTOR signal, to all 0s.\\nThe number of bits in this signal is dened by the length constant. Hence we cannot use\\nthe normal VHDL syntax, namely, a string of 0s inside double quotes, to set all of its bits to\\n0. A solution to this problem is to use the syntax (OTHERS => 0), which we explained\\nin the discussion regarding Figure 7.46. The enable input for the shift register is named\\nRun. It is derived from the outputs of the down-counter described in lines 52 to 60. When\\nReset = 1, Count is initialized to the value of length. Then as long as Run = 1, Count is\\ndecremented in each clock cycle. In line 61 Run is set to 0 when Count is equal to 0. Note\\nthat no quotes are used in the condition Count = 0, because the 0 without quotes has the\\ninteger type.\\nSynthesis and Simulation of the VHDL Code\\nThe results of synthesizing a circuit from the code in Figure 8.49 are illustrated in\\nFigure 8.50a. The outputs of the counter are ORed to provide the Run signal, which\\nenables clocking of both the output shift register and the counter. A sample of a timing\\nsimulation for the circuit is shown in Figure 8.50b. The circuit is rst reset, resulting in\\nthe values of A and B being loaded into the input shift registers, and the value of length (8)\\nloaded into the down-counter. After each clock cycle one pair of bits of the input numbers\\nis added by the adder FSM, and the sum bit is shifted into the output shift register. After\\neight clock cycles the output shift register contains the correct sum, and shifting is halted\\nby the Run signal becoming equal to 0.\\n8.6\\nState Minimization\\nOur introductory examples of nite state machines were so simple that it was easy to see\\nthat the number of states that we used was the minimum possible to perform the required\\nfunction. When a designer has to design a more complex FSM, it is likely that the initial\\nattempt will result in a machine that has more states than is actually required. Minimizing\\nthe number of states is of interest because fewer ips-ops may be needed to represent the\\nstates and the complexity of the combinational circuit needed in the FSM may be reduced.\\n8.6\\nState Minimization\\n529\\nAdder\\nFSM\\nClock\\nE\\nw\\nL\\nE\\nw\\nL\\nb7\\nb0\\na7\\na0\\nE\\nw\\nL\\nE\\nL\\nQ3 Q2 Q1 Q0\\nD3 D2 D1 D0\\n1\\n0\\n0\\n0\\nCounter\\n0\\n0\\nReset\\nSum7\\nSum0\\n0\\n1\\n0\\n1\\n(a) Circuit\\n(b) Simulation Results\\nRun\\nFigure 8.50\\nSynthesized serial adder.\\n530\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nIf the number of states in an FSM can be reduced, then some states in the original\\ndesign must be equivalent to other states in their contribution to the overall behavior of the\\nFSM. We can express this more formally in the following denition.\\nDenition 8.1  Two states Si and Sj are said to be equivalent if and only if for every\\npossible input sequence, the same output sequence will be produced regardless of whether\\nSi or Sj is the initial state.\\nIt is possible to dene a minimization procedure that searches for any states that are equiv-\\nalent. Such a procedure is very tedious to perform manually, but it can be automated for\\nuse in CAD tools. We will not pursue it here, because of its tediousness. However, to pro-\\nvide some appreciation of the impact of state minimization, we will present an alternative\\napproach, which is much more efcient but not quite as broad in scope.\\nInstead of trying to show that some states in a given FSM are equivalent, it is often\\neasier to show that some states are denitely not equivalent. This idea can be exploited to\\ndene a simple minimization procedure.\\n8.6.1\\nPartitioning Minimization Procedure\\nSuppose that a state machine has a single input w. Then if the input signal w = 0 is applied\\nto this machine in state Si and the result is that the machine moves to state Su, we will say\\nthat Su is a 0-successor of Si. Similarly, if w = 1 is applied in the state Si and it causes the\\nmachine to move to state Sv, we will say that Sv is a 1-successor of Si. In general, we will\\nrefer to the successors of Si as its k-successors. When the FSM has only one input, k can\\nbe either 0 or 1. But if there are multiple inputs to the FSM, then k represents the set of all\\npossible combinations (valuations) of the inputs.\\nFrom Denition 8.1 it follows that if the states Si and Sj are equivalent, then their\\ncorresponding k-successors (for all k) are also equivalent. Using this fact, we can formulate\\na minimization procedure that involves considering the states of the machine as a set and\\nthen breaking the set into partitions that comprise subsets that are denitely not equivalent.\\nDenition 8.2  A partition consists of one or more blocks, where each block comprises\\na subset of states that may be equivalent, but the states in a given block are denitely not\\nequivalent to the states in other blocks.\\nLet us assume initially that all states are equivalent; this forms the initial partition, P1,\\nin which all states are in the same block. As the next step, we will form the partition\\nP2 in which the set of states is partitioned into blocks such that the states in each block\\ngenerate the same output values. Obviously, the states that generate different outputs cannot\\npossibly be equivalent. Then we will continue to form new partitions by testing whether\\nthe k-successors of the states in each block are contained in one block. Those states whose\\nk-successors are in different blocks cannot be in one block. Thus new blocks are formed\\nin each new partition. The process ends when a new partition is the same as the previous\\npartition. Then all states in any one block are equivalent. To illustrate the procedure,\\nconsider Example 8.5.\\n8.6\\nState Minimization\\n531\\nExample 8.5\\nFigure 8.51 shows a state table for a particular FSM. In an attempt to minimize the number\\nof states, let us apply the partitioning procedure. The initial partition contains all states in\\na single block\\nP1 = (ABCDEFG)\\nThe next partition separates the states that have different outputs (note that this FSM is of\\nMoore type), which means that the states A, B, and D must be different from the states C,\\nE, F, and G. Thus the new partition has two blocks\\nP2 = (ABD)(CEFG)\\nNow we must consider all 0- and 1-successors of the states in each block. For the block\\n(ABD), the 0-successors are (BDB), respectively. Since all of these successor states are in\\nthe same block in P2, we should still assume that the states A, B, and D may be equivalent.\\nThe 1-successors for these states are (CFG). Since these successors are also in the same\\nblock in P2, we conclude that (ABD) should remain in one block of P3. Next consider the\\nblock (CEFG). Its 0-successors are (FFEF), respectively. They are in the same block in\\nP2. The 1-successors are (ECDG). Since these states are not in the same block in P2, it\\nmeans that at least one of the states in the block (CEFG) is not equivalent to the others. In\\nparticular, the state F must be different from the states C, E, and G because its 1-successor\\nis D, which is in a different block than C, E, and G. Hence\\nP3 = (ABD)(CEG)(F)\\nRepeating the process yields the following. The 0-successors of (ABD) are (BDB), which\\nare in the same block of P3. The 1-successors are (CFG), which are not in the same block.\\nSince F is in a different block than C and G, it follows that the state B cannot be equivalent\\nto states A and D. The 0- and 1-successors of (CEG) are (FFF) and (ECG), respectively.\\nBoth of these subsets are accommodated in the blocks of P3. Therefore\\nP4 = (AD)(B)(CEG)(F)\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nB\\nC\\n1\\nB\\nD\\nF\\n1\\nC\\nF\\nE\\n0\\nD\\nB\\nG\\n1\\nE\\nF\\nC\\n0\\nF\\nE\\nD\\n0\\nG\\nF\\nG\\n0\\nFigure 8.51\\nState table for Example 8.5.\\n532\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nB\\nC\\n1\\nB\\nA\\nF\\n1\\nC\\nF\\nC\\n0\\nF\\nC\\nA\\n0\\nFigure 8.52\\nMinimized state table for Example 8.5.\\nIf we follow the same approach to check the 0- and 1-successors of the blocks (AD) and\\n(CEG), we nd that\\nP5 = (AD)(B)(CEG)(F)\\nSince P5 = P4 and no new blocks are generated, it follows that states in each block are\\nequivalent. If the states in some block were not equivalent, then their k-successors would\\nhave to be in different blocks. Therefore, states A and D are equivalent, and C, E, and G\\nare equivalent. Since each block can be represented by a single state, only four states are\\nneeded to implement the FSM dened by the state table in Figure 8.51. If we let the symbol\\nA represent both the states A and D in the gure and the symbol C represent the states C,\\nE, and G, then the state table reduces to the state table in Figure 8.52.\\nThe effect of the minimization is that we have found a solution that requires only two\\nip-ops to realize the four states of the minimized state table, instead of needing three\\nip-ops for the original design. The expectation is that the FSM with fewer states will be\\nsimpler to implement, although this is not always the case.\\nThe state minimization concept is based on the fact that two different FSMs may\\nexhibit identical behavior in terms of the outputs produced in response to all possible\\ninputs. Such machines are functionally equivalent, even though they are implemented with\\ncircuits that may be vastly different. In general, it is not easy to determine whether or not\\ntwo arbitrary FSMs are equivalent. Our minimization procedure ensures that a simplied\\nFSM is functionally equivalent to the original one. We encourage the reader to get an\\nintuitive feeling that the FSMs in Figures 8.51 and 8.52 are indeed functionally equivalent\\nby implementing both machines and simulating their behavior using the CAD tools.\\nExample 8.6\\nAs another example of minimization, we will consider the design of a sequential circuit that\\ncould control a vending machine. Suppose that a coin-operated vending machine dispenses\\ncandy under the following conditions:\\n\\nThe machine accepts nickels and dimes.\\n\\nIt takes 15 cents for a piece of candy to be released from the machine.\\n\\nIf 20 cents is deposited, the machine will not return the change, but it will credit the\\nbuyer with 5 cents and wait for the buyer to make a second purchase.\\n8.6\\nState Minimization\\n533\\nAll electronic signals in the vending machine are synchronized to the positive edge of a\\nclock signal, named Clock. The exact frequency of the clock signal is not important for our\\nexample, but we will assume a clock period of 100 ns. The vending machines coin-receptor\\nmechanism generates two signals, senseD and senseN, which are asserted when a dime or\\na nickel is detected. Because the coin receptor is a mechanical device and thus very slow\\ncompared to an electronic circuit, inserting a coin causes senseD or senseN to be set to 1 for a\\nlarge number of clock cycles. We will assume that the coin receptor also generates two other\\nsignals, named D and N. The D signal is set to 1 for one clock cycle after senseD becomes\\n1, and N is set to 1 for one clock cycle after senseN becomes 1. The timing relationships\\nbetween Clock, senseD, senseN, D, and N are illustrated in Figure 8.53a. The hash marks\\non the waveforms indicate that senseD or senseN may be 1 for many clock cycles. Also,\\nthere may be an arbitrarily long time between the insertion of two consecutive coins. Note\\nthat since the coin receptor can accept only one coin at a time, it is not possible to have both\\nD and N set to 1 at once. Figure 8.53b illustrates how the N signal may be generated from\\nthe senseN signal.\\nD\\nQ\\nQ\\nsenseN\\nD\\nQ\\nQ\\nClock\\nN\\nsenseN\\nsenseD\\nClock\\nN\\nD\\n(a) Timing diagram\\n(b) Circuit that generates N\\nFigure 8.53\\nSignals for the vending machine.\\n534\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nS1 0\\n\\nS7 1\\n\\nDN\\nD\\nN\\nS3 0\\n\\nS6 0\\n\\nS9 1\\n\\nS8 1\\n\\nS2 0\\n\\nS5 1\\n\\nS4 1\\n\\nDN\\nDN\\nDN\\nDN\\nDN\\nDN\\nDN\\nD\\nD\\nN\\nD\\nN\\nDN\\nN\\nReset\\nFigure 8.54\\nState diagram for Example 8.6.\\nBased on these assumptions, we can develop an initial state diagram in a fairly straight-\\nforward manner, as indicated in Figure 8.54. The inputs to the FSM are D and N, and the\\nstarting state is S1. As long as D = N = 0, the machine remains in state S1, which is\\nindicated by the arc labeled D  N = 1. Inserting a dime leads to state S2, while inserting a\\nnickel leads to state S3. In both cases the deposited amount is less than 15 cents, which is\\nnot sufcient to release the candy. This is indicated by the output, z, being equal to 0, as in\\nS2/0 and S3/0. The machine will remain in state S2 or S3 until another coin is deposited\\nbecause D = N = 0. In state S2 a nickel will cause a transition to S4 and a dime to S5.\\nIn both of these states, sufcient money is deposited to activate the output mechanism that\\nreleases the candy; hence the state nodes have the labels S4/1 and S5/1. In S4 the deposited\\namount is 15 cents, which means that on the next active clock edge the machine should\\nreturn to the reset state S1. The condition D  N on the arc leaving S4 is guaranteed to be\\ntrue because the machine remains in state S4 for only 100 ns, which is far too short a time\\nfor a new coin to have been deposited.\\nThe state S5 denotes that an amount of 20 cents has been deposited.\\nThe candy\\nis released, and on the next clock edge the FSM makes a transition to state S3, which\\nrepresents a credit of 5 cents. A similar reasoning when the machine is in state S3 leads to\\nstates S6 through S9. This completes the state diagram for the desired FSM. A state table\\nversion of the same information is given in Figure 8.55.\\nNote that the condition D = N = 1 is denoted as dont care in the table. Note also\\nother dont cares in states S4, S5, S7, S8, and S9. They correspond to cases where there is\\n8.6\\nState Minimization\\n535\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nS1\\nS1\\nS3\\nS2\\n\\n0\\nS2\\nS2\\nS4\\nS5\\n\\n0\\nS3\\nS3\\nS6\\nS7\\n\\n0\\nS4\\nS1\\n\\n\\n\\n1\\nS5\\nS3\\n\\n\\n\\n1\\nS6\\nS6\\nS8\\nS9\\n\\n0\\nS7\\nS1\\n\\n\\n\\n1\\nS8\\nS1\\n\\n\\n\\n1\\nS9\\nS3\\n\\n\\n\\n1\\nFigure 8.55\\nState table for Example 8.6.\\nno need to check the D and N signals because the machine changes to another state in an\\namount of time that is too short for a new coin to have been inserted.\\nUsing the minimization procedure, we obtain the following partitions\\nP1 = (S1, S2, S3, S4, S5, S6, S7, S8, S9)\\nP2 = (S1, S2, S3, S6)(S4, S5, S7, S8, S9)\\nP3 = (S1)(S3)(S2, S6)(S4, S5, S7, S8, S9)\\nP4 = (S1)(S3)(S2, S6)(S4, S7, S8)(S5, S9)\\nP5 = (S1)(S3)(S2, S6)(S4, S7, S8)(S5, S9)\\nThe nal partition has ve blocks. Let S2 denote its equivalence to S6, let S4 denote the\\nsame with respect to S7 and S8, and let S5 represent S9. This leads to the minimized\\nstate table in Figure 8.56. The actual circuit that implements this table can be designed as\\nexplained in the previous sections.\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nS1\\nS1\\nS3\\nS2\\n0\\nS2\\nS2\\nS4\\nS5\\n0\\nS3\\nS3\\nS2\\nS4\\n0\\nS4\\nS1\\n1\\nS5\\nS3\\n1\\nFigure 8.56\\nMinimized state table for Example 8.6.\\n536\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nIn this example we used a straightforward approach to derive the original state dia-\\ngram, which we then minimized using the partitioning procedure. Figure 8.57 presents\\nthe information in the state table of Figure 8.56 in the form of a state diagram. Looking\\nat this diagram, the reader can probably see that it may have been quite feasible to derive\\nthe optimized diagram directly, using the following reasoning. Suppose that the states cor-\\nrespond to the various amounts of money deposited. In particular, the states, S1, S3, S2,\\nS4, and S5 correspond to the amounts of 0, 5, 10, 15, and 20 cents, respectively. With\\nthis interpretation of the states, it is not difcult to derive the transition arcs that dene the\\ndesired FSM. In practice, the designer can often produce initial designs that do not have a\\nlarge number of superuous states.\\nWe have found a solution that requires ve states, which is the minimum number of\\nstates for a Moore-type FSM that realizes the desired vending control task. From section\\n8.3 we know that Mealy-type FSMs may need fewer states than Moore-type machines,\\nalthough they do not necessarily lead to simpler overall implementations. If we use the\\nMealy model, we can eliminate states S4 and S5 in Figure 8.57. The result is shown in\\nFigure 8.58. This version requires only three states, but the output functions become more\\ncomplicated. The reader is encouraged to compare the complexity of implementations by\\ncompleting the design steps for the FSMs in Figures 8.57 and 8.58.\\nS3 0\\n\\nS2 0\\n\\nS4 1\\n\\nS1 0\\n\\nS5 1\\n\\nDN\\nDN\\nDN\\nDN\\nDN\\nD\\nD\\nD\\nN\\nN\\nN\\nFigure 8.57\\nMinimized state diagram for Example 8.6.\\n8.6\\nState Minimization\\n537\\nS3\\nS2\\nD 0\\n\\nS1\\nD 1\\n\\nD 1\\n\\nN 1\\n\\nN 0\\n\\nN 0\\n\\nDN 0\\n\\nDN 0\\n\\nDN 0\\n\\nFigure 8.58\\nMealy-type FSM for Example 8.6.\\n8.6.2\\nIncompletely Specied FSMs\\nThe partitioning scheme for minimization of states works well when all entries in the state\\ntable are specied. Such is the case for the FSM dened in Figure 8.51. FSMs of this\\ntype are said to be completely specied. If one or more entries in the state table are not\\nspecied, corresponding to dont-care conditions, then the FSM is said to be incompletely\\nspecied. An example of such an FSM is given in Figure 8.55. As seen in Example 8.6,\\nthe partitioning scheme works well for this FSM also. But in general, the partitioning\\nscheme is less useful when incompletely specied FSMs are involved, as illustrated by\\nExample 8.7.\\nExample 8.7\\nConsider the FSM in Figure 8.59 which has four unspecied entries, because we have as-\\nsumed that the input w = 1 will not occur when the machine is in states B or G. Accordingly,\\nneither a state transition nor an output value is specied for these two cases. An important\\ndifference between this FSM and the one in Figure 8.55 is that some outputs in this FSM\\nare unspecied, whereas in the other FSM all outputs are specied.\\nThe partitioning minimization procedure can be applied to Mealy-type FSMs in the\\nsame way as for Moore-type FSMs illustrated in Examples 8.5 and 8.6. Two states are\\n538\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput z\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\nA\\nB\\nC\\n0\\n0\\nB\\nD\\n0\\nC\\nF\\nE\\n0\\n1\\nD\\nB\\nG\\n0\\n0\\nE\\nF\\nC\\n0\\n1\\nF\\nE\\nD\\n0\\n1\\nG\\nF\\n0\\nFigure 8.59\\nIncompletely specied state table for Example 8.7.\\nconsidered equivalent, and are thus placed in the same block of a partition, if their outputs\\nare equal for all corresponding input valuations. To perform the partitioning process, we\\ncan assume that the unspecied outputs have a specic value. Not knowing whether these\\nvalues should be 0 or 1, let us rst assume that both unspecied outputs have a value of 0.\\nThen the rst two partitions are\\nP1 = (ABCDEFG)\\nP2 = (ABDG)(CEF)\\nNote that the states A, B, D, and G are in the same block because their outputs are equal to 0\\nfor both w = 0 and w = 1. Also, the states C, E, and F are in one block because they have\\nthe same output behavior; they all generate z = 0 if w = 0, and z = 1 if w = 1. Continuing\\nthe partitioning procedure gives the remaining partitions\\nP3 = (AB)(D)(G)(CE)(F)\\nP4 = (A)(B)(D)(G)(CE)(F)\\nP5 = P4\\nThe result is an FSM that is specied by six states.\\nNext consider the alternative of assuming that both unspecied outputs in Figure 8.59\\nhave a value of 1. This would lead to the partitions\\nP1 = (ABCDEFG)\\nP2 = (AD)(BCEFG)\\nP3 = (AD)(B)(CEFG)\\nP4 = (AD)(B)(CEG)(F)\\nP5 = P4\\nThis solution involves four states. Evidently, the choice of values assigned to unspecied\\noutputs is of considerable importance.\\n8.7\\nDesign of a Counter Using the Sequential Circuit Approach\\n539\\nWe will not pursue the issue of state minimization of incompletely specied FSMs any\\nfurther. As we already mentioned, it is possible to develop a minimization technique that\\nsearches for equivalent states based directly on Denition 8.1. This approach is described\\nin many books on logic design [2, 810, 1214].\\nFinally, it is important to mention that reducing the number of states in a given FSM\\nwill not necessarily lead to a simpler implementation. Interestingly, the effect of state\\nassignment, discussed in section 8.2, may have a greater inuence on the simplicity of\\nimplementation than does the state minimization. In a modern design environment, the\\ndesigner relies on the CAD tools to implement state machines efciently.\\n8.7\\nDesign of a Counter Using the Sequential\\nCircuit Approach\\nIn this section we discuss the design of a counter circuit using the general approach for\\ndesigning sequential circuits. From Chapter 7 we already know that counters can be realized\\nas cascaded stages of ip-ops and some gating logic, where each stage divides the number\\nof incoming pulses by two. To keep our example simple, we choose a counter of small\\nsize but also show how the design can be extended to larger sizes. The specication for the\\ncounter is\\n\\nThe counting sequence is 0, 1, 2, . . . , 6, 7, 0, 1, . . .\\n\\nThere exists an input signal w. The value of this signal is considered during each clock\\ncycle. If w = 0, the present count remains the same; if w = 1, the count is incremented.\\nThe counter can be designed as a synchronous sequential circuit using the design techniques\\nintroduced in the previous sections.\\n8.7.1\\nStateDiagramandStateTableforaModulo-8Counter\\nFigure 8.60 gives a state diagram for the desired counter. There is a state associated with\\neach count. In the diagram state A corresponds to count 0, state B to count 1, and so on. We\\nshow the transitions between the states needed to implement the counting sequence. Note\\nthat the output signals are specied as depending only on the state of the counter at a given\\ntime, which is the Moore model of sequential circuits.\\nThe state diagram may be represented in the state-table form as shown in Figure 8.61.\\n8.7.2\\nState Assignment\\nThree state variables are needed to represent the eight states. Let these variables, denoting\\nthe present state, be called y2, y1, and y0. Let Y2, Y1, and Y0 denote the corresponding\\nnext-state functions. The most convenient (and simplest) state assignment is to encode\\n540\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nA 0\\n\\nB 1\\n\\nC 2\\n\\nD 3\\n\\nE 4\\n\\nF 5\\n\\nG 6\\n\\nH 7\\n\\nFigure 8.60\\nState diagram for the counter.\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nA\\nA\\nB\\n0\\nB\\nB\\nC\\n1\\nC\\nC\\nD\\n2\\nD\\nD\\nE\\n3\\nE\\nE\\nF\\n4\\nF\\nF\\nG\\n5\\nG\\nG\\nH\\n6\\nH\\nH\\nA\\n7\\nFigure 8.61\\nState table for the counter.\\neach state with the binary number that the counter should give as output in that state. Then\\nthe required output signals will be the same as the signals that represent the state variables.\\nThis leads to the state-assigned table in Figure 8.62.\\nThe nal step in the design is to choose the type of ip-ops and derive the expressions\\nthat control the ip-op inputs. The most straightforward choice is to use D-type ip-ops.\\nWe pursue this approach rst. Then we show the alternative of using JK-type ip-ops.\\nIn either case the ip-ops must be edge triggered to ensure that only one transition takes\\nplace during a single clock cycle.\\n8.7\\nDesign of a Counter Using the Sequential Circuit Approach\\n541\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nCount\\ny2y1y0\\nY2Y1Y0\\nY2Y1Y0\\nz2z1z0\\nA\\n000\\n000\\n001\\n000\\nB\\n001\\n001\\n010\\n001\\nC\\n010\\n010\\n011\\n010\\nD\\n011\\n011\\n100\\n011\\nE\\n100\\n100\\n101\\n100\\nF\\n101\\n101\\n110\\n101\\nG\\n110\\n110\\n111\\n110\\nH\\n111\\n111\\n000\\n111\\nFigure 8.62\\nState-assigned table for the counter.\\n8.7.3\\nImplementation Using D-Type Flip-Flops\\nWhen using D-type ip-ops to realize the nite state machine, each next-state function,\\nYi, is connected to the D input of the ip-op that implements the state variable yi. The\\nnext-state functions are derived from the information in Figure 8.62. Using Karnaugh maps\\nin Figure 8.63, we obtain the following implementation\\nD0 = Y0 = wy0 + wy0\\nD1 = Y1 = wy1 + y1y0 + wy0y1\\nD2 = Y2 = wy2 + y0y2 + y1y2 + wy0y1y2\\nThe resulting circuit is given in Figure 8.64. It is not obvious how to extend this circuit to\\nimplement a larger counter, because no clear pattern is discernible in the expressions for\\nD0, D1, and D2. However, we can rewrite these expressions as follows\\nD0 = wy0 + wy0\\n= w  y0\\nD1 = wy1 + y1y0 + wy0y1\\n= (w + y0)y1 + wy0y1\\n= wy0y1 + wy0y1\\n= wy0  y1\\n542\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n00\\n01\\n11\\n10\\n00\\n01\\n1\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n1\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n11\\n10\\ny1y0\\nwy2\\nY 2\\nwy2\\ny0y2\\ny1y2\\nw\\n+\\n+\\n+\\ny0y1y2\\n=\\nY 0\\nwy0\\nwy0\\n+\\n=\\nY 1\\nwy1\\ny1y0\\nwy0y1\\n+\\n+\\n=\\nFigure 8.63\\nKarnaugh maps for D ip-ops for the counter.\\nD2 = wy2 + y0y2 + y1y2 + wy0y1y2\\n= (w + y0 + y1)y2 + wy0y1y2\\n= wy0y1y2 + wy0y1y2\\n= wy0y1  y2\\nThen an obvious pattern emerges, which leads to the circuit in Figure 7.24.\\n8.7.4\\nImplementation Using JK-Type Flip-Flops\\nJK-type ip-ops provide an attractive alternative. Using these ip-ops to implement the\\nsequential circuit specied in Figure 8.62 requires derivation of J and K inputs for each\\nip-op. The following control is needed:\\n\\nIf a ip-op in state 0 is to remain in state 0, then J = 0 and K = d (where d means\\nthat K can be equal to either 0 or 1).\\n8.7\\nDesign of a Counter Using the Sequential Circuit Approach\\n543\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nClock\\ny0\\nw\\ny1\\ny2\\nY0\\nY1\\nY2\\nResetn\\nD\\nQ\\nQ\\nFigure 8.64\\nCircuit diagram for the counter implemented with D ip-ops.\\n544\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n\\nIf a ip-op in state 0 is to change to state 1, then J = 1 and K = d.\\n\\nIf a ip-op in state 1 is to remain in state 1, then J = d and K = 0.\\n\\nIf a ip-op in state 1 is to change to state 0, then J = d and K = 1.\\nFollowing these guidelines, we can create a truth table that species the required\\nvalues of the J and K inputs for the three ip-ops in our design. Figure 8.65 shows a\\nmodied version of the state-assigned table in Figure 8.62, with the J and K input functions\\nincluded. To see how this table is derived, consider the rst row in which the present state\\nis y2y1y0 = 000. If w = 0, then the next state is also Y2Y1Y0 = 000. Thus the present\\nvalue of each ip-op is 0, and it should remain 0. This implies the control J = 0 and\\nK = d for all three ip-ops. Continuing with the rst row, if w = 1, the next state will be\\nY2Y1Y0 = 001. Thus ip-ops y2 and y1 still remain at 0 and have the control J = 0 and\\nK = d. However, ip-op y0 must change from 0 to 1, which is accomplished with J = 1\\nand K = d. The rest of the table is derived in the same manner by considering each present\\nstate y2y1y0 and providing the necessary control signals to reach the new state Y2Y1Y0.\\nA state-assigned table is essentially the state table in which each state is encoded using\\nthe state variables. When D ip-ops are used to implement an FSM, the next-state entries\\nin the state-assigned table correspond directly to the signals that must be applied to the\\nD inputs. This is not the case if some other type of ip-ops is used. A table that gives\\nthe state information in the form of the ip-op inputs that must be excited to cause the\\ntransitions to the next states is usually called an excitation table. The excitation table in\\nFigure 8.65 indicates how JK ip-ops can be used. In many books the term excitation\\ntable is used even when D ip-ops are involved, in which case it is synonymous with the\\nstate-assigned table.\\nOnce the table in Figure 8.65 has been derived, it provides a truth table with inputs y2,\\ny1, y0, and w, and outputs J2, K2, J1, K1, J0, and K0. We can then derive expressions for\\nPresent\\nFlip-flop inputs\\nstate\\nw = 0\\nw = 1\\nCount\\ny2y1y0\\nY2Y1Y0\\nJ2K2\\nJ1K1\\nJ0K0\\nY2Y1Y0\\nJ2K2\\nJ1K1\\nJ0K0\\nz2z1z0\\nA\\n000\\n000\\n0d\\n0d\\n0d\\n001\\n0d\\n0d\\n1d\\n000\\nB\\n001\\n001\\n0d\\n0d\\nd0\\n010\\n0d\\n1d\\nd1\\n001\\nC\\n010\\n010\\n0d\\nd0\\n0d\\n011\\n0d\\nd0\\n1d\\n010\\nD\\n011\\n011\\n0d\\nd0\\nd0\\n100\\n1d\\nd1\\nd1\\n011\\nE\\n100\\n100\\nd0\\n0d\\n0d\\n101\\nd0\\n0d\\n1d\\n100\\nF\\n101\\n101\\nd0\\n0d\\nd0\\n110\\nd0\\n1d\\nd1\\n101\\nG\\n110\\n110\\nd0\\nd0\\n0d\\n111\\nd0\\nd0\\n1d\\n110\\nH\\n111\\n111\\nd0\\nd0\\nd0\\n000\\nd1\\nd1\\nd1\\n111\\nFigure 8.65\\nExcitation table for the counter with JK ip-ops.\\n8.7\\nDesign of a Counter Using the Sequential Circuit Approach\\n545\\n00\\n01\\n11\\n10\\n00\\n01\\nd\\n0\\nd\\nd\\nd\\n0\\n0\\n0\\nd\\n1\\nd\\nd\\nd\\n1\\n1\\n1\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\n0\\nd\\n0\\n0\\n0\\nd\\nd\\nd\\n1\\nd\\n1\\n1\\n1\\nd\\nd\\nd\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\n0\\n0\\n0\\nd\\nd\\nd\\nd\\n0\\n1\\n0\\n1\\nd\\nd\\nd\\nd\\n0\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\nd\\nd\\nd\\n0\\n0\\n0\\n0\\nd\\nd\\nd\\nd\\n1\\n1\\n0\\n0\\nd\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\n0\\nd\\nd\\n0\\nd\\n0\\nd\\n0\\nd\\n0\\n0\\nd\\n1\\nd\\n0\\nd\\n11\\n10\\ny1y0\\nwy2\\n00\\n01\\n11\\n10\\n00\\n01\\nd\\n0\\n0\\nd\\n0\\nd\\n0\\nd\\n0\\nd\\nd\\n1\\nd\\n0\\nd\\n0\\n11\\n10\\ny1y0\\nwy2\\nJ 1\\nwy0\\n=\\nJ 0\\nw\\n=\\nJ 2\\nwy0y1\\n=\\nK1\\nwy0\\n=\\nK0\\nw\\n=\\nK2\\nwy0y1\\n=\\nFigure 8.66\\nKarnaugh maps for JK ip-ops in the counter.\\nthese outputs as shown in Figure 8.66. The resulting expressions are\\nJ0 = K0 = w\\nJ1 = K1 = wy0\\nJ2 = K2 = wy0y1\\n546\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nClock\\nResetn\\nw\\nJ\\nQ\\nQ\\nK\\ny0\\ny1\\ny2\\nJ\\nQ\\nQ\\nK\\nJ\\nQ\\nQ\\nK\\nFigure 8.67\\nCircuit diagram using JK ip-ops.\\nThis leads to the circuit shown in Figure 8.67. It is apparent that this design can be extended\\neasily to larger counters. The pattern Jn = Kn = wy0y1    yn1 denes the circuit for each\\nstage in the counter. Note that the size of the AND gate that implements the product term\\ny0y1    yn1 grows with successive stages. A circuit with a more regular structure can be\\nobtained by factoring out the previously needed terms as we progress through the stages of\\nthe counter. This gives\\nJ2 = K2 = (wy0)y1\\n= J1y1\\nJn = Kn = (wy0    yn2)yn1 = Jn1yn1\\nUsing the factored form, the counter circuit can be realized as indicated in Figure 8.68. In\\nthis circuit all stages (except the rst) look the same. Note that this circuit has the same\\nstructure as the circuit in Figure 7.23 because connecting the J and K inputs of a ip-op\\ntogether turns the ip-op into a T ip-op.\\n8.7\\nDesign of a Counter Using the Sequential Circuit Approach\\n547\\nClock\\nResetn\\nw\\ny0\\ny1\\ny2\\nJ\\nQ\\nQ\\nK\\nJ\\nQ\\nQ\\nK\\nJ\\nQ\\nQ\\nK\\nFigure 8.68\\nFactored-form implementation of the counter.\\n8.7.5\\nExampleA Different Counter\\nHaving considered the design of an ordinary counter, we will now apply this knowl-\\nedge to design a slightly different counterlike circuit. Suppose that we wish to derive\\na three-bit counter that counts the pulses on an input line, w. But instead of displaying the\\ncount as 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, . . . , this counter must display the count in the sequence\\n0, 4, 2, 6, 1, 5, 3, 7, 0, 4, and so on. The count is to be represented directly by the ip-op\\nvalues themselves, without using any extra gates. Namely, Count = Q2Q1Q0.\\nSince we wish to count the pulses on the input line w, it makes sense to use w as the\\nclock input to the ip-ops. Thus the counter circuit should always be enabled, and it\\nshould change its state whenever the next pulse on the w line appears. The desired counter\\ncan be designed in a straightforward manner using the FSM approach. Figures 8.69 and\\n8.70 give the required state table and a suitable state assignment. Using D ip-ops, we\\nobtain the next-state equations\\nD2 = Y2 = y2\\nD1 = Y1 = y1  y2\\n548\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext\\nOutput\\nstate\\nstate\\nz2z1z0\\nA\\nB\\n0 0 0\\nB\\nC\\n1 0 0\\nC\\nD\\n0 1 0\\nD\\nE\\n1 1 0\\nE\\nF\\n0 0 1\\nF\\nG\\n1 0 1\\nG\\nH\\n0 1 1\\nH\\nA\\n1 1 1\\nFigure 8.69\\nState table for counterlike example.\\nPresent\\nNext\\nOutput\\nstate\\nstate\\ny2y1y0\\nY2Y1Y0\\nz2z1z0\\n0 0 0\\n1 0 0\\n0 0 0\\n1 0 0\\n0 1 0\\n1 0 0\\n0 1 0\\n1 1 0\\n0 1 0\\n1 1 0\\n0 0 1\\n1 1 0\\n0 0 1\\n1 0 1\\n0 0 1\\n1 0 1\\n0 1 1\\n1 0 1\\n0 1 1\\n1 1 1\\n0 1 1\\n1 1 1\\n0 0 0\\n1 1 1\\nFigure 8.70\\nState-assigned table for Figure 8.69.\\nD0 = Y0 = y0y1 + y0y2 + y0y1y2\\n= y0(y1 + y2) + y0y1y2\\n= y0  y1y2\\nThis leads to the circuit in Figure 8.71.\\nThe reader should compare this circuit with the normal up-counter in Figure 7.24. Take\\nthe rst three stages of that counter, set the Enable input to 1, and let Clock = w. Then\\nthe two circuits are essentially the same with one small difference in the order of bits in\\nthe count. In Figure 7.24 the top ip-op corresponds to the least-signicant bit of the\\ncount, whereas in Figure 8.71 the top ip-op corresponds to the most-signicant bit of\\nthe count. This is not just a coincidence. In Figure 8.70 the required count is dened\\nas Count = y2y1y0. However, if the bit patterns that dene the states are viewed in the\\nreverse order and interpreted as binary numbers, such that Count = y0y1y2, then the states\\n8.8\\nFSM as an Arbiter Circuit\\n549\\nD\\nQ\\nQ\\nz0\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nz1\\nz2\\nw\\nFigure 8.71\\nCircuit for Figure 8.70.\\nA, B, C, . . . , H have the values 0, 1, 2, . . . , 7. These values are the same as the values that\\nare associated with the normal three-bit up-counter.\\n8.8\\nFSM as an Arbiter Circuit\\nIn this section we present the design of an FSM that is slightly more complex than the\\nprevious examples. The purpose of the machine is to control access by various devices\\nto a shared resource in a given system. Only one device can use the resource at a time.\\nAssume that all signals in the system can change values only on the positive edge of the\\nclock signal. Each device provides one input to the FSM, called a request, and the FSM\\nproduces a separate output for each device, called a grant. Adevice indicates its need to use\\nthe resource by asserting its request signal. Whenever the shared resource is not already in\\nuse, the FSM considers all requests that are active. Based on a priority scheme, it selects\\none of the requesting devices and asserts its grant signal. When the device is nished using\\nthe resource, it deasserts its request signal.\\nWe will assume that there are three devices in the system, called device 1, device 2,\\nand device 3. It is easy to see how the FSM can be extended to handle more devices. The\\nrequest signals are named r1, r2, and r3, and the grant signals are called g1, g2, and g3. The\\ndevices are assigned a priority level such that device 1 has the highest priority, device 2 has\\n550\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nthe next highest, and device 3 has the lowest priority. Thus if more than one request signal\\nis asserted when the FSM assigns a grant, the grant is given to the requesting device that\\nhas the highest priority.\\nA state diagram for the desired FSM, designed as a Moore-type machine, is depicted\\nin Figure 8.72. Initially, on reset the machine is in the state called Idle. No grant signals\\nare asserted, and the shared resource is not in use. There are three other states, called gnt1,\\ngnt2, and gnt3. Each of these states asserts the grant signal for one of the devices.\\nThe FSM remains in the Idle state as long as all of the request signals are 0. In the\\nstate diagram the condition r1r2r3 = 000 is indicated by the arc labeled 000. When one\\nor more request signals become 1, the machine moves to one of the grant states, according\\nto the priority scheme. If r1 is asserted, then device 1 will receive the grant because it has\\nthe highest priority. This is indicated by the arc labeled 1xx that leads to state gnt1, which\\nsets g1 = 1. The meaning of 1xx is that the request signal r1 is 1, and the values of signals\\nr2 and r3 are irrelevant because of the priority scheme. As before, we use the symbol x\\nto indicate that the value of the corresponding variable can be either 0 or 1. The machine\\nstays in state gnt1 as long as r1 is 1. When r1 = 0, the arc labeled 0xx causes a change on\\nthe next positive clock edge back to state Idle, and g1 is deasserted. If other requests are\\nactive at this time, then the FSM will change to a new grant state after the next clock edge.\\nIdle\\n000\\n1xx\\nReset\\ngnt1 g1\\n\\n1\\n=\\nx1x\\ngnt2 g2\\n\\n1\\n=\\nxx1\\ngnt3 g3\\n\\n1\\n=\\n0xx\\n1xx\\n01x\\nx0x\\n001\\nxx0\\nFigure 8.72\\nState diagram for the arbiter.\\n8.8\\nFSM as an Arbiter Circuit\\n551\\nThe arc that causes a change to state gnt2 is labeled 01x. This label adheres to the\\npriority scheme because it represents the condition that r2 = 1, but r1 = 0. Similarly, the\\ncondition for entering state gnt3 is given as 001, which indicates that the only request signal\\nasserted is r3.\\nThe state diagram is repeated in Figure 8.73. The only difference between this diagram\\nand Figure 8.72 is the way in which the arcs are labeled. Figure 8.73 uses a simpler labeling\\nscheme that is more intuitive. For the condition that leads from state Idle to state gnt1, the\\narc is labeled as r1, instead of 1xx. This label means that if r1 = 1, the FSM changes to\\nstate gnt1, regardless of the other inputs. The arc with the label r1r2 that leads from state\\nIdle to gnt2 represents the condition r1r2 = 01, while the value of r3 is irrelevant. There is\\nno standardized scheme for labeling the arcs in state diagrams. Some designers prefer the\\nstyle of Figure 8.72, while others prefer a style more similar to Figure 8.73.\\nFigure 8.74 gives the VHDL code for the machine. The three request and grant signals\\nare specied as three-bit STD_LOGIC_VECTOR signals. The FSM is described using a\\nCASE statement in the style used for Figure 8.29. As shown in the WHEN clause for state\\nIdle, it is easy to describe the required priority scheme. The IF statement species that if\\nr1 = 1, then the next state for the machine is gnt1. If r1 is not asserted, then the ELSIF\\nr1r2\\nr1r2r3\\nIdle\\nReset\\ngnt1 g1\\n\\n1\\n=\\ngnt2 g2\\n\\n1\\n=\\ngnt3 g3\\n\\n1\\n=\\nr1\\nr1\\nr1\\nr2\\nr3\\nr2\\nr3\\nr1r2r3\\nFigure 8.73\\nAlternative style of state diagram for the arbiter.\\n552\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY arbiter IS\\nPORT ( Clock, Resetn : IN\\nSTD LOGIC ;\\nr\\n: IN\\nSTD LOGIC VECTOR(1 TO 3) ;\\ng\\n: OUT STD LOGIC VECTOR(1 TO 3) ) ;\\nEND arbiter ;\\nARCHITECTURE Behavior OF arbiter IS\\nTYPE State type IS (Idle, gnt1, gnt2, gnt3) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN y < Idle ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN Idle >\\nIF r(1)  1 THEN y < gnt1 ;\\nELSIF r(2)  1 THEN y < gnt2 ;\\nELSIF r(3)  1 THEN y < gnt3 ;\\nELSE y < Idle ;\\nEND IF ;\\nWHEN gnt1 >\\nIF r(1)  1 THEN y < gnt1 ;\\nELSE y < Idle ;\\nEND IF ;\\nWHEN gnt2 >\\nIF r(2)  1 THEN y < gnt2 ;\\nELSE y < Idle ;\\nEND IF ;\\nWHEN gnt3 >\\nIF r(3)  1 THEN y < gnt3 ;\\nELSE y < Idle ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\ng(1) < 1 WHEN y  gnt1 ELSE 0 ;\\ng(2) < 1 WHEN y  gnt2 ELSE 0 ;\\ng(3) < 1 WHEN y  gnt3 ELSE 0 ;\\nEND Behavior ;\\nFigure 8.74\\nVHDL code for the arbiter.\\n8.8\\nFSM as an Arbiter Circuit\\n553\\ncondition is evaluated, which stipulates that if r2 = 1, then the next state will be gnt2.\\nEach successive ELSIF clause considers a lower-priority request signal only if all of the\\nhigher-priority request signals are not asserted.\\nThe WHEN clause for each grant state is straightforward. For state gnt1 it species\\nthat as long as r1 = 1, the next state remains gnt1. When r1 = 0, the next state is Idle. The\\nother grant states have the same structure.\\nThe code for the grant signals, g1, g2, and g3 is given at the end. It sets g1 to 1 when\\nthe machine is in state gnt1, and otherwise g1 is set to 0. Similarly, each of the other grant\\nsignals is 1 only in the appropriate grant state.\\nInstead of the three conditional assignment statements used for g1, g2, and g3, it may\\nseem reasonable to substitute the process shown in Figure 8.75, which contains an IF\\nstatement. This code is incorrect, but the reason is not obvious. Recall from the discussion\\nconcerning Figure 6.43 that when using an IF statement, if there is no ELSE clause or\\ndefault value for a signal, then that signal retains its value when the IF condition is not met.\\nThis is called implied memory. In Figure 8.75 the signal g1 is set to 1 when the FSM rst\\nenters state gnt1, and then g1 will retain the value 1 no matter what state the FSM changes\\nto. Similarly, the code for g2 and g3 is also incorrect. If we wish to write the code using\\nan IF statement, then it should be structured as shown in Figure 8.76. Each grant signal is\\nassigned a default value of 0, which avoids the problem of implied memory.\\n8.8.1\\nImplementation of the Arbiter Circuit\\nWe will now consider the effects of implementing the arbiter in both a CPLD and an FPGA.\\nAny differences between the two implementations are likely to be more pronounced if the\\ncomplexity of the FSM is greater. Hence instead of directly using the code in Figure 8.74,\\nwe will implement a larger version of the arbiter that controls eight devices. The request\\nsignals are called r1, r2, . . . , r8, and the grant signals are g1, g2, . . . , g8. It is easy to see\\nhow the code in Figure 8.74 is extended to allow eight requesting devices, so we will not\\nshow it here.\\nPROCESS( y )\\nBEGIN\\nIF y  gnt1 THEN g(1) < 1 ;\\nELSIF y  gnt2 THEN g(2) < 1 ;\\nELSIF y  gnt3 THEN g(3) < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 8.75\\nIncorrect VHDL code for the grant signals.\\n554\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n\\n\\nPROCESS( y )\\nBEGIN\\ng(1) < 0 ;\\ng(2) < 0 ;\\ng(3) < 0 ;\\nIF y  gnt1 THEN g(1) < 1 ;\\nELSIF y  gnt2 THEN g(2) < 1 ;\\nELSIF y  gnt3 THEN g(3) < 1 ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 8.76\\nCorrect VHDL code for the grant signals.\\nImplementation in a CPLD\\nWe rst consider implementation of the arbiter in a CPLD. To represent the nine states\\nin the FSM, the synthesis tool uses four ip-ops, called y4, y3, y2, and y1. The reset state,\\nIdle, is assigned the code y4y3y2y1 = 0000. The other states are encoded as gnt1 = 0001,\\ngnt2 = 0010, gnt3 = 0100, gnt4 = 1000, gnt5 = 0011, gnt6 = 0101, gnt7 = 0110, and\\ngnt8 = 1001.\\nIt is not obvious why the synthesis tool selected this particular state assignment. The\\ntool considers many different state assignments and selects one that minimizes the cost of\\nthe nal circuit. For the CPLD implementation the synthesis tool attempts to choose the\\nstate assignment that results in the fewest product terms in the nal circuit.\\nTo see the complexity of the circuit, we need to examine the logic expressions generated\\nfor both the grant signals and the inputs to the state ip-ops. The expression for each grant\\nsignal is a direct result of the encoding used for the state that produces the grant. For\\ninstance, state gnt8 is encoded as 1001, resulting in g8 = y4y3y2y1.\\nThe logic feeding the state ip-ops is more complex. For example, the expression\\nderived by the tool for the input, Y4, to ip-op y4 is\\nY4 = r1r2r3r5r6r7r8y1y2y3y4 + r1r2r3r4y1y2y3 + r8y1y2y3y4 + r4y1y2y3y4\\nFigure 8.77 gives a timing simulation for the CPLD implementation. For simplicity\\nonly the request signals r1, r2, and r8 are displayed, along with the grant signals g1, g2,\\nand g8. After the machine is reset at the beginning of the simulation, all three requests r1,\\nr2, and r8 are asserted. Although not shown in the timing diagram, all of the other request\\nsignals are set to 0. The machine rst changes to state gnt1 and asserts g1. After r1 becomes\\n0 the machine changes back to state Idle. On the next clock cycle a transition to state gnt2\\ntakes place and g2 is asserted. After r2 becomes 0 the machine changes back to state Idle,\\nand then to state gnt8 to assert g8. The simulation results indicate that the required priority\\nscheme is properly implemented by our VHDL code.\\n8.8\\nFSM as an Arbiter Circuit\\n555\\nFigure 8.77\\nSimulation results for the arbiter circuit.\\nA more detailed display of a part of the simulation results appears in Figure 8.78. The\\nwaveforms are arranged such that only the signals Clock, g8, and y are visible during the\\ntime period when g8 is asserted. The simulation results show that a propagation delay (about\\n7 ns) is needed for the g8 signal to be produced after the machine changes to the gnt8 state.\\nThis delay corresponds to the time needed to generate the function g8 = y1y2y3y4. We will\\nshow in section 8.8.2 that it is possible to optimize the timing of the implemented circuit\\nsuch that a grant signal is produced immediately when the machine enters the grant state.\\nImplementation in an FPGA\\nNext we consider implementing the arbiter FSM in an FPGA chip. Instead of using\\nfour ip-ops to represent the nine states in the FSM, the FPGA implementation generated\\nby the synthesis tool has nine state ip-ops, called y9, y8, . . . , y1. The state assignment is\\nIdle = 000000000, gnt1 = 110000000, gnt2 = 101000000, gnt3 = 100100000, gnt4 =\\n100010000, gnt5 = 100001000, gnt6 = 100000100, gnt7 = 100000010, and gnt8 =\\n100000001. This assignment is very similar to the one-hot encoding. The only difference\\nis that the left-most ip-op output, y9, is complemented. This is done to provide a simple\\nFigure 8.78\\nOutput delays in the arbiter circuit.\\n556\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nreset mechanism. When all ip-ops are reset, they dene the state represented by all state\\nvariables being 0, which is the Idle state.\\nIn section 4.6 we discussed the issue of the limited fan-in of the logic gates provided\\nin certain types of chips. We said that in such chips logic functions with a large number of\\ninputs must be decomposed into smaller functions. For an FSM, this means that if the logic\\ncircuit that feeds each state ip-op has many inputs, then several levels of gates may be\\nneeded. This increases the propagation delays in the circuit and results in a slower speed\\nof operation. For the preceding CPLD implementation of the arbiter FSM, we showed the\\nlogic expression for the input to ip-op y4. If that expression were implemented in an\\nFPGA that has four-input lookup tables (LUTs) it would require a total of eight LUTs in a\\ncircuit that has three of the LUTs connected in series.\\nBy contrast, the choice of nine state variables with the preceding state assignment\\nresults in a much simpler circuit. As an example, for the input to ip-op y8, the synthesis\\ntool produces Y8 = r1y8 + r1y9. Since it has only four inputs, this expression can be\\nrealized in a single four-input lookup table. The other eight next-state expressions are also\\nrelatively simple. To see the effect that the state assignment has on the speed of operation\\nof the FSM, we compared two versions of the circuit implemented in an FPGA chip: one\\nthat has nine state ip-ops as shown above and another that has four ip-ops with the\\nstate assignment given earlier for the CPLD implementation. The results showed that when\\nnine state variables are used, the arbiter FSM works correctly up to a maximum clock rate\\nof 88.5 MHz, whereas when four state variables are used, the maximum clock rate is only\\n54.1 MHz. Note that the speed of operation of the circuit depends on the specic target\\nchip and can also vary based on the synthesis options selected in the CAD tools.\\nWe should also consider the complexity of the logic needed for the grant signals. These\\nsignals are trivial to generate when nine ip-ops are used. Each grant signal is the output\\nof one of the ip-ops. For example, g8 = y1.\\n8.8.2\\nMinimizing the Output Delays for an FSM\\nFigure 8.78 shows the propagation delay incurred to produce the grant signals when the\\narbiter circuit is implemented in a CPLD. Once the circuit changes to a grant state, the\\nappropriate grant signal is asserted after a delay of about 7 ns. The delay is caused by\\nthe circuitry that generates the grant signal depending on the values of the state ip-ops.\\nHowever, as we showed in the FPGA implementation, when one-hot encoding is used\\neach grant signal is provided as the output of one of the state ip-ops. Hence no extra\\ncircuitry is needed to generate the output signals. Figure 8.79 shows a timing simulation\\nwhen the arbiter circuit is implemented in a CPLD using one-hot encoding. There is very\\nlittle delay from when the circuit enters a grant state until the grant signal is produced. A\\nsmall delay is incurred because of the time needed to propagate through the buffer that\\nexists between the ip-op output and the pin on the CPLD chip package, but this delay\\nis only about 2 ns. This type of timing optimization is done in practice by designers of\\nsequential circuits, because design specications often require that outputs be produced\\nafter the shortest possible delays.\\n8.9\\nAnalysis of Synchronous Sequential Circuits\\n557\\nFigure 8.79\\nOutput delays when using one-hot encoding.\\n8.8.3\\nSummary\\nOur arbiter FSM is a practical circuit that is useful in many types of systems. An example\\nis a computer system in which various devices in the system are connected by a bus. One\\naspect of the arbiter may have to be changed for use in such a system. Because of the\\npriority scheme, it is possible that devices with high priority could prevent a lower-priority\\ndevice from receiving a grant signal for an arbitrarily long time. This condition is often\\ncalled starvation of the low-priority device. It is not difcult to modify the arbiter FSM to\\naccount for this issue (see problem 8.38).\\n8.9\\nAnalysis of Synchronous Sequential Circuits\\nIn addition to knowing how to design a synchronous sequential circuit, the designer has to\\nbe able to analyze the behavior of an existing circuit. The analysis task is much simpler\\nthan the synthesis task. In this section we will show how analysis may be performed.\\nTo analyze a circuit, we simply reverse the steps of the synthesis process. The outputs\\nof the ip-ops represent the present-state variables. Their inputs determine the next state\\nthat the circuit will enter. From this information we can construct the state-assigned table\\nfor the circuit. This table leads to a state table and the corresponding state diagram by\\ngiving a name to each state. The type of ip-ops used in the circuit is a factor, as we will\\nsee in the examples that follow.\\nExample 8.8\\nD-TYPE FLIP-FLOPS\\nFigure 8.80 gives an FSM that has two D ip-ops. Let y1 and y2 be\\nthe present-state variables and Y1 and Y2 the next-state variables. The next-state and output\\nexpressions are\\nY1 = wy1 + wy2\\nY2 = wy1 + wy2\\nz = y1y2\\n558\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nClock\\nResetn\\ny2\\ny1\\nY 2\\nY 1\\nw\\nz\\nFigure 8.80\\nCircuit for Example 8.8.\\nSince there are two ip-ops, the FSM has four states. A good starting point in the analysis\\nis to assume an initial state of the ip-ops such as y1 = y2 = 0. From the expressions\\nfor Y1 and Y2, we can derive the state-assigned table in Figure 8.81a. For example, in the\\nrst row of the table y1 = y2 = 0. Then w = 0 causes Y1 = Y2 = 0, and w = 1 causes\\nY1 = 1 and Y2 = 0. The output for this state is z = 0. The other rows are derived in the\\nsame manner. Labeling the states as A, B, C, and D yields the state table in Figure 8.81b.\\nFrom this table it is apparent that following the reset condition the FSM produces the output\\nz = 1 whenever three consecutive 1s occur on the input w. Therefore, the FSM acts as a\\nsequence detector for this pattern.\\nExample 8.9\\nJK-TYPE FLIP-FLOPS\\nNow consider the circuit in Figure 8.82, which has two JK ip-ops.\\nThe expressions for the inputs to the ip-ops are\\nJ1 = w\\nK1 = w + y2\\nJ2 = wy1\\nK2 = w\\nThe output is given by z = y1y2.\\nFrom these expressions we can derive the excitation table in Figure 8.83. Interpreting\\nthe entries in this table, we can construct the state-assigned table. For example, consider\\ny2y1 = 00 and w = 0. Then, since J2 = J1 = 0 and K2 = K1 = 1, both ip-ops will\\nremain in the 0 state; hence Y2 = Y1 = 0. If y2y1 = 00 and w = 1, then J2 = K2 = 0 and\\n8.9\\nAnalysis of Synchronous Sequential Circuits\\n559\\nPresent\\nNext State\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nz\\n0 0\\n0 0\\n0 1\\n0\\n0 1\\n0 0\\n1 0\\n0\\n1 0\\n0 0\\n1 1\\n0\\n1 1\\n0 0\\n1 1\\n1\\n(a) State-assigned table\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nA\\nB\\n0\\nB\\nA\\nC\\n0\\nC\\nA\\nD\\n0\\nD\\nA\\nD\\n1\\n(b) State table\\nFigure 8.81\\nTables for the circuit in Figure 8.80.\\nJ\\nQ\\nQ\\nClock\\nResetn\\ny2\\ny1\\nJ 2\\nJ 1\\nw\\nz\\nK\\nJ\\nQ\\nQ\\nK\\nK2\\nK1\\nFigure 8.82\\nCircuit for Example 8.9.\\n560\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nFlip-flop inputs\\nstate\\nw  0\\nw = 1\\nOutput\\ny2y1\\nJ2K2\\nJ1K1\\nJ2K2\\nJ1K1\\nz\\n0 0\\n0 1\\n0 1\\n0 0\\n1 1\\n0\\n0 1\\n0 1\\n0 1\\n1 0\\n1 1\\n0\\n1 0\\n0 1\\n0 1\\n0 0\\n1 0\\n0\\n1 1\\n0 1\\n0 1\\n1 0\\n1 0\\n1\\nFigure 8.83\\nThe excitation table for the circuit in Figure 8.82.\\nJ1 = K1 = 1, which leaves the y2 ip-op unchanged and sets the y1 ip-op to 1; hence\\nY2 = 0 and Y1 = 1. If y2y1 = 01 and w = 0, then J2 = J1 = 0 and K2 = K1 = 1, which\\nresets the y1 ip-op and results in the state y2y1 = 00; hence Y2 = Y1 = 0. Similarly,\\nif y2y1 = 01 and w = 1, then J2 = 1 and K2 = 0 sets y2 to 1; hence Y2 = 1, while\\nJ1 = K1 = 1 toggles y1; hence Y1 = 0. This leads to the state y2y1 = 10. Completing\\nthis process, we nd that the resulting state-assigned table is the same as the one in Fig-\\nure 8.81a. The conclusion is that the circuits in Figures 8.80 and 8.82 implement the\\nsame FSM.\\nExample 8.10\\nMIXED FLIP-FLOPS\\nThere is no reason why one cannot use a mixture of ip-op types\\nin one circuit. Figure 8.84 shows a circuit with one D and one T ip-op. The expressions\\nfor this circuit are\\nD1 = w(y1 + y2)\\nT2 = wy2 + wy1y2\\nz = y1y2\\nFrom these expressions we derive the excitation table in Figure 8.85. Since it is a T ip-\\nop, y2 changes its state only when T2 = 1. Thus if y2y1 = 00 and w = 0, then because\\nT2 = D1 = 0 the state of the circuit will not change. An example of where T2 = 1 is when\\ny2y1 = 01 and w = 1, which causes y2 to change to 1; D1 = 0 makes y1 = 0, hence Y2 = 1\\nand Y1 = 0. The other cases where T2 = 1 occur when w = 0 and y2y1 = 10 or 11. In\\nboth of these cases D1 = 0. Hence the T ip-op changes its state from 1 to 0, while the D\\nip-op is cleared, which means that the next state is Y2Y1 = 00. Completing this analysis\\nwe again obtain the state-assigned table in Figure 8.81a. Thus this circuit is yet another\\nimplementation of the FSM represented by the state table in Figure 8.81b.\\n8.10\\nAlgorithmic State Machine (ASM) Charts\\n561\\nClock\\nResetn\\ny2\\ny1\\nw\\nz\\nT 2\\nD1\\nD\\nQ\\nQ\\nT\\nQ\\nQ\\nFigure 8.84\\nCircuit for Example 8.10.\\nPresent\\nFlip-flop inputs\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nT2D1\\nT2D1\\nz\\n0 0\\n0 0\\n0 1\\n0\\n0 1\\n0 0\\n1 0\\n0\\n1 0\\n1 0\\n0 1\\n0\\n1 1\\n1 0\\n0 1\\n1\\nFigure 8.85\\nThe excitation table for the circuit in Figure 8.84.\\n8.10\\nAlgorithmic State Machine (ASM) Charts\\nThe state diagrams and tables used in this chapter are convenient for describing the behavior\\nof FSMs that have only a few inputs and outputs. For larger machines the designers often\\nuse a different form of representation, called the algorithmic state machine (ASM) chart.\\nAn ASM chart is a type of owchart that can be used to represent the state transitions\\nand generated outputs for an FSM. The three types of elements used in ASM charts are\\ndepicted in Figure 8.86.\\n562\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nOutput signals\\nor actions\\n(Moore type)\\nState name\\nCondition\\nexpression\\n0 (False)\\n1 (True)\\nConditional outputs\\nor actions (Mealy type)\\n(a) State box\\n(b) Decision box\\n(c) Conditional output box\\nFigure 8.86\\nElements used in ASM charts.\\n\\nState box  A rectangle represents a state of the FSM. It is equivalent to a node in the\\nstate diagram or a row in the state table. The name of the state is indicated outside the\\nbox in the top-left corner. The Moore-type outputs are listed inside the box. These are\\nthe outputs that depend only on the values of the state variables that dene the state;\\nwe will refer to them simply as Moore outputs. It is customary to write only the name\\nof the signal that has to be asserted. Thus it is sufcient to write z, rather than z = 1, to\\nindicate that the output z must have the value 1. Also, it may be useful to indicate an\\naction that must be taken; for example, Count  Count + 1 species that the contents\\nof a counter have to be incremented by 1. Of course, this is just a simple way of say-\\ning that the control signal that causes the counter to be incremented must be asserted.\\nWe will use this way of specifying actions in larger systems that are discussed in\\nChapter 10.\\n\\nDecision box Adiamond indicates that the stated condition expression is to be tested\\nand the exit path is to be chosen accordingly. The condition expression consists of one\\nor more inputs to the FSM. For example, w indicates that the decision is based on the\\nvalue of the input w, whereas w1w2 indicates that the true path is taken if w1 = w2 = 1\\nand the false path is taken otherwise.\\n\\nConditional output box  An oval denotes the output signals that are of Mealy type.\\nThese outputs depend on the values of the state variables and the inputs of the FSM;\\nwe will refer to these outputs simply as Mealy outputs. The condition that determines\\nwhether such outputs are generated is specied in a decision box.\\n8.10\\nAlgorithmic State Machine (ASM) Charts\\n563\\nw\\nw\\nw\\n0\\n1\\n0\\n1\\n0\\n1\\nA\\nB\\nC\\nz\\nReset\\nFigure 8.87\\nASM chart for the FSM in Figure 8.3.\\nFigure 8.87 gives the ASM chart that represents the FSM in Figure 8.3. The transitions\\nbetween state boxes depend on the decisions made by testing the value of the input variable\\nw. In each case if w = 0, the exit path from a decision box leads to state A. If w = 1, then\\na transition from A to B or from B to C takes place. If w = 1 in state C, then the FSM\\nstays in that state. The chart species a Moore output z, which is asserted only in state C,\\nas indicated in the state box. In states A and B, the value of z is 0 (not asserted), which is\\nimplied by leaving the corresponding state boxes blank.\\nFigure 8.88 provides an example with Mealy outputs. This chart represents the FSM\\nin Figure 8.23. The output, z, is equal to 1 when the machine is in state B and w = 1. This\\nis indicated using the conditional output box. In all other cases the value of z is 0, which\\nis implied by not specifying z as an output of state B for w = 0 and state A for w equal to\\n0 or 1.\\n564\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nw\\nw\\n0\\n1\\n0\\n1\\nA\\nB\\nReset\\nz\\nFigure 8.88\\nASM chart for the FSM in Figure 8.23.\\nFigure 8.89 gives the ASM chart for the arbiter FSM in Figure 8.73. The decision box\\ndrawn below the state box for Idle species that if r1 = 1, then the FSM changes to state\\ngnt1. In this state the FSM asserts the output signal g1. The decision box to the right of\\nthe state box for gnt1 species that as long as r1 = 1, the machine stays in state gnt1, and\\nwhen r1 = 0, it changes to state Idle. The decision box labeled r2 that is drawn below the\\nstate box for Idle species that if r2 = 1, then the FSM changes to state gnt2. This decision\\nbox can be reached only after rst checking the value of r1 and following the arrow that\\ncorresponds to r1 = 0. Similarly, the decision box labeled r3 can be reached only if both r1\\nand r2 have the value 0. Hence the ASM chart describes the required priority scheme for\\nthe arbiter.\\nASM charts are similar to traditional owcharts. Unlike a traditional owchart, the\\nASM chart includes timing information because it implicitly species that the FSM changes\\n(ows) from one state to another only after each active clock edge. The examples of ASM\\ncharts presented here are quite simple. We have used them to introduce the ASM chart\\nterminology by giving examples of state, decision, and conditional-output boxes. Another\\nterm sometimes applied to ASM charts is ASM block, which refers to a single state box and\\nany decision and conditional-output boxes that the state box may be connected to. TheASM\\ncharts can be used to describe complex circuits that include one or more nite state machines\\nand other circuitry such as registers, shift registers, counters, adders, and multipliers. We\\nwill use ASM charts as an aid for designing more complex circuits in Chapter 10.\\n8.11\\nFormal Model for Sequential Circuits\\n565\\nr1\\nr3\\n0\\n1\\n1\\nIdle\\nReset\\nr2\\nr1\\nr3\\nr2\\ngnt1\\ngnt2\\ngnt3\\n1\\n1\\n1\\n0\\n0\\n0\\ng1\\ng2\\ng3\\n0\\n0\\n1\\nFigure 8.89\\nASM chart for the arbiter FSM in Figure 8.73.\\n8.11\\nFormal Model for Sequential Circuits\\nThis chapter has presented the synchronous sequential circuits using a rather informal\\napproach because this is the easiest way to grasp the concepts that are essential in designing\\nsuch circuits. The same topics can also be presented in a more formal manner, which has\\nbeen the style adopted in many books that emphasize the switching theory aspects rather\\nthan the design using CAD tools. A formal model often gives a concise specication that\\nis difcult to match in a more descriptive presentation. In this section we will describe a\\nformal model that represents a general class of sequential circuits, including those of the\\nsynchronous type.\\nFigure 8.90 represents a general sequential circuit. The circuit has W = {w1, w2, . . . ,\\nwn} inputs, Z = {z1, z2, . . . , zm} outputs, y = {y1, y2, . . . , yk} present-state variables, and\\nY = {Y1, Y2, . . . , Yk} next-state variables. It can have up to 2k states, S = {S1, S2, . . . , S2k}.\\nThere are delay elements in the feedback paths for the state-variables which ensure that y\\n566\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nCombinational\\ncircuit\\nYk\\nY1\\nyk\\ny1\\nw1\\nwn\\nz1\\nzm\\nOutputs\\nNext-state\\nvariables\\nPresent-state\\nvariables\\nInputs\\nFigure 8.90\\nThe general model for a sequential circuit.\\nwill take the values of Y after a time delay . In the case of synchronous sequential\\ncircuits, the delay elements are ip-ops, which change their state on the active edge of a\\nclock signal. Thus the delay  is determined by the clock period. The clock period must\\nbe long enough to allow for the propagation delay in the combinational circuit, in addition\\nto the setup and hold parameters of the ip-ops.\\nUsing the model in Figure 8.90, a synchronous sequential circuit, M , can be dened\\nformally as a quintuple\\nM = (W, Z, S, , )\\nwhere\\n\\nW, Z, and S are nite, nonempty sets of inputs, outputs, and states, respectively.\\n\\n is the state transition function, such that S(t + 1) = [W(t), S(t)].\\n\\n is the output function, such that (t) = [S(t)] for the Moore model and (t) =\\n[W(t), S(t)] for the Mealy model.\\nThis denition assumes that the time between t and t + 1 is one clock cycle.\\nWe will see in the next chapter that the delay  need not be controlled by a clock. In\\nasynchronous sequential circuits the delays are due solely to the propagation delays through\\nvarious gates.\\n8.12\\nConcluding Remarks\\nThe existence of closed loops and delays in a sequential circuit leads to a behavior that is\\ncharacterized by the set of states that the circuit can reach. The present values of the inputs\\n8.13\\nExamples of Solved Problems\\n567\\nare not the sole determining factor in this behavior, because a given valuation of inputs may\\ncause the circuit to behave differently in different states.\\nThe propagation delays through a sequential circuit must be taken into account. The\\ndesign techniques presented in this chapter are based on the assumption that all changes in\\nthe circuit are triggered by the active edge of a clock signal. Such circuits work correctly\\nonly if all internal signals are stable when the clock signal arrives. Thus the clock period\\nmust be longer than the longest propagation delay in the circuit.\\nSynchronous sequential circuits are used extensively in practical designs. They are\\nsupported by the commonly used CAD tools. All textbooks on the design of logic circuits\\ndevote considerable space to synchronous sequential circuits. Some of the more notable\\nreferences are [114].\\nIn the next chapter we will present a different class of sequential circuits, which do\\nnot use ip-ops to represent the states of the circuit and do not use clock pulses to trigger\\nchanges in the states.\\n8.13\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 8.11\\nProblem: Design an FSM that has an input w and an output z. The machine is a sequence\\ndetector that produces z = 1 when the previous two values of w were 00 or 11; otherwise\\nz = 0.\\nSolution: Section 8.1 presents the design of a sequence detector that detects the occurrence\\nof consecutive 1s. Using the same approach, the desired FSM can be specied using the\\nstate diagram in Figure 8.91. State C denotes the occurrence of two or more 0s, and state\\nE denotes two or more 1s. The corresponding state table is shown in Figure 8.92.\\nWe can try to reduce the number of states by using the partitioning minimization\\nprocedure in section 8.6, which gives the following partitions\\nP1 = (ABCDE)\\nP2 = (ABD)(CE)\\nP3 = (A)(B)(C)(D)(E)\\nSince all ve states are needed, we have to use three ip-ops.\\nAstraightforward state assignment leads to the state-assigned table in Figure 8.93. The\\ncodes y3y2y1 = 101, 110, 111 can be treated as dont-care conditions. Then the next-state\\nexpressions are\\nY1 = wy1y3 + wy2y3 + wy1y2 + wy1y2\\nY2 = y1y2 + y1y2 + wy2y3\\nY3 = wy3 + wy1y2\\n568\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nA/0\\nB/0\\nC/1\\nD/0\\nE/1\\nReset\\n0\\n0\\n0\\n1\\n0\\n1\\n0\\n1\\n1\\n1\\nFigure 8.91\\nState diagram for Example 8.11.\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nB\\nD\\n0\\nB\\nC\\nD\\n0\\nC\\nC\\nD\\n1\\nD\\nB\\nE\\n0\\nE\\nB\\nE\\n1\\nFigure 8.92\\nState table for the FSM in Figure 8.91.\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny3y2y1\\nY3Y2Y1\\nY3Y2Y1\\nz\\nA\\n000\\n001\\n011\\n0\\nB\\n001\\n010\\n011\\n0\\nC\\n010\\n010\\n011\\n1\\nD\\n011\\n001\\n100\\n0\\nE\\n100\\n001\\n100\\n1\\nFigure 8.93\\nState-assigned table for the FSM in Figure 8.92.\\n8.13\\nExamples of Solved Problems\\n569\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny3y2y1\\nY3Y2Y1\\nY3Y2Y1\\nz\\nA\\n000\\n100\\n110\\n0\\nB\\n100\\n101\\n110\\n0\\nC\\n101\\n101\\n110\\n1\\nD\\n110\\n100\\n111\\n0\\nE\\n111\\n100\\n111\\n1\\nFigure 8.94\\nAn improved state assignment for the FSM in\\nFigure 8.92.\\nThe output expression is\\nz = y3 + y1y2\\nThese expressions seem to be unnecessarily complex, suggesting that we may attempt to\\nnd a better state assignment. Observe that state A is reached only when the machine is\\nreset by means of the Reset input. So, it may be advantageous to assign the four codes in\\nwhich y3 = 1 to the states B, C, D, and E. The result is the state-assigned table in Figure\\n8.94. From it, the next-state and output expressions are\\nY1 = wy2 + wy3y2\\nY2 = w\\nY3 = 1\\nz = y1\\nThis is a much better solution.\\nExample 8.12\\nProblem: Implement the sequence detector of Example 8.11 by using two FSMs. One\\nFSM detects the occurrence of consecutive 1s, while the other detects consecutive 0s.\\nSolution: A good realization of the FSM that detects consecutive 1s is given in Figures\\n8.16 and 8.17. The next-state and output expressions are\\nY1 = w\\nY2 = wy1\\nzones = y2\\nA similar FSM that detects consecutive 0s is dened in Figure 8.95. Its expressions are\\nY3 = w\\nY4 = wy3\\nzzeros = y4\\n570\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nOutput\\nstate\\nw = 0\\nw = 1\\nzzeros\\nD\\nE\\nD\\n0\\nE\\nF\\nD\\n0\\nF\\nF\\nD\\n1\\n(a) State table\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny4y3\\nY4Y3\\nY4Y3\\nzzeros\\nD\\n00\\n01\\n00\\n0\\nE\\n01\\n11\\n00\\n0\\nF\\n11\\n11\\n00\\n1\\n10\\ndd\\ndd\\nd\\n(b) State-assigned table\\nNext state\\nFigure 8.95\\nFSM that detects a sequence of two zeros.\\nThe output of the combined circuit is\\nz = zones + zzeros\\nExample 8.13 Problem: Derive a Mealy-type FSM that can act as a sequence detector described in\\nExample 8.11.\\nSolution: AstatediagramforthedesiredFSMisdepictedinFigure8.96. Thecorresponding\\nstate table is presented in Figure 8.97. Two ip-ops are needed to implement this FSM.\\nA state-assigned table is given in Figure 8.98, which leads to the next-state and output\\nexpressions\\nY1 = 1\\nY2 = w\\nz = wy1y2 + wy2\\n8.13\\nExamples of Solved Problems\\n571\\nReset\\n0/0\\n1/0\\n0/0\\n0/1\\n1/0\\n1/1\\nA\\nB\\nC\\nFigure 8.96\\nState diagram for Example 8.13.\\nPresent\\nNext state\\nOutput z\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\nA\\nB\\nC\\n0\\n0\\nB\\nB\\nC\\n1\\n0\\nC\\nB\\nC\\n0\\n1\\nFigure 8.97\\nState table for the FSM in Figure 8.96.\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\ny2y1\\nY2Y1\\nY2Y1\\nz\\nz\\nA\\n00\\n01\\n11\\n0\\n0\\nB\\n01\\n01\\n11\\n1\\n0\\nC\\n11\\n01\\n11\\n0\\n1\\nFigure 8.98\\nState-assigned table for the FSM in Figure 8.97.\\n572\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nFlip-flop inputs\\nstate\\nw = 0\\nw = 1\\nOutput\\ny3y2y1\\nY3Y2Y1\\nJ3K3\\nJ2K2\\nJ1K1\\nY3Y2Y1\\nJ3K3\\nJ2K2\\nJ1K1\\nz\\nA\\n000\\n100\\n1d\\n0d\\n0d\\n110\\n1d\\n1d\\n0d\\n0\\nB\\n100\\n101\\nd0\\n0d\\n1d\\n110\\nd0\\n1d\\n0d\\n0\\nC\\n101\\n101\\nd0\\n0d\\nd0\\n110\\nd0\\n1d\\nd1\\n1\\nD\\n110\\n100\\nd0\\nd1\\n0d\\n111\\nd0\\nd0\\n1d\\n0\\nE\\n111\\n100\\nd0\\nd1\\nd1\\n111\\nd0\\nd0\\nd0\\n1\\nFigure 8.99\\nExcitation table for the FSM in Figure 8.94 with JK ip-ops.\\nExample 8.14 Problem: Implement the FSM in Figure 8.94 using JK-type ip-ops.\\nSolution: Figure 8.99 shows the excitation table. It results in the following next-state and\\noutput expressions\\nJ1 = wy2 + wy3y2\\nK1 = wy2 + wy1y2\\nJ2 = w\\nK2 = w\\nJ3 = 1\\nK3 = 0\\nz = y1\\nExample 8.15 Problem: Write VHDL code to implement the FSM in Figure 8.91.\\nSolution: Using the style of code given in Figure 8.29, the required FSM can be specied\\nas shown in Figure 8.100.\\nExample 8.16 Problem: Write VHDL code to implement the FSM in Figure 8.96.\\nSolution: Using the style of code given in Figure 8.36, the Mealy-type FSM can be specied\\nas shown in Figure 8.101.\\n8.13\\nExamples of Solved Problems\\n573\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY sequence IS\\nPORT ( Clock, Resetn, w\\n: IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND sequence ;\\nARCHITECTURE Behavior OF sequence IS\\nTYPE State type IS (A, B, C, D, E) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN y < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN A >\\nIF w  0 THEN y < B ;\\nELSE y < D ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y < C ;\\nELSE y < D ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN y < C ;\\nELSE y < D ;\\nEND IF ;\\nWHEN D >\\nIF w  0 THEN y < B ;\\nELSE y < E ;\\nEND IF ;\\nWHEN E >\\nIF w  0 THEN y < B ;\\nELSE y < E ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN (y  C OR y  E) ELSE 0 ;\\nEND Behavior ;\\nFigure 8.100\\nVHDL code for the FSM in Figure 8.91.\\n574\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY seqmealy IS\\nPORT ( Clock, Resetn, w\\n: IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND seqmealy ;\\nARCHITECTURE Behavior OF seqmealy IS\\nTYPE State type IS (A, B, C) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN y < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN A >\\nIF w  0 THEN y < B ;\\nELSE y < C ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y < B ;\\nELSE y < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN y < B ;\\nELSE y < C ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\nPROCESS ( y, w )\\nBEGIN\\nCASE y IS\\nWHEN A >\\nz < 0 ;\\nWHEN B >\\nz < NOT w ;\\nWHEN C >\\nz < w ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 8.101\\nVHDL code for the FSM in Figure 8.96.\\n8.13\\nExamples of Solved Problems\\n575\\nExample 8.17\\nProblem: In computer systems it is often desirable to transmit data serially, namely, one\\nbit at a time, to save on the cost of interconnecting cables. This means that parallel data at\\none end must be transmitted serially, and at the other end the received serial data has to be\\nturned back into parallel form. Suppose that we wish to transmit ASCII characters in this\\nmanner. As explained in section 5.8, the standardASCII code uses seven bits to dene each\\ncharacter. Usually, a character occupies one byte, in which case the eighth bit can either\\nbe set to 0 or it can be used to indicate the parity of the other bits to ensure a more reliable\\ntransmission.\\nParallel-to-serial conversion can be done by means of a shift register. Assume that a\\ncircuit accepts parallel data, B = b7, b6, . . . , b0, representing ASCII characters. Assume\\nalso that bit b7 is set to 0. The circuit is supposed to generate a parity bit, p, and send\\nit instead of b7 as a part of the serial transfer. Figure 8.102 gives a possible circuit. An\\nFSM is used to generate the parity bit, which is included in the output stream by using a\\nmultiplexer. A three-bit counter is used to determine when the p bit is transmitted, which\\nhappens when the count reaches 7. Design the desired FSM.\\nSolution: As the bits are shifted out of the shift register, the FSM examines the bits and\\nkeeps track of whether there has been an even or odd number of 1s. It sets p to 1 if there\\nis odd parity. Hence, the FSM must have two states. Figure 8.103 presents the state table,\\nthe state-assigned table, and the resulting circuit. The next state expression is\\nY = wy + wy\\nThe output p is just equal to y.\\nD\\nQ\\nQ\\noutput\\nSerial\\nLoad\\nClock\\n0\\n1\\nShift register\\nFSM\\nCounter\\nb0\\nb6\\nb7\\nParallel input\\nReset\\nc0\\nc2\\nc1\\np\\nw\\nClear\\nSel\\nFigure 8.102\\nParallel-to-serial converter.\\n576\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\np\\nSeven\\nSeven\\nSodd\\n0\\nSodd\\nSodd\\nSeven\\n1\\n(a) State table\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny\\nY\\nY\\np\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n(b) State-assigned table\\n(c) Circuit\\nD\\nQ\\nQ\\nClock\\nReset\\np\\ny\\nY\\nw\\nFigure 8.103\\nFSM for parity generation.\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n*8.1\\nAn FSM is dened by the state-assigned table in Figure P8.1. Derive a circuit that realizes\\nthis FSM using D ip-ops.\\n*8.2\\nDerive a circuit that realizes the FSM dened by the state-assigned table in Figure P8.1\\nusing JK ip-ops.\\nProblems\\n577\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nz\\n0 0\\n1 0\\n1 1\\n0\\n0 1\\n0 1\\n0 0\\n0\\n1 0\\n1 1\\n0 0\\n0\\n1 1\\n1 0\\n0 1\\n1\\nFigure P8.1\\nState-assigned table for problems 8.1 and 8.2.\\n8.3\\nDerive the state diagram for an FSM that has an input w and an output z. The machine has\\nto generate z = 1 when the previous four values of w were 1001 or 1111; otherwise, z = 0.\\nOverlapping input patterns are allowed. An example of the desired behavior is\\nw : 010111100110011111\\nz : 000000100100010011\\n8.4\\nWrite VHDL code for the FSM described in problem 8.3.\\n*8.5\\nDerive a minimal state table for a single-input and single-output Moore-type FSM that\\nproduces an output of 1 if in the input sequence it detects either 110 or 101 patterns.\\nOverlapping sequences should be detected.\\n*8.6\\nRepeat problem 8.5 for a Mealy-type FSM.\\n8.7\\nDerive the circuits that implement the state tables in Figures 8.51 and 8.52. What is the\\neffect of state minimization on the cost of implementation?\\n8.8\\nDerive the circuits that implement the state tables in Figures 8.55 and 8.56. Compare the\\ncosts of these circuits.\\n8.9\\nA sequential circuit has two inputs, w1 and w2, and an output, z. Its function is to compare\\nthe input sequences on the two inputs. If w1 = w2 during any four consecutive clock cycles,\\nthe circuit produces z = 1; otherwise, z = 0. For example\\nw1 : 0110111000110\\nw2 : 1110101000111\\nz : 0000100001110\\nDerive a suitable circuit.\\n8.10\\nWrite VHDL code for the FSM described in problem 8.9.\\n578\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\n8.11\\nA given FSM has an input, w, and an output, z. During four consecutive clock pulses, a\\nsequence of four values of the w signal is applied. Derive a state table for the FSM that\\nproduces z = 1 when it detects that either the sequence w : 0010 or w : 1110 has been\\napplied; otherwise, z = 0. After the fourth clock pulse, the machine has to be again in the\\nreset state, ready for the next sequence. Minimize the number of states needed.\\n*8.12\\nDerive a minimal state table for an FSM that acts as a three-bit parity generator. For every\\nthree bits that are observed on the input w during three consecutive clock cycles, the FSM\\ngenerates the parity bit p = 1 if and only if the number of 1s in the three-bit sequence is\\nodd.\\n8.13\\nWrite VHDL code for the FSM described in problem 8.12.\\n8.14\\nDraw timing diagrams for the circuits in Figures 8.43 and 8.47, assuming the same changes\\nin a and b signals for both circuits. Account for propagation delays.\\n*8.15\\nShow a state table for the state-assigned table in Figure P8.1, using A, B, C, D for the four\\nrows in the table. Give a new state-assigned table using a one-hot encoding. For A use the\\ncode y4y3y2y1 = 0001. For states B, C, D use the codes 0010, 0100, and 1000, respectively.\\nSynthesize a circuit using D ip-ops.\\n8.16\\nShow how the circuit derived in problem 8.15 can be modied such that the code y4y3y2y1 =\\n0000isusedfortheresetstate, A, andtheothercodesforstateB, C, D arechangedasneeded.\\n(Hint: you do not have to resynthesize the circuit!)\\n*8.17\\nIn Figure 8.59 assume that the unspecied outputs in states B and G are 0 and 1, respectively.\\nDerive the minimized state table for this FSM.\\n8.18\\nIn Figure 8.59 assume that the unspecied outputs in states B and G are 1 and 0, respectively.\\nDerive the minimized state table for this FSM.\\n8.19\\nDerive circuits that implement the FSMs dened in Figures 8.57 and 8.58. Can you draw\\nany conclusions about the complexity of circuits that implement Moore and Mealy types\\nof machines?\\n8.20\\nDesign a counter that counts pulses on line w and displays the count in the sequence\\n0, 2, 1, 3, 0, 2, . . . . Use D ip-ops in your circuit.\\n*8.21\\nRepeat problem 8.20 using JK ip-ops.\\n*8.22\\nRepeat problem 8.20 using T ip-ops.\\n8.23\\nDesign a modulo-6 counter, which counts in the sequence 0, 1, 2, 3, 4, 5, 0, 1, . . . . The\\ncounter counts the clock pulses if its enable input, w, is equal to 1. Use D ip-ops in your\\ncircuit.\\n8.24\\nRepeat problem 8.23 using JK ip-ops.\\n8.25\\nRepeat problem 8.23 using T ip-ops.\\n8.26\\nDesign a three-bit counterlike circuit controlled by the input w. If w = 1, then the counter\\nadds 2 to its contents, wrapping around if the count reaches 8 or 9. Thus if the present\\nstate is 8 or 9, then the next state becomes 0 or 1, respectively. If w = 0, then the counter\\nsubtracts 1 from its contents, acting as a normal down-counter. Use D ip-ops in your\\ncircuit.\\nProblems\\n579\\n8.27\\nRepeat problem 8.26 using JK ip-ops.\\n8.28\\nRepeat problem 8.26 using T ip-ops.\\n*8.29\\nDerive the state table for the circuit in Figure P8.2. What sequence of input values on wire\\nw is detected by this circuit?\\nD\\nQ\\nQ\\nw\\nD\\nQ\\nQ\\nClock\\nz\\nFigure P8.2\\nCircuit for problem 8.29.\\n8.30\\nWrite VHDL code for the FSM shown in Figure 8.57, using the style of code in Figure 8.29.\\n8.31\\nRepeat problem 8.30, using the style of code in Figure 8.33.\\n8.32\\nWrite VHDL code for the FSM shown in Figure 8.58, using the style of code in Figure 8.29.\\n8.33\\nRepeat problem 8.32, using the style of code in Figure 8.33.\\n8.34\\nWrite VHDL code for the FSM shown in Figure P8.1. Use the method of state assignment\\nshown in Figure 8.34.\\n8.35\\nRepeat problem 8.34, using the method of state assignment shown in Figure 8.35.\\n8.36\\nRepresent the FSM in Figure 8.57 in form of an ASM chart.\\n8.37\\nRepresent the FSM in Figure 8.58 in form of an ASM chart.\\n8.38\\nThe arbiter FSM dened in section 8.8 (Figure 8.72) may cause device 3 to never get\\nserviced if devices 1 and 2 continuously keep raising requests, so that in the Idle state it\\nalways happens that either device 1 or device 2 has an outstanding request. Modify the\\n580\\nC H A P T E R\\n8\\n\\nSynchronous Sequential Circuits\\nproposed FSM to ensure that device 3 will get serviced, such that if it raises a request, the\\ndevices 1 and 2 will be serviced only once before the device 3 is granted its request.\\n8.39\\nWrite VHDL code for the FSM designed in problem 8.38.\\n8.40\\nConsider a more general version of the task presented in Example 8.1. Assume that there\\nare four n-bit registers connected to a bus in a processor. The contents of register R are\\nplaced on the bus by asserting the control signal Rout. The data on the bus are loaded into\\nregister R on the active edge of the clock signal if the control signal Rin is asserted. Assume\\nthat three of the registers, called R1, R2, and R3, are used as normal registers. The fourth\\nregister, called TEMP, is used for temporary storage in special cases.\\nWe want to realize an operation SWAP Ri,Rj, which swaps the contents of registers Ri and\\nRj. This is accomplished by the following sequence of steps (each performed in one clock\\ncycle)\\nTEMP\\n\\n[Rj]\\nRj\\n\\n[Ri]\\nRi\\n\\n[TEMP]\\nTwo input signals, w1 and w2, are used to indicate that two registers have to be swapped as\\nfollows\\nIf w2w1 = 01, then swap R1 and R2.\\nIf w2w1 = 10, then swap R1 and R3.\\nIf w2w1 = 11, then swap R2 and R3.\\nAn input valuation that species a swap is present for three clock cycles. Design a circuit\\nthat generates the required control signals: R1out, R1in, R2out, R2in, R3out, R3in, TEMPout,\\nand TEMPin. Derive the next-state and output expressions for this circuit, trying to minimize\\nthe cost.\\n8.41\\nWrite VHDL code to specify the circuit in Figure 8.102.\\n8.42\\nSection 8.5 presents a design for the serial adder. Derive a similar circuit that functions as\\na serial subtractor which produces the difference of operands A and B.\\n(Hint: use the rule for nding 2s complements, in section 5.3.1, to generate the 2s com-\\nplement of B.)\\n8.43\\nWrite VHDL code that denes the serial subtractor designed in problem 8.42.\\n8.44\\nDesign an FSM that realizes a three-bit Gray-code counter, which counts in the sequence\\n000, 001, 011, 010, 110, 111, 101, 100, 000, . . . .\\n8.45\\nWrite VHDL code to specify the Gray-code counter in problem 8.44.\\n8.46\\nDesign a circuit for control of lights used to start a race, which works as follows. There\\nare three inputs: Reset, Start and Clock. There are three outputs: Red, Yellow and Green,\\nwhich turn on the lights. Only one light can be on at any time. The Reset signal forces the\\ncircuit into a state in which the red light is turned on. When the Start signal is activated,\\nthe red light stays on for at least one second longer, then the yellow light is turned on. The\\nReferences\\n581\\nyellow light stays turned on about one second and then the green light is turned on. The\\ngreen light stays on for at least three seconds and then the red light is turned on and the\\ncircuit returns to its reset state.\\n8.47\\nWrite VHDL code that can be used to synthesize the circuit specied in problem 8.46.\\nReferences\\n1. J. F. Wakerly, Digital Design Principles and Practices, 4th ed. (Prentice-Hall:\\nEnglewood Cliffs, N.J., 2005).\\n2. R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd ed., (Pearson\\nPrentice-Hall: Upper Saddle River, N.J., 2005).\\n3. C. H. Roth Jr., Fundamentals of Logic Design, 5th ed., (Thomson/Brooks/Cole:\\nBelmont, Ca., 2004).\\n4. M. M. Mano, Digital Design, 3rd ed. (Prentice-Hall: Upper Saddle River, NJ, 2002).\\n5. A. Dewey, Analysis and Design of Digital Systems with VHDL, (PWS Publishing Co.:\\n1997).\\n6. D. D. Gajski, Principles of Digital Design, (Prentice-Hall: Upper Saddle River, NJ,\\n1997).\\n7. J. P. Daniels, Digital Design from Zero to One, (Wiley: New York, 1996).\\n8. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design, (Prentice-Hall: Englewood Cliffs, NJ, 1995).\\n9. F. J. Hill and G. R. Peterson, Computer Aided Logical Design with Emphasis on VLSI,\\n4th ed., (Wiley: New York, 1993).\\n10. J. P. Hayes, Introduction to Logic Design, (Addison-Wesley: Reading, MA, 1993).\\n11. E. J. McCluskey, Logic Design Principles, (Prentice-Hall: Englewood Cliffs, NJ,\\n1986).\\n12. T. L. Booth, Digital Networks and Computer Systems, (Wiley: New York, 1971).\\n13. Z. Kohavi, Switching and Finite Automata Theory, (McGraw-Hill: New York, 1970).\\n14. J. Hartmanis and R. E. Stearns, Algebraic Structure Theory of Sequential Machines,\\n(Prentice-Hall: Englewood Cliffs, NJ, 1966).\\n583\\nc h a p t e r\\n9\\nAsynchronous Sequential Circuits\\nChapter Objectives\\nIn this chapter you will learn about:\\n\\nSequential circuits that are not synchronized by a clock\\n\\nAnalysis of asynchronous sequential circuits\\n\\nSynthesis of asynchronous sequential circuits\\n\\nThe concept of stable and unstable states\\n\\nHazards that cause incorrect behavior of a circuit\\n\\nTiming issues in digital circuits\\n584\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nIn the previous chapter we covered the design of synchronous sequential circuits in which the state variables\\nare represented by ip-ops that are controlled by a clock. The clock is a periodic signal that consists of pulses.\\nChanges in state can occur on the positive or negative edge of each clock pulse. Since they are controlled by\\npulses, synchronous sequential circuits are said to operate in pulse mode. In this chapter we present sequential\\ncircuits that do not operate in pulse mode and do not use ip-ops to represent state variables. These circuits\\nare called asynchronous sequential circuits.\\nIn an asynchronous sequential circuit, changes in state are not triggered by clock pulses. Instead, changes\\nin state are dependent on whether each of the inputs to the circuit has the logic level 0 or 1 at any given time.\\nTo achieve reliable operation, the inputs to the circuit must change in a specic manner. In this introductory\\ndiscussion we will concentrate on the simplest case in which a constraint is imposed that the inputs must\\nchange one at a time. Moreover, there must be sufcient time between the changes in input signals to allow\\nthe circuit to reach a stable state, which is achieved when all internal signals stop changing. A circuit that\\nadheres to these constraints is said to operate in the fundamental mode.\\nAsynchronous circuits are much more difcult to design than synchronous circuits. Specialized tech-\\nniques, which are beyond the scope of this book, have been developed for dealing with large asynchronous\\ncircuits. Our main reason for the discussion in this chapter is the fact that the asynchronous circuits, even\\nin their simplest form, provide an excellent vehicle for gaining a deeper understanding of the operation of\\ndigital circuits in general. In particular, they illustrate the timing issues caused by propagation delays in logic\\ncircuits.\\nThe design approaches presented in this chapter are classical techniques that are suitable only for very\\nsmall circuits. They are easy to understand and they demonstrate the problems that arise from timing con-\\nstraints. In synchronous circuits these problems are avoided by using a clock as a synchronizing mechanism.\\n9.1\\nAsynchronous Behavior\\nTo introduce asynchronous sequential circuits, we will reconsider the basic latch circuit in\\nFigure 7.4. This Set-Reset (SR) latch is redrawn in Figure 9.1a. The feedback loop gives\\nrise to the sequential nature of the circuit. It is an asynchronous circuit because changes in\\nthe value of the output, Q, occur without having to wait for a synchronizing clock pulse. In\\nresponse to a change in either the S (Set) or R (Reset) input, the value of Q will change after\\na short propagation time through the NOR gates. In Figure 9.1a the combined propagation\\ndelay through the two NOR gates is represented by the box labeled . Then, the NOR\\ngate symbols represent ideal gates with zero delay. Using the notation in Chapter 8, Q\\ncorresponds to the present state of the circuit, represented by the present-state variable, y.\\nThe value of y is fed back through the circuit to generate the value of the next-state variable,\\nY, which represents the next state of the circuit. After the  time delay, y takes the value\\nof Y. Observe that we have drawn the circuit in a style that conforms to the general model\\nfor sequential circuits presented in Figure 8.90.\\nBy analyzing the SR latch, we can derive a state-assigned table, as illustrated in Figure\\n9.1b. When the present state is y = 0 and the inputs are S = R = 0, the circuit produces\\nY = 0. Since y = Y, the state of the circuit will not change. We say that the circuit is stable\\nunder these input conditions. Now assume that R changes to 1 while S remains at 0. The\\n9.1\\nAsynchronous Behavior\\n585\\nR\\nS\\nQ\\nY\\ny\\n(a) Circuit with modeled gate delay\\n(b) State-assigned table\\nPresent\\nNext state\\nstate\\n01\\n10\\n11\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n0\\nSR = 00\\nY\\nY\\nY\\nY\\ny\\nFigure 9.1\\nAnalysis of the SR latch.\\ncircuit still generates Y = 0 and remains stable. Assume next that S changes to 1 and R\\nremains at 1. The value of Y is unchanged, and the circuit is stable. Then let R change to 0\\nwhile S remains at 1. This input valuation, SR = 10, causes the circuit to generate Y = 1.\\nSince y = Y, the circuit is not stable. After the  time delay, the circuit changes to the new\\npresent state y = 1. Once this new state is reached, the value of Y remains equal to 1 as\\nlong as SR = 10. Hence the circuit is again stable. The analysis for the present state y = 1\\ncan be completed using similar reasoning.\\nThe concept of stable states is very important in the context of asynchronous sequential\\ncircuits. For a given valuation of inputs, if a circuit reaches a particular state and remains in\\nthis state, then the state is said to be stable. To clearly indicate the conditions under which\\nthe circuit is stable, it is customary to encircle the stable states in the table, as illustrated in\\nFigure 9.1b.\\nFrom the state-assigned table, we can derive the state table in Figure 9.2a. The state\\nnames A and B represent the present states y = 0 and y = 1, respectively. Since the output\\nQ depends only on the present state, the circuit is a Moore-type FSM. The state diagram\\nthat represents the behavior of this FSM is shown in Figure 9.2b.\\nThe preceding analysis shows that the behavior of an asynchronous sequential circuit\\ncan be represented as an FSM in a similar way as the synchronous sequential circuits in\\nChapter 8. Consider now performing the opposite task. That is, given the state table in\\nFigure 9.2a, we can synthesize an asynchronous circuit as follows: After performing the\\n586\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nSR = 00\\n01\\n10\\n11\\nQ\\nA\\nA\\nA\\nB\\nA\\n0\\nB\\nB\\nA\\nB\\nA\\n1\\n(a) State table\\n10\\n00\\n11\\n01\\n00\\n10\\nA 0\\n\\nB 1\\n\\n11\\n01\\nSR\\n(b) State diagram\\nFigure 9.2\\nFSM model for the SR latch.\\nstate assignment, we have the state-assigned table in Figure 9.1b. This table represents a\\ntruth table for Y, with the inputs y, S, and R. Deriving a minimal product-of-sums expression\\nyields\\nY = R  (S + y)\\nIf we were deriving a synchronous sequential circuit using the methods in Chapter 8, then\\nY would be connected to the D input of a ip-op and a clock signal would be used to\\ncontrol the time when the changes in state take place. But since we are synthesizing an\\nasynchronous circuit, we do not insert a ip-op in the feedback path. Instead, we create a\\ncircuit that realizes the preceding expression using the necessary logic gates, and we feed\\nback the output signal as the present-state input y. Implementation using NOR gates results\\nin the circuit in Figure 9.1a. This simple example suggests that asynchronous circuits and\\nsynchronous circuits can be synthesized using similar techniques. However, we will see\\nshortly that for more complex asynchronous circuits, the design task is considerably more\\ndifcult.\\nTo further explore the nature of asynchronous circuits, it is interesting to consider how\\nthe behavior of the SR latch can be represented in the form of a Mealy model. As depicted\\nin Figure 9.3, the outputs produced when the circuit is in a stable state are the same as\\nin the Moore model, namely 0 in state A and 1 in state B. Consider now what happens\\n9.1\\nAsynchronous Behavior\\n587\\nPresent\\nNext state\\nOutput, Q\\nstate\\nSR = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nA\\nA\\nA\\nB\\nA\\n0\\n0\\n\\n0\\nB\\nB\\nA\\nB\\nA\\n1\\n\\n1\\n\\n(a) State table\\n10 1\\n\\n00 1\\n\\n11 0\\n\\n01 0\\n\\n00 0\\n\\n10\\n\\n\\nA\\nB\\n01\\n\\n\\n11\\n\\n\\nSR/Q\\n(b) State diagram\\nFigure 9.3\\nMealy representation of the SR latch.\\nwhen the state of the circuit changes. Suppose that the present state is A and that the input\\nvaluation SR changes from 00 to 10. As the state table species, the next state of the FSM\\nis B. When the circuit reaches state B, the output Q will be 1. But in the Mealy model, the\\noutput is supposed to be affected immediately by a change in the input signals. Thus while\\nstill in state A, the change in SR to 10 should result in Q = 1. We could have written a 1\\nin the corresponding entry in the top row of the state table, but we have chosen to leave\\nthis entry unspecied instead. The reason is that since Q will change to 1 as soon as the\\ncircuit reaches state B, there is little to be gained in trying to make Q go to 1 a little sooner.\\nLeaving the entry unspecied allows us to assign either 0 or 1 to it, which may make the\\ncircuit that implements the state table somewhat simpler. A similar reasoning leads to the\\nconclusion that the two output entries where a change from B to A takes place can also be\\nleft unspecied.\\nUsing the state assignment y = 0 for A and y = 1 for B, the state-assigned table\\nrepresents a truth table for both Y and Q. The minimal expression for Y is the same as for\\nthe Moore model. To derive an expression for Q, we need to set the unspecied entries to\\n0 or 1. Assigning a 0 to the unspecied entry in the rst row and 1 to the two unspecied\\nentries in the second row produces Q = y and results in the circuit in Figure 9.1a.\\nTerminology\\nIn the preceding discussion we used the same terminology as in the previous chapter\\non synchronous sequential circuits. However, when dealing with asynchronous sequential\\n588\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\ncircuits, it is customary to use two different terms. Instead of a state table, it is more\\ncommon to speak of a ow table, which indicates how the changes in state ow as a result\\nof the changes in the input signals. Instead of a state-assigned table, it is usual to refer\\nto a transition table or an excitation table. We will use the terms ow table and excitation\\ntable in this chapter. A ow table will dene the state changes and outputs that must be\\ngenerated. An excitation table will depict the transitions in terms of the state variables. The\\nterm excitation table derives from the fact that a change from a stable state is performed by\\nexciting the next-state variables to start changing towards a new state.\\n9.2\\nAnalysis of Asynchronous Circuits\\nTo gain familiarity with asynchronous circuits, it is useful to analyze a few examples. We\\nwill keep in mind the general model in Figure 8.90, assuming that the delays in the feedback\\npaths are a representation of the propagation delays in the circuit. Then each gate symbol\\nwill represent an ideal gate with zero delay.\\nExample 9.1\\nGATED D LATCH\\nIn Chapters 7 and 8, we used the gated D latch as a key component in\\ncircuits that are controlled by a synchronizing clock. It is instructive to analyze this latch as\\nan asynchronous circuit, where the clock is just one of the inputs. It is reasonable to assume\\nthat the signals on the D and clock inputs do not change at the same time, thus meeting the\\nbasic requirement of asynchronous circuits.\\nFigure 9.4a shows the gated D latch drawn in the style of the model of Figure 8.90. This\\ncircuit was introduced in Figure 7.8 and discussed in section 7.3. The next-state expression\\nfor this circuit is\\nY = (C  D)  ((C  D)  y)\\n= CD + Cy + Dy\\nThe term Dy in this expression is redundant and could be deleted without changing the logic\\nfunction of Y. Hence the minimal expression is\\nY = CD + Cy\\nThe reason that the circuit implements the redundant term Dy is that this term solves a race\\ncondition known as a hazard; we will discuss hazards in detail in section 9.6.\\nEvaluating the expression for Y for all valuations of C, D, and y leads to the excitation\\ntable in Figure 9.4b. Note that the circuit changes its state only when C = 1 and D is\\ndifferent from the present state, y. In all other cases the circuit is stable. Using the symbols\\nA and B to represent the states y = 0 and y = 1, we obtain the ow table and the state\\ndiagram shown in parts (c) and (d).\\n9.2\\nAnalysis of Asynchronous Circuits\\n589\\nD\\nC\\nQ\\nY\\ny\\n(a) Circuit\\nPresent\\nNext state\\nstate\\nCD = 00\\n01\\n10\\n11\\ny\\nY\\nY\\nY\\nY\\nQ\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\n1\\n(b) Excitation table\\nPresent\\nNext state\\nstate\\nCD = 00\\n01\\n10\\n11\\nQ\\nA\\nA\\nA\\nA\\nB\\n0\\nB\\nB\\nB\\nA\\nB\\n1\\n(c) Flow table\\nx1\\n0x\\nx0\\n0x\\n11\\nA 0\\n\\nB 1\\n\\n10\\nCD\\n(d) State diagram\\nFigure 9.4\\nThe gated D latch.\\n590\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nExample 9.2\\nMASTER-SLAVE D FLIP-FLOP\\nIn Example 9.1 we analyzed the gated D latch as an asyn-\\nchronous circuit. Actually, all practical circuits are asynchronous. However, if the circuits\\nbehavior is tightly controlled by a clock signal, then simpler operating assumptions can\\nbe used, as we did in Chapter 8. Recall that in a synchronous sequential circuit all sig-\\nnals change values in synchronization with the clock signal. Now we will analyze another\\nsynchronous circuit as if it were an asynchronous circuit.\\nTwo gated D latches are used to implement the master-slave D ip-op, as illustrated\\nin Figure 7.10. This circuit is reproduced in Figure 9.5. We can analyze the circuit by\\ntreating it as a series connection of two gated D latches. Using the results from Example\\n9.1, the simplied next-state expressions can be written as\\nYm = CD + Cym\\nYs = Cym + Cys\\nwhere the subscripts m and s refer to the master and slave stages of the ip-op. These\\nexpressions lead to the excitation table in Figure 9.6a. Labeling the four states as S1 through\\nS4, we derive the ow table in Figure 9.6b. A state-diagram form of this information is\\ngiven in Figure 9.7.\\nLet us consider the behavior of this FSM in more detail. The state S1, where ymys = 00,\\nis stable for all input valuations except CD = 11. When C = 1, the value of D is stored in\\nthe master stage; hence CD = 11 causes the ip-op to change to S3, where ym = 1 and\\nys = 0. If the D input now changes back to 0, while the clock remains at 1, the ip-op\\nmoves back to the state S1. The transitions between S1 and S3 indicate that if C = 1,\\nthe output of the master stage, Qm = ym, tracks the changes in the D input signal without\\naffecting the slave stage. From S3 the circuit changes to S4 when the clock goes to 0. In S4\\nboth master and slave stages are set to 1 because the information from the master stage is\\ntransferred to the slave stage on the negative edge of the clock. Now the ip-op remains\\nin S4 until the clock goes to 1 and the D input changes to 0, which causes a change to S2.\\nIn S2 the master stage is cleared to 0, but the slave stage remains at 1. Again the ip-op\\nmay change between S2 and S4 because the master stage will track the changes in the D\\ninput signal while C = 1. From S2 the circuit changes to S1 when the clock goes low.\\nIn Figures 9.6 and 9.7, we indicated that the ip-op has only one output Q, which one\\nsees when the circuit is viewed as a negative-edge-triggered ip-op. From the observers\\nD\\nClk\\nQ\\nQ\\nD\\nC\\nQ\\nys\\nym\\nMaster\\nSlave\\nQ\\nD\\nClk\\nQ\\nQ\\nFigure 9.5\\nCircuit for the master-slave D ip-op.\\n9.2\\nAnalysis of Asynchronous Circuits\\n591\\nPresent\\nNext state\\nstate\\nC D = 00\\n01\\n10\\n11\\nOutput\\nym ys\\nYmYs\\nQ\\n00\\n0m\\n0\\n0m\\n0\\n0m\\n0\\n10\\n0\\n01\\n00\\n00\\n0m\\n1\\n11\\n1\\n10\\n11\\n11\\n00\\n1m\\n0\\n0\\n11\\n1m\\n1\\n1m\\n1\\n01\\n1m\\n1\\n1\\n(a) Excitation table\\nPresent\\nNext state\\nOutput\\nstate\\nC D = 00\\n01\\n10\\n11\\nQ\\nS1\\nSm\\n1\\nSm\\n1\\nSm\\n1\\nS3\\n0\\nS2\\nS1\\nS1\\nSm\\n2\\nS4\\n1\\nS3\\nS4\\nS4\\nS1\\nSm\\n3\\n0\\nS4\\nSm\\n4\\nSm\\n4\\nS2\\nSm\\n4\\n1\\n(b) Flow table\\nPresent\\nNext state\\nOutput\\nstate\\nC D = 00\\n01\\n10\\n11\\nQ\\nS1\\nSm\\n1\\nSm\\n1\\nSm\\n1\\nS3\\n0\\nS2\\nS1\\nSm\\n2\\nS4\\n1\\nS3\\nS4\\nS1\\nSm\\n3\\n0\\nS4\\nSm\\n4\\nSm\\n4\\nS2\\nSm\\n4\\n1\\n(c) Flow table with unspecified entries\\nFigure 9.6\\nExcitation and ow tables for Example 9.2.\\npoint of view, the ip-op has only two states, 0 and 1. But internally, the ip-op consists\\nof the master and slave parts, which gives rise to the four states described above.\\nWe should also examine the basic assumption that the inputs must change one at a time.\\nIf the circuit is stable in state S2, for which CD = 10, it is impossible to go from this state\\nto S1 under the inuence of the input valuation CD = 01 because this simultaneous change\\n592\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nx1\\n0x\\n10\\n11\\nS2 1\\n\\nS4 1\\n\\n10\\n11\\nx0\\n0x\\n11\\nS1 0\\n\\nS3 0\\n\\n10\\n0x\\n0x\\nCD\\nFigure 9.7\\nState diagram for the master-slave D ip-op.\\nin both inputs cannot occur. Thus in the second row of the ow table, instead of showing\\nS2 changing to S1 under CD = 01, this entry can be labeled as unspecied. The change\\nfrom S2 to S1 can be caused only by CD changing from 10 to 00. Similarly, if the circuit\\nis in state S3, where CD = 11, it cannot change to S4 by having CD = 00. This entry can\\nalso be left unspecied in the table. The resulting ow table is shown in Figure 9.6c.\\nIf we reverse the analysis procedure and, using the state assignment in Figure 9.6a,\\nsynthesize logic expressions for Ym and Ys, we get\\nYm = CD + Cym + ymD\\nYs = Cym + Cys + ymys\\nThe terms ymD and ymys in these expressions are redundant. As mentioned earlier, they are\\nincluded in the circuit to avoid race conditions, which are discussed in section 9.6.\\nExample 9.3\\nConsider the circuit in Figure 9.8. It is represented by the following expressions\\nY1 = y1y2 + w1y2 + w1w2y1\\nY2 = y1y2 + w1y2 + w2 + w1w2y1\\nz = y1y2\\nThe corresponding excitation and ow tables are given in Figure 9.9.\\nSome transitions in the ow table will not occur in practice because of the assumption\\nthat both w1 and w2 cannot change simultaneously. In state A the circuit is stable under the\\nvaluation w2w1 = 00. Its inputs cannot change to 11 without passing through the valuations\\n01 or 10, in which case the new state would be B or C, respectively. Thus the transition\\nfrom A under w2w1 = 11 can be left unspecied. Similarly, if the circuit is stable in state\\nB, in which case w2w1 = 01, it is impossible to force a change to state D by changing the\\ninputs to w2w1 = 10. This entry should also be unspecied. If the circuit is stable in state C\\nunder w2w1 = 11, it is not possible to go to A by changing the inputs directly to w2w1 = 00.\\n9.2\\nAnalysis of Asynchronous Circuits\\n593\\nz\\ny1\\ny2\\nY 1\\nY 2\\nw1\\nw2\\nFigure 9.8\\nCircuit for Example 9.3.\\nHowever, the transition to A is possible by changing the inputs one at a time because the\\ncircuit remains stable in C for both w2w1 = 01 and w2w1 = 10.\\nA different situation arises if the circuit is stable in state D under w2w1 = 00. It may\\nseem that the entry under w2w1 = 11 should be unspecied because this input change\\ncannot be made from the stable state D. But suppose that the circuit is stable in state B\\nunder w2w1 = 01. Now let the inputs change to w2w1 = 11. This causes a change to state\\nD. The circuit indeed changes to D, but it is not stable in this state for this input condition.\\nAs soon as it arrives into state D, the circuit proceeds to change to state C as required by\\nw2w1 = 11. It is then stable in state C as long as both inputs remain at 1. The conclusion\\nis that the entry that species the change from D to C under w2w1 = 11 is meaningful and\\nshould not be omitted. The transition from the stable state B to the stable state C, which\\npasses through state D, illustrates that it is not imperative that all transitions be directly from\\none stable state to another. A state through which a circuit passes en route from one stable\\nstate to another is called an unstable state. Transitions that involve passing through an\\nunstable state are not harmful as long as the unstable state does not generate an undesirable\\noutput signal. For example, if a transition is between two stable states for which the output\\nsignal should be 0, it would be unacceptable to pass through an unstable state that causes\\nthe output to be 1. Even though the circuit changes through the unstable state very quickly,\\nthe short glitch in the output signal is likely to be troublesome. This is not a problem in our\\nexample. When the circuit is stable in B, the output is z = 0. When the inputs change to\\nw2w1 = 11, the transition to state D maintains the output at 0. It is only when the circuit\\nnally changes into state C that z will change to 1. Therefore, the change from z = 0 to\\nz = 1 occurs only once during the course of these transitions.\\n594\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nY2Y1\\nY2Y1\\nz\\n00\\n0m\\n0\\n01\\n10\\n11\\n0\\n01\\n11\\n0m\\n1\\n11\\n11\\n0\\n10\\n00\\n1m\\n0\\n1m\\n0\\n1m\\n0\\n1\\n11\\n1m\\n1\\n10\\n10\\n10\\n0\\n(a) Excitation table\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\nD\\n0\\nB\\nD\\nBm D\\nD\\n0\\nC\\nA\\nCm Cm Cm\\n1\\nD\\nDm C\\nC\\nC\\n0\\n(b) Flow table\\nFigure 9.9\\nExcitation and ow tables for the circuit in Figure 9.8.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\nD\\n0\\nC\\nA\\nCm Cm Cm\\n1\\nD\\nDm C\\nC\\nC\\n0\\nFigure 9.10\\nModied ow table for Example 9.3.\\nA modied ow table, showing the unspecied transitions, is presented in Figure 9.10.\\nThe table indicates the behavior of the circuit in Figure 9.8 in terms of state transitions. If\\nwe dont know what the circuit is supposed to do, it may be difcult to discover the practical\\napplication for a given circuit. Fortunately, in practice the purpose of the circuit is known,\\nand the analysis is done by the designer to ascertain that the circuit performs as desired. In\\n9.2\\nAnalysis of Asynchronous Circuits\\n595\\nour example it is apparent that the circuit generates the output z = 1 in state C, which it\\nreaches as a result of some input patterns that are detected using the other three states. The\\nstate diagram derived from Figure 9.10 is shown in Figure 9.11.\\nThis diagram actually implements a control mechanism for a simple vending machine\\nthat accepts two types of coins, say, dimes and nickels, and dispenses merchandise such as\\ncandy. If w1 represents a nickel and w2 represents a dime, then a total of 10 cents must be\\ndeposited to get the FSM into state C where the candy is released. The coin mechanism\\naccepts only one coin at a time, which means that w2w1 = 11 can never occur. Therefore,\\nthe transition discussed above, from B to C, through the unstable state D would not occur.\\nObserve that both states B and D indicate that 5 cents has been deposited. State B indicates\\nthat a nickel is presently being sensed by the coin receptor, while D indicates that 5 cents\\nhas been deposited and the coin receptor is presently empty. In state D it is possible to\\ndeposit either a nickel or a dime, both leading to state C. No distinction is made between\\nthe two types of coins in state D; hence the machine would not give change if 15 cents\\nis deposited. From state A a dime leads directly to state C. Knowing that the condition\\nw2w1 = 11 will not occur allows the ow table to be specied as shown in Figure 9.12. If\\n01\\nx1\\n1x\\n10\\nw2w1\\nA 0\\n\\nC 1\\n\\nB 0\\n\\nD 0\\n\\n00\\n00\\n00\\n00\\n11\\nx1\\n1x\\n01\\nFigure 9.11\\nState diagram for Example 9.3.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nA\\nCm Cm\\n1\\nD\\nDm C\\nC\\n0\\nw2\\ndime\\nw1\\nnickel\\nFigure 9.12\\nFlow table for a simple vending machine.\\n596\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nwe were to synthesize the sum-of-products logic expressions for Y1 and Y2, using the state\\nassignment in Figure 9.9a, we would end up with the circuit in Figure 9.8.\\nSteps in the Analysis Process\\nWe have demonstrated the analysis process using illustrative examples. The required\\nsteps can be stated as follows:\\n\\nA given circuit is interpreted in the form of the general model in Figure 8.90. That is,\\neach feedback path is cut, and a delay element is inserted at the point where the cut\\nis made. The input signal to the delay element represents a corresponding next-state\\nvariable, Yi, while the output signal is the present-state variable, yi. A cut can be made\\nanywhere in a particular loop formed by the feedback connection, as long as there is\\nonly one cut per (state variable) loop. Thus the number of cuts that should be made\\nis the smallest number that results in there being no feedback anywhere in the circuit\\nexcept from the output of a delay element. This minimal number of cuts is sometimes\\nreferred to as the cut set. Note that the analysis based on a cut made at one point in a\\ngiven loop may not produce the same ow table as an analysis on a cut made at some\\nother point in this loop. But both ow tables would reect the same functional behavior\\nin terms of the applied inputs and generated outputs.\\n\\nNext-state and output expressions are derived from the circuit.\\n\\nThe excitation table corresponding to the next-state and output expressions is derived.\\n\\nAow table is obtained, associating some (arbitrary) names with the particular encoded\\nstates.\\n\\nA corresponding state diagram is derived from the ow table if desired.\\n9.3\\nSynthesis of Asynchronous Circuits\\nSynthesisofasynchronoussequentialcircuitsfollowsthesamebasicstepsusedtosynthesize\\nthe synchronous circuits, which were discussed in Chapter 8. There are some differences\\ndue to the asynchronous nature, which make the asynchronous circuits more difcult to\\ndesign. We will explain the differences by investigating a few design examples. The basic\\nsteps are\\n\\nDevise a state diagram for an FSM that realizes the required functional behavior.\\n\\nDerive the ow table and reduce the number of states if possible.\\n\\nPerform the state assignment and derive the excitation table.\\n\\nObtain the next-state and output expressions.\\n\\nConstruct a circuit that implements these expressions.\\nWhen devising a state diagram, or perhaps the ow table directly, it is essential to ensure\\nthat when the circuit is in a stable state, the correct output signals are generated. Should it\\n9.3\\nSynthesis of Asynchronous Circuits\\n597\\nbe necessary to pass through an unstable state, this state must not produce an undesirable\\noutput signal.\\nMinimization of states is not straightforward. A minimization procedure is described\\nin section 9.4.\\nStateassignmentisnotdonewiththesolepurposeofreducingthecostofthenalcircuit.\\nIn asynchronous circuits some state assignments may cause the circuit to be unreliable. We\\nwill explain this problem using the examples that follow.\\nExample 9.4\\nSERIAL PARITY GENERATOR\\nSuppose that we want to design a circuit that has an input\\nw and an output z, such that when pulses are applied to w, the output z is equal to 0 if the\\nnumber of previously applied pulses is even and z is equal to 1 if the number of pulses is\\nodd. Hence the circuit acts as a serial parity generator.\\nLet A be the state that indicates that an even number of pulses has been received. Using\\nthe Moore model, the output z will be equal to 0 when the circuit is in state A. As long\\nas w = 0, the circuit should remain in A, which is specied by a transition arc that both\\noriginates and terminates in state A. Thus A is stable when w = 0. When the next pulse\\narrives, the input w = 1 should cause the FSM to move to a new state, say, B, which\\nproduces the output z = 1. When the FSM reaches B, it must remain stable in this state as\\nlong as w = 1. This is specied by a transition arc that originates and terminates in B. The\\nnext input change occurs when w goes to 0. In response the FSM must change to a state\\nwhere z = 1 and which corresponds to the fact that a complete pulse has been observed,\\nnamely, that w has changed from 1 to 0. Let this state be C; it must be stable under the input\\ncondition w = 0. The arrival of the next pulse makes w = 1, and the FSM must change\\nto a state, D, that indicates that an even number of pulses has been observed and that the\\nlast pulse is still present. The state D is stable under w = 1, and it causes the output to be\\nz = 0. Finally, when w returns to 0 at the end of the pulse, the FSM returns to state A, which\\nindicates an even number of pulses and w equal to 0 at the present time. The resulting state\\ndiagram is shown in Figure 9.13a.\\nA key point to understand is why it is necessary to have four states rather than just two,\\nconsidering that we are merely trying to distinguish between the even and odd number of\\ninput pulses. States B and C cannot be combined into a single state even though they both\\nindicate that an odd number of pulses has been observed. Suppose we had simply tried to\\nuse state B alone for this purpose. Then it would have been necessary to add an arc with a\\nlabel 0 that originates and terminates in state B, which is ne. The problem is that without\\nstate C, there would have to be a transition from state B directly to D if the input is w = 1\\nto respond to the next change in the input when a new pulse arrives. It would be impossible\\nto have B both stable under w = 1 and have a change to D effected for the same input\\ncondition. Similarly, we can show that the states A and D cannot be combined into a single\\nstate.\\nFigure 9.13b gives the ow table that corresponds directly to the state diagram. In\\nmany cases the designer can derive a ow table directly. We are using the state diagram\\nmostly because it provides a simpler visual picture of the effect of the transitions in an FSM.\\nThe next step is to assign values to the states in terms of the state variables. Since there\\nare four states in our FSM, there have to be at least two state variables. Let these variables\\n598\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n1\\n1\\n0\\nA 0\\n\\nD 0\\n\\nB 1\\n\\nC 1\\n\\n0\\n0\\n0\\n1\\n1\\n(a) State diagram\\nPresent\\nNext state\\nOutput\\nState\\nw = 0\\nw = 1\\nz\\nA\\nA\\nB\\n0\\nB\\nC\\nB\\n1\\nC\\nC\\nD\\n1\\nD\\nA\\nD\\n0\\n(b) Flow table\\nFigure 9.13\\nParity-generating asynchronous FSM.\\nbe y1 and y2. As a rst attempt at the state assignment, let the states A, B, C, and D be\\nencoded as y2y1 = 00, 01, 10, and 11, respectively. This assignment leads to the excitation\\ntable in Figure 9.14a. Unfortunately, it has a major aw. The circuit that implements this\\ntable is stable in state D = 11 under the input condition w = 1. But consider what happens\\nnext if the input changes to w = 0. According to the excitation table, the circuit should\\nchange to state A = 00 and remain stable in this state. The problem is that in going from\\ny2y1 = 11 to y2y1 = 00 both state variables must change their values. This is unlikely\\nto occur at exactly the same time. In an asynchronous circuit the values of the next-state\\nvariables are determined by networks of logic gates with varying propagation delays. Thus\\nwe should expect that one state variable will change slightly before the other, which could\\nput the circuit into a state where it may react to the input in an undesirable way. Suppose\\nthat y1 changes rst. Then the circuit goes from y2y1 = 11 to y2y1 = 10. As soon as it\\nreaches this state, C, it will attempt to remain there if w = 0, which is a wrong outcome. On\\nthe other hand, suppose that y2 changes rst. Then there will be a change from y2y1 = 11\\nto y2y1 = 01, which corresponds to state B. Since w = 0, the circuit will now try to change\\nto y2y1 = 10. This again requires that both y1 and y2 change; assuming that y1 changes rst\\n9.3\\nSynthesis of Asynchronous Circuits\\n599\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nz\\n00\\n0m\\n0\\n01\\n0\\n01\\n10\\n0m\\n1\\n1\\n10\\n1m\\n0\\n11\\n1\\n11\\n00\\n1m\\n1\\n0\\n(a) Poor state assignment\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny2y1\\nY2Y1\\nz\\n00\\n0m\\n0\\n01\\n0\\n01\\n11\\n0m\\n1\\n1\\n11\\n1m\\n1\\n10\\n1\\n10\\n00\\n1m\\n0\\n0\\n(b) Good state assignment\\nFigure 9.14\\nState assignment for Figure 9.13b.\\nin the transition from y2y1 = 01, the circuit will nd itself in the state y2y1 = 00, which is\\nthe correct destination state, A. This discussion indicates that the required transition from\\nD to A will be performed correctly if y2 changes before y1, but it will not work if y1 changes\\nbefore y2. The result depends on the outcome of the race to change between the signals\\ny1 and y2.\\nThe uncertainty caused by multiple changes in the state variables in response to an\\ninput that should lead to a predictable change from one stable state to another has to be\\neliminated. The term race condition is used to refer to such unpredictable behavior. We\\nwill discuss this issue in detail in section 9.5.\\nRace conditions can be eliminated by treating the present-state variables as if they were\\ninputs to the circuit, meaning that only one state variable is allowed to change at a time. For\\nour example the assignment A = 00, B = 01, C = 11, and D = 10 achieves this objective.\\nThe resulting excitation table is presented in Figure 9.14b. The reader should verify that\\nall transitions involve changing a single state variable.\\n600\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nFrom Figure 9.14b the next-state and output expressions are\\nY1 = wy2 + wy1 + y1y2\\nY2 = wy2 + wy1 + y1y2\\nz = y1\\nThe last product term in the expressions for Y1 and Y2 is included to deal with possible\\nhazards, which are discussed in section 9.6. The corresponding circuit is shown in Fig-\\nure 9.15.\\nIt is interesting to consider how the serial parity generator could be implemented using\\na synchronous approach. All that is needed is a single ip-op that changes its state with\\nthe arrival of each input pulse. The positive-edge-triggered D ip-op in Figure 9.16\\ny1\\ny2\\nw\\nz\\nFigure 9.15\\nCircuit that implements the FSM in Figure 9.13b.\\nw\\nz\\nD\\nQ\\nQ\\nFigure 9.16\\nSynchronous solution for Example 9.4.\\n9.3\\nSynthesis of Asynchronous Circuits\\n601\\naccomplishes the task, assuming that the ip-op is initially set to Q = 0. The logic\\ncomplexity of the ip-op is exactly the same as the circuit in Figure 9.15. Indeed, if we\\nuse the preceding expressions for Y1 and Y2 and substitute C for w, D for y2, ym for y1, and\\nys for y2, we end up with the excitation expressions shown for the master-slave D ip-op in\\nExample 9.2. The circuit in Figure 9.15 is actually a negative-edge-triggered master-slave\\nip-op, with the complement of its Q output (y2) connected to its D input. The output z is\\nconnected to the output of the master stage of the ip-op.\\nExample 9.5\\nMODULO-4 COUNTER\\nChapters 7 and 8 described how counters can be implemented\\nusing ip-ops. Now we will synthesize a counter as an asynchronous sequential circuit.\\nFigure 9.17 depicts a state diagram for a modulo-4 up-counter, which counts the number\\nof pulses on an input line, w. The circuit must be able to react to all changes in the input\\nsignal; thus it must take specic actions at both the positive and negative edges of each\\npulse. Therefore, eight states are needed to deal with the edges in four consecutive pulses.\\nThe counter begins in state A and stays in this state as long as w = 0. When w changes\\nto 1, a transition to state B is made and the circuit remains stable in this state as long as\\nw = 1. When w goes back to 0, the circuit moves to state C and remains stable until w\\nbecomes 1 again, which causes a transition to state D, and so on. Using the Moore model,\\nthe states correspond to specic counts. There are two states for each particular count: the\\nstate that the FSM enters when w changes from 0 to 1 at the start of a pulse and the state that\\nthe FSM enters when w goes back to 0 at the end of the pulse. States B and C correspond\\nto the count of 1, states D and E to 2, and states F and G to 3. States A and H represent the\\ncount of 0.\\nFigure 9.18 shows the ow and excitation tables for the counter. The state assignment\\nis chosen such that all transitions between states require changing the value of only one\\n1\\n1\\n0\\nA 0\\n\\nH 0\\n\\nB 1\\n\\nG 3\\n\\n0\\n0\\n1\\n1\\nC 1\\n\\nF 3\\n\\nD 2\\n\\nE 2\\n\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\nFigure 9.17\\nState diagram for a modulo-4 counter.\\n602\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nAm\\nB\\n0\\nB\\nC\\nBm\\n1\\nC\\nCm\\nD\\n1\\nD\\nE\\nDm\\n2\\nE\\nEm\\nF\\n2\\nF\\nG\\nFm\\n3\\nG\\nGm\\nH\\n3\\nH\\nA\\nHm\\n0\\n(a) Flow table\\nMod-8 output\\nz3z2z1\\n000\\n001\\n010\\n011\\n100\\n101\\n110\\n111\\n(b) Excitation table\\n(c) Output for counting\\nthe edges\\nPresent\\nNext state\\nstate\\nw = 0\\nw = 1\\nOutput\\ny3y2y1\\nY3Y2Y1\\nz2z1\\n000\\n000\\n001\\n00\\n001\\n011\\n001\\n01\\n011\\n011\\n010\\n01\\n010\\n110\\n010\\n10\\n110\\n110\\n111\\n10\\n111\\n101\\n111\\n11\\n101\\n101\\n100\\n11\\n100\\n000\\n100\\n00\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nFigure 9.18\\nFlow and excitation tables for a modulo-4 counter.\\n9.3\\nSynthesis of Asynchronous Circuits\\n603\\nstate variable to eliminate the possibility of race conditions. The output is encoded as a\\nbinary number, using variables z2 and z1. From the excitation table the next-state and output\\nexpressions are\\nY1 = wy1 + wy2y3 + wy2y3 + y1y2y3 + y1y2y3\\n= wy1 + (w + y1)(y2y3 + y2y3)\\nY2 = wy2 + wy1y3 + y1y2 + y2y3\\nY3 = wy3 + y1y3 + y1y2w + y2y3\\nz1 = y1\\nz2 = y1y3 + y1y2\\nThese expressions dene the circuit that implements the required modulo-4 pulse counter.\\nIn the preceding derivation we designed a circuit that changes its state on every edge\\nof the input signal w, requiring a total of eight states. Since the circuit is supposed to count\\nthe number of complete pulses, which contain a rising and a falling edge, the output count\\nz2z1 changes its value only in every second state. This FSM behaves like a synchronous\\nsequential circuit in which the output count changes only as a result of w changing from 0\\nto 1.\\nSuppose now that we want to count the number of times the signal w changes its value,\\nthat is, the number of its edges. The state transitions specied in Figures 9.17 and 9.18\\ndene an FSM that can operate as a modulo-8 counter for this purpose. We only need to\\nspecify a distinct output in each state, which can be done as shown in Figure 9.18c. The\\nvalues of z3z2z1 indicate the counting sequence 0, 1, 2, . . . , 7, 0. Using this specication\\nof the output and the state assignment in Figure 9.18b, the resulting output expressions are\\nz1 = y1  y2  y3\\nz2 = y2  y3\\nz3 = y3\\nExample 9.6\\nA SIMPLE ARBITER\\nIn computer systems it is often useful to have some resource shared\\nby a number of different devices. Usually, the resource can be used by only one device at a\\ntime. When various devices need to use the resource, they have to request to do so. These\\nrequests are handled by an arbiter circuit. When there are two or more outstanding requests,\\nthe arbiter may use some priority scheme to choose one of them, as already discussed in\\nsection 8.8.\\nWe will now consider an example of a simple arbiter implemented as an asynchronous\\nsequential circuit. To keep the example small, suppose that two devices are competing\\nfor the shared resource, as indicated in Figure 9.19a. Each device communicates with the\\narbiter by means of two signalsRequest and Grant. When a device needs to use the shared\\nresource, it raises its Request signal to 1. Then it waits until the arbiter responds with the\\nGrant signal.\\nFigure 9.19b illustrates a commonly used scheme for communication between two\\nentities in the asynchronous environment, known as handshake signaling. Two signals are\\n604\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nArbiter\\nRequest1\\nGrant1\\nRequest2\\nGrant2\\nDevice 1\\nDevice 2\\nShared\\nresource\\n(a) Arbitration structure\\nRequest (r)\\nGrant (g)\\n(b) Handshake signaling\\nFigure 9.19\\nArbitration example.\\nused to provide the handshake. A device initiates the activity by raising a request, r = 1.\\nWhen the shared resource is available, the arbiter responds by issuing a grant, g = 1.\\nWhen the device receives the grant signal, it proceeds to use the requested shared resource.\\nWhen it completes its use of the resource, it drops its request by setting r = 0. When\\nthe arbiter sees that r = 0, it deactivates the grant signal, making g = 0. The arrows in\\nthe gure indicate the cause-effect relationships in this signaling scheme; a change in one\\nsignal causes a change in the other signal. The time elapsed between the changes in the\\ncause-effect signals depends on the specic implementation of the circuit. A key point is\\nthat there is no need for a synchronizing clock.\\nA state diagram for our simple arbiter is given in Figure 9.20. There are two inputs, the\\nrequest signals r1 and r2, and two outputs, the grant signals g1 and g2. The diagram depicts\\nthe Moore model of the required FSM, where the arcs are labeled as r2r1 and the state\\noutputs as g2g1. The quiescent state is A, where there are no requests. State B represents the\\nsituation in which Device 1 is given permission to use the resource, and state C denotes the\\nsame for Device 2. Thus B is stable if r2r1 = 01, and C is stable if r2r1 = 10. To conform\\nto the rules of asynchronous circuit design, we will assume that the inputs r1 and r2 become\\nactivated one at a time. Hence, in state A it is impossible to have a change from r2r1 = 00\\nto r2r1 = 11. The situation where r2r1 = 11 occurs only when a second request is raised\\nbefore the device that has the grant signal completes its use of the shared resource, which\\ncan happen in states B and C. If the FSM is stable in either state B or C, it will remain in\\nthis state if both r1 and r2 go to 1.\\nThe ow table is given in Figure 9.21a, and the excitation table is presented in Figure\\n9.21b. It is impossible to choose a state assignment such that all changes between states\\n9.3\\nSynthesis of Asynchronous Circuits\\n605\\n01\\nA 0\\n\\n0\\nB 01\\n\\nC 10\\n\\n00\\n11\\n00\\n00\\n10\\n01\\n10\\n01\\n10\\n11\\nr2r1\\nFigure 9.20\\nState diagram for the arbiter.\\nPresent\\nNext state\\nOutput\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\ng2g1\\nA\\nAm B\\nC\\n00\\nB\\nA\\nBm C\\nBm\\n01\\nC\\nA\\nB\\nCm Cm\\n10\\n(a) Flow table\\nPresent\\nNext state\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\ng2g1\\nA\\n00\\n0m\\n0\\n01\\n10\\n00\\nB\\n01\\n00\\n0m\\n1\\n10\\n0m\\n1\\n01\\nC\\n10\\n00\\n01\\n1m\\n0\\n1m\\n0\\n10\\nD\\n11\\n01\\n10\\ndd\\n(b) Excitation table\\nFigure 9.21\\nImplementation of the arbiter.\\n606\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nA, B, and C involve a change in a single state variable only. In the chosen assignment\\nthe transitions to or from state A are handled properly, but the transitions between states\\nB and C involve changes in the values of both state variables y1 and y2. Suppose that the\\ncircuit is stable in state B under input valuation r2r1 = 11. Now let the inputs change to\\nr2r1 = 10. This should cause a change to state C, which means that the state variables must\\nchange from y2y1 = 01 to 10. If y1 changes faster than y2, then the circuit will nd itself\\nmomentarily in state y2y1 = 00, which leads to the desired nal state because from state\\nA there is a specied transition to C under the input valuation 10. But if y2 changes faster\\nthan y1, the circuit will reach the state y2y1 = 11, which is not dened in the ow table. To\\nmake sure that even in this case the circuit will proceed to the required destination C, we\\ncan include the state y2y1 = 11, labeled D, in the excitation table and specify the required\\ntransition as shown in the gure. A similar situation arises when the circuit is stable in C\\nunder r2r1 = 11, and it has to change to B when r2 changes from 1 to 0.\\nThe output values for the extra state D are indicated as dont cares. Whenever a specic\\noutput is changing from 0 to 1 or from 1 to 0, exactly when this change takes place is not\\nimportant if the correct value is produced when the circuit is in a stable state. The dont-care\\nspecication may lead to a simpler realization of the output functions. It is important to\\nensure that unspecied outputs will not result in a value that may cause erroneous behavior.\\nFrom Figure 9.21b it is possible that during the short time when the circuit passes through\\nthe unstable state D the outputs become g2g1 = 11. This is harmless in our example because\\nthe device that has just nished using the shared resource will not try to use it again until its\\ngrant signal has returned to 0 to indicate the end of the handshake with the arbiter. Observe\\nthat if this condition occurs when changing from B to C, then g1 remains 1 slightly longer\\nand g2 becomes 1 slightly earlier. Similarly, if the transition is from C to B, then the change\\nin g1 from 0 to 1 happens slightly earlier and g2 changes to 0 slightly later. In both of these\\ncases there is no glitch on either g1 or g2.\\nFrom the excitation table the following next-state and output expressions are derived\\nY1 = r2r1 + r1y2\\nY2 = r2r1 + r2y2\\ng1 = y1\\ng2 = y2\\nRewriting the rst two expressions as\\nY1 = r1(r2 + y2)\\n= r1r2y2\\nY2 = r2(r1 + y2)\\nproduces the circuit in Figure 9.22. Observe that this circuit responds very quickly to the\\nchanges in the input signals. This behavior is in sharp contrast to the arbiter discussed in\\nsection 8.8 in which the synchronizing clock determines the minimum response time.\\nThe difculty with the race condition that arises in state changes between B and C can\\nbe resolved in another way. We can simply prevent the circuit from reaching an unspecied\\nstate. Figure 9.23a shows a modied ow table in which transitions between states B and\\n9.3\\nSynthesis of Asynchronous Circuits\\n607\\ny2\\ng1\\ng2\\nr1\\nr2\\nFigure 9.22\\nThe arbiter circuit.\\nPresent\\nNext state\\nOutput\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\ng2g1\\nA\\nAm B\\nC\\n00\\nB\\nA\\nBm A\\nBm\\n01\\nC\\nA\\nA\\nCm Cm\\n10\\n(a) Modified flow table\\nPresent\\nNext state\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\ng2g1\\n00\\n0m\\n0\\n01\\n10\\n00\\n01\\n00\\n0m\\n1\\n00\\n0m\\n1\\n01\\n10\\n00\\n00\\n1m\\n0\\n1m\\n0\\n10\\n(b) Modified excitation table\\nFigure 9.23\\nAn alternative for avoiding a critical race in\\nFigure 9.21a.\\n608\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nC are made via state A. If the circuit is stable in B and the input valuation changes from\\nr2r1 = 11 to 10, a change to A will occur rst. As soon as the circuit reaches A, which is not\\nstable for the input valuation 10, it will proceed to the stable state C. The detour through\\nthe unstable state A is acceptable because in this state the output is g2g1 = 00, which is\\nconsistent with the desired operation of the arbiter. The change from C to B is handled\\nusing the same approach. From the modied excitation table in Figure 9.23b, the following\\nnext-state expressions are derived\\nY1 = r1y2\\nY2 = r1r2y1 + r2y2\\nThese expressions give rise to a circuit different from the one in Figure 9.22. However,\\nboth circuits implement the functionality required in the arbiter.\\nNext we will attempt to design the same arbiter using the Mealy model specication.\\nFrom Figure 9.20 it is apparent that the states B and C are fundamentally different because\\nfor the input r2r1 = 11 they must produce two different outputs. But state A is unique only\\nto the extent that it generates the output g2g1 = 00 whenever r2r1 = 00. This condition\\ncould be specied in both B and C if the Mealy model is used. Figure 9.24 gives a suitable\\nstate diagram. The ow and excitation tables are presented in Figure 9.25, which lead to\\nthe following expressions\\nY = r2r1 + r1y + r2y\\ng1 = r1y\\ng2 = r2y\\nDespite needing a single state variable, this circuit requires more gates for implementation\\nthan does the Moore version in Figure 9.22.\\nAn important notion in the above examples is that it is necessary to pay careful attention\\nto the state assignment, to avoid races in changing of the values of the state variables. Sec-\\ntion 9.5 deals with this issue in more detail.\\nWe made the basic assumption that the request inputs to the arbiter FSM change their\\nvalues one at a time, which allows the circuit to reach a stable state before the next change\\ntakes place. If the devices are totally independent, they can raise their requests at any time.\\nSuppose that each device raises a request every few seconds. Since the arbiter circuit needs\\nonly a few nanoseconds to change from one stable state to another, it is quite unlikely that\\nbothdeviceswillraisetheirrequestssoclosetoeachotherthatthearbitercircuitwillproduce\\nerroneous outputs. However, while the probability of an error caused by the simultaneous\\n1x 10\\n\\n00 00\\n\\nx1 01\\n\\n00 00\\n\\n10\\n0\\n\\n\\nB\\nC\\n01 0\\n\\nFigure 9.24\\nMealy model for the arbiter FSM.\\n9.4\\nState Reduction\\n609\\nPresent\\nNext state\\nOutput g2g1\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nB\\nBm Bm C\\nBm 00\\n01\\n0\\n01\\nC\\nCm B\\nCm Cm 00\\n0\\n10\\n10\\n(a) Flow diagram\\nPresent\\nNext state\\nOutput\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\ny\\nY\\ng2g1\\n0\\n0m 0m 1\\n0m 00\\n01\\nd0\\n01\\n1\\n1m 0\\n1m 1m 00\\n0d\\n10\\n10\\n(b) Excitation table\\nFigure 9.25\\nMealy model implementation of the arbiter FSM.\\narrival of requests is extremely low, it is not zero. If this small possibility of an error cannot\\nbe tolerated, then it is possible to feed the request signals through a special circuit called\\nthe mutual exclusion (ME) element. This circuit has two inputs and two outputs. If both\\ninputs are 0, then both outputs are 0. If only one input is 1, then the corresponding output\\nis 1. If both inputs are 1, the circuit makes one output go to 1 and keeps the other at 0.\\nUsing the ME element would change the design of the arbiter slightly; because the valuation\\nr2r1 = 11 would never occur, all entries in the corresponding column in Figure 9.21 would\\nbe dont cares. The ME element and the issue of simultaneous changes in input signals are\\ndiscussed in detail in reference [6]. Finally, we should note that a similar problem arises\\nin synchronous circuits in which one or more inputs are generated by a circuit that is not\\ncontrolled by a common clock. We will deal with this issue in section 10.3.3 in Chapter 10.\\n9.4\\nState Reduction\\nIn Chapter 8 we saw that reducing the number of states needed to realize the functionality\\nof a given FSM usually leads to fewer state variables, which means that fewer ip-ops are\\nrequired in the corresponding synchronous sequential circuit. In asynchronous sequential\\ncircuits it is also useful to try to reduce the number of states because this usually results in\\nsimpler implementations.\\n610\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nWhen designing an asynchronous FSM, the initial ow table is likely to have many\\nunspecied (dont-care) entries, because the designer has to obey the restriction that only\\none input variable can change its value at a time. For example, suppose that we want to\\ndesign the FSM for the simple vending machine considered in Example 9.3. Recall that\\nthe machine accepts nickels and dimes and dispenses candy when 10 cents is deposited;\\nthe machine does not give change if 15 cents is deposited. An initial state diagram for\\nthis FSM can be derived in straightforward fashion by enumerating all possible sequences\\nof depositing the coins to give a sum of at least 10 cents. Figure 9.26a shows a possible\\ndiagram, dened as a Moore model. Starting in a reset state, A, the FSM remains in this\\nstate as long as no coin is deposited. This is denoted by an arc labeled 0 to indicate that\\nN = D = 0. Now let an arc with the label N denote that the coin-sensing mechanism has\\ndetected a nickel and has generated a signal N = 1. Similarly, let D denote that a dime has\\nbeen deposited. If N = 1, then the FSM has to move to a new state, say, B, and it must\\nremain stable in this state as long as N has the value of 1. Since B corresponds to 5 cents\\nbeing deposited, the output in this state has to be 0. If a dime is deposited in state A, then\\nthe FSM must move to a different state, say, C. The machine should stay in C as long as\\nD = 1, and it should release the candy by generating the output of 1. These are the only\\npossible transitions from state A, because it is impossible to insert two coins at the same\\ntime, which means that DN = 11 can be treated as a dont-care condition. Next, in state\\nB there must be a return to the condition DN = 00 because the coin-sensing mechanism\\nwill detect the second coin some time after the rst coin has cleared the mechanism. This\\nbehavior is consistent with the requirement that only one input variable can change at a\\ntime; hence it is not allowed to go from DN = 01 to DN = 10. The input DN = 10\\ncannot occur in state B and should be treated as a dont care. The input DN = 00 takes\\nthe FSM to a new state, D, which indicates that 5 cents has been deposited and that there\\nis no coin in the sensing mechanism. In state D it is possible to deposit either a nickel or\\na dime. If DN = 01, the machine moves to state E, which denotes that 10 cents has been\\ndeposited and generates the output of 1. If DN = 10, the machine moves to state F, which\\nalso generates the output of 1. Finally, when the FSM is in any of the states C, E, or F, the\\nonly possible input is DN = 00, which returns the machine to state A.\\nThe ow table for this FSM is given in Figure 9.26b. It shows explicitly all dont-care\\nentries. Such unspecied entries provide a certain amount of exibility that can be exploited\\nin reducing the number of states. Note that in each row of this table there is only one stable\\nstate. Such tables, where there is only one stable state for each row, are often referred to as\\nprimitive ow tables.\\nSeveral techniques have been developed for state reduction. In this section we will\\ndescribe a two-step process. In the rst step we will apply the partitioning procedure from\\nsection 8.6.1, assuming that the potentially equivalent rows in a ow table must produce\\nthe same outputs. As an additional constraint, for two rows to be potentially equivalent any\\nunspecied entries must be in the same next-state columns. Thus combining the equivalent\\nstates into a single state will not remove the dont cares and the exibility that they provide.\\nIn the second step, the rows are merged exploiting the unspecied entries. Two rows can be\\nmerged if they have no conicting next-state entries. This means that their next-state entries\\nfor any given valuation of inputs are either the same, or one of them is unspecied, or both\\nrows indicate a stable state. If the Moore model is used, then the two rows (states) must\\nproduce the same outputs. If the Mealy model is used, then the two states must produce the\\nsame outputs for any input valuations for which both states are stable.\\n9.4\\nState Reduction\\n611\\nA 0\\n\\nB 0\\n\\nC 1\\n\\nD 0\\n\\nE 1\\n\\nF 1\\n\\n0\\n0\\n0\\n0\\n0\\n0\\nD\\nN\\nN\\nN\\nN\\nD\\nD\\n0\\nD\\n(a) Initial state diagram\\nPresent\\nNext state\\nOutput\\nState\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\nA\\nB\\nC\\n\\n0\\nB\\nD\\nB\\n\\n\\n0\\nC\\nA\\n\\nC\\n\\n1\\nD\\nD\\nE\\nF\\n\\n0\\nE\\nA\\nE\\n\\n\\n1\\nF\\nA\\n\\nF\\n\\n1\\n(b) Initial ow table\\nFigure 9.26\\nDerivation of an FSM for the simple vending machine.\\nExample 9.7\\nWe will now show how the ow diagram in Figure 9.26b can be reduced to the optimized\\nform in Figure 9.12. The rst step in the state-reduction process is the partitioning procedure\\nfrom section 8.6.1. States A and D are stable under the input valuation DN = 00, producing\\nthe output of 0; they also have the unspecied entries in the same position. States C and F\\nare stable under DN = 10, generating z = 1, and they have the same unspecied entries.\\nStates B and E have the same unspecied entries, but when they are stable under DN = 01\\n612\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nthe state B produces z = 0 while E generates z = 1; they are not equivalent. Therefore, the\\ninitial partition is\\nP1 = (AD)(B)(CF)(E)\\nThe successors of A and D are (A, D) for DN = 00, (B, E) for 01, and (C, F) for 10. Since\\nthe (B, E) pair is not in the same block of P1, it follows that A and D are not equivalent.\\nThe successors of C and F are (A, A) for 00 and (C, F) for 10; each pair is in a single block.\\nThus the second partition is\\nP2 = (A)(D)(B)(CF)(E)\\nThe successors of C and F in P2 are in the same block of P2, which means that\\nP3 = P2\\nThe conclusion is that rows C and F are equivalent. Combining them into a single row and\\nchanging all Fs into Cs gives the ow table in Figure 9.27.\\nNext we can try to merge some rows in the ow table by exploiting the existence of\\nunspecied entries. The only row that can be merged with others is C. It can be merged\\nwith either A or E, but not both. Merging C with A would mean that the new state has to\\ngenerate z = 0 when it is stable under the input valuation 00 and has to produce z = 1 when\\nstable under 10. This can be achieved only by using the Mealy model. The alternative is to\\nmerge C and E, in which case the new state is stable under DN = 01 and 10, producing the\\noutput of 1. This can be achieved with the Moore model. Merging C and E into a single\\nstate C and changing all Es into Cs yields the reduced ow table in Figure 9.12. Observe\\nthat when C and E are merged, the new row C must include all specications in both rows\\nC and E. Both rows specify A as the next state if DN = 00. Row E species a stable state\\nfor DN = 01; hence the new row (called C) must also specify a stable state for the same\\nvaluation. Similarly, row C species a stable state for DN = 10, which must be reected\\nin the new row. Therefore, the next-state entries in the new row are A, C , and C for the\\ninput valuations 00, 01, and 10, respectively.\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nA\\nCm\\n1\\nD\\nDm E\\nC\\n0\\nE\\nA\\nEm\\n1\\nFigure 9.27\\nFirst-step reduction of the FSM in Figure 9.26b.\\n9.4\\nState Reduction\\n613\\nMerging Procedure\\nIn Example 9.7 it was easy to decide which rows should be merged because the only\\npossibilities are to merge row C with either A or E. We chose to merge C and E because\\nthis can be done preserving the Moore model, which is likely to lead to a simpler expression\\nthat realizes the output z.\\nIn general, there can be many possibilities for merging rows in larger ow tables. In\\nsuch cases it is necessary to have a more structured procedure for making the choice. A\\nuseful procedure can be dened using the concept of compatibility of states.\\nDenition 9.1  Two states (rows in a ow table), Si and Sj, are said to be compatible if\\nthere are no state conicts for any input valuation. Thus for each input valuation, one of\\nthe following conditions must be true:\\n\\nboth Si and Sj have the same successor, or\\n\\nboth Si and Sj are stable, or\\n\\nthe successor of Si or Sj, or both, is unspecied.\\nMoreover, both Si and Sj must have the same output whenever specied.\\nConsider the primitive ow table in Figure 9.28. Let us examine the compatibility be-\\ntween different states, assuming that we would like to retain the Moore-type specication\\nof outputs for this FSM. State A is compatible only with state H. State B is compatible\\nwith states F and G. State C is not compatible with any other state. State D is compatible\\nwith state E; so are state F with G and state G with H. In other words, the following com-\\npatible pairs exist: (A, H), (B, F), (B, G), (D, E), (F, G), and (G, H). The compatibility\\nrelationship among various states can be represented conveniently in the form of a merger\\ndiagram, as follows:\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm H\\nB\\n0\\nB\\nF\\nBm C\\n0\\nC\\nH\\nCm\\n1\\nD\\nA\\nDm\\nE\\n1\\nE\\nD\\nG\\nEm\\n1\\nF\\nFm D\\n0\\nG\\nF\\nGm\\n0\\nH\\nHm\\nE\\n0\\nFigure 9.28\\nA primitive ow table.\\n614\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n\\nEach row of the ow table is represented as a point, labeled by the name of the row.\\n\\nA line is drawn connecting any two points that correspond to compatible states (rows).\\nFrom the merger diagram the best merging possibility can be chosen, and the reduced ow\\ntable can be derived.\\nFigure 9.29 gives the merger diagram for the primitive ow table in Figure 9.28. The\\ndiagram indicates that row A can be merged with H, but only if H is not merged with G,\\nbecause there is no line joining A and G. Row B can be merged with rows F and G. Since\\nit is also possible to merge F and G, it follows that B, F, and G are pairwise compatible.\\nAny set of rows that are pairwise compatible for all pairs in the set can be merged into a\\nsingle state. Thus states B, F, and G can be merged into a single state, but only if states G\\nand H are not merged. State C cannot be merged with any other state. States D and E can\\nbe merged.\\nAprudent strategy is to merge the states so that the resulting ow table has as few states\\nas possible. In our example the best choice is to merge the compatibles (A, H), (B, F, G),\\nand (D, E), which leads to the reduced ow table in Figure 9.30. When a new row is created\\nE\\nG\\nB\\nF\\nC\\nH\\nA\\nD\\nFigure 9.29\\nMerger diagram for the ow table in Figure 9.28, which\\npreserves the Moore model.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm Am B\\nD\\n0\\nB\\nBm D\\nBm C\\n0\\nC\\nA\\nCm\\n1\\nD\\nA\\nDm B\\nDm\\n1\\nFigure 9.30\\nReduced Moore-type ow table for the FSM in\\nFigure 9.28.\\n9.4\\nState Reduction\\n615\\nby merging two or more rows, all entries in the new row have to be specied to cover the\\nindividual requirements of the constituent rows. Replacing rows A and H with a new row\\nA requires making A stable for both w2w1 = 00 and 01, because the old A has to be stable\\nfor 00 and H has to be stable for 01. It also requires specifying B as the next-state for\\nw2w1 = 10 and E as the next state for w2w1 = 11. Since the old state E becomes D, after\\nmerging D and E, the new row A must have the next-state entries\\nA ,\\nA , B, and D\\nfor the input valuations 00, 01, 10, and 11, respectively. Replacing rows B, F, and G with\\na new row B requires making B stable for w2w1 = 00 and 10. The next-state entry for\\nw2w1 = 01 has to be D to satisfy the requirement of the old state F. The next-state entry\\nfor w2w1 = 11 has to be C, as dictated by the old state B. Observe that the old state G\\nimposes no requirements for transitions under w2w1 = 01 and 11, because its corresponding\\nnext-state entries are unspecied. Row C remains the same as before except that the name\\nof the next-state entry for w2w1 = 01 has to be changed from H to A. Rows D and E are\\nreplaced by a new row D, using similar reasoning. Note that the ow table in Figure 9.30\\nis still of Moore type.\\nSo far we considered merging only those rows that would allow us to retain the Moore-\\ntype specication of the FSM in Figure 9.28. If we are willing to change to the Mealy\\nmodel, then other possibilities exist for merging. Figure 9.31 shows the complete merger\\ndiagram for the FSM of Figure 9.28. Black lines connect the compatible states that can\\nbe merged into a new state that has a Moore-type output; this corresponds to the merger\\ndiagram in Figure 9.29. Blue lines connect the states that can be merged only if Mealy-type\\noutputs are used.\\nIn this case going to the Mealy model is unlikely to result in a simpler circuit. Although\\nseveral merger possibilities exist, they all require at least four states in the reduced ow\\ntable, which is not any better than the solution obtained in Figure 9.30. For example,\\none possibility is to perform the merge based on the partition (A, H), (B, C, G) (D, E)\\nG\\nA\\nF\\nC\\nH\\nB\\nD\\nE\\nFigure 9.31\\nComplete merger diagram for Figure 9.28.\\n616\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n(F). Another possibility is to use (A, C) (B, F) (D, E) (G, H). We will not pursue these\\npossibilities and will discuss the issues involved in specifying the Mealy-type outputs in\\nExample 9.9.\\nState Reduction Procedure\\nWe can summarize the steps needed to generate the reduced ow table from a primitive\\now table as follows:\\n1.\\nUse the partitioning procedure to eliminate the equivalent states in a primitive ow\\ntable.\\n2.\\nConstruct a merger diagram for the resulting ow table.\\n3.\\nChoose subsets of compatible states that can be merged, trying to minimize the\\nnumber of subsets needed to cover all states. Each state must be included in only one\\nof the chosen subsets.\\n4.\\nDerive the reduced ow table by merging the rows in chosen subsets.\\n5.\\nRepeat steps 2 to 4 to see whether further reductions are possible.\\nChoosing an optimal subset of compatible states for merging can be a very complicated\\ntask because for large FSMs there may be many possibilities that should be investigated. A\\ntrial-and-error approach is a reasonable way to tackle this problem.\\nExample 9.8\\nConsider the initial ow table in Figure 9.32. To apply the partitioning procedure, we\\nidentify state pairs (A, G), (B, L), and (H, K) as being potentially equivalent rows, because\\nboth rows in each pair have the same outputs and their dont-care entries are in the same\\ncolumn. The remaining rows are distinct in this respect. Therefore, the rst partition is\\nP1 = (AG)(BL)(C)(D)(E)(F)(HK)(J)\\nNow the successors of (A, G) are (A, G) for w2w1 = 00, (F, B) for 01, and (C, J) for 10.\\nSince F and B, as well as C and J, are not in the same block, it follows that A and G are\\nnot equivalent. The successors of (B, L) are (A, A), (B, L), and (H, K), respectively. All\\nare in single blocks. The successors of (H, K) are (L, B), (E, E), and (H, K), which are all\\ncontained in single blocks. Therefore, the second partition is\\nP2 = (A)(G)(BL)(C)(D)(E)(F)(HK)(J)\\nRepeating the successor test shows that the successors of (B, L) and (H, K) are still in single\\nblocks; hence\\nP3 = P2\\nCombining rows B and L under the name B and rows H and K under the name H leads to\\nthe ow table in Figure 9.33.\\nA merger diagram for this ow table is given in Figure 9.34. It indicates that rows B\\nand H should be merged into one row, which we will label as B. The merger diagram also\\nsuggests that rows D and E should be merged; we will call the new row D. The remaining\\nrows present more than one choice for merging. Rows A and F can be merged, but in that\\n9.4\\nState Reduction\\n617\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm F\\nC\\n0\\nB\\nA\\nBm\\nH\\n1\\nC\\nG\\nCm D\\n0\\nD\\nF\\nDm\\n1\\nE\\nG\\nEm D\\n1\\nF\\nFm\\nK\\n0\\nG\\nGm B\\nJ\\n0\\nH\\nL\\nE\\nHm\\n1\\nJ\\nG\\nJm\\n0\\nK\\nB\\nE\\nKm\\n1\\nL\\nA\\nLm\\nK\\n1\\nFigure 9.32\\nFlow table for Example 9.8.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm F\\nC\\n0\\nB\\nA\\nBm\\nH\\n1\\nC\\nG\\nCm D\\n0\\nD\\nF\\nDm\\n1\\nE\\nG\\nEm D\\n1\\nF\\nFm\\nH\\n0\\nG\\nGm B\\nJ\\n0\\nH\\nB\\nE\\nHm\\n1\\nJ\\nG\\nJm\\n0\\nFigure 9.33\\nReduction obtained by using the partitioning\\nprocedure.\\n618\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nG\\nF\\nA\\nJ\\nC\\nE\\nD\\nH\\nB\\nFigure 9.34\\nMerger diagram for Figure 9.33.\\ncase F and J cannot be merged. Rows C and J can be merged, or G and J can be merged.\\nWe will choose to merge the rows A and F into a new row called A and rows G and J into\\na new row G. The merger choice is indicated in blue in the diagram. The resultant ow\\ntable is shown in Figure 9.35. To see whether this table offers any further opportunities\\nfor merging, we can construct the merger diagram in Figure 9.36. From this diagram it is\\napparent that rows C and G can be merged; let the new row be called C. This leads to the\\now table in Figure 9.37, which cannot be reduced any more.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm Am C\\nB\\n0\\nB\\nA\\nBm D\\nBm\\n1\\nC\\nG\\nCm D\\n0\\nD\\nG\\nA\\nDm Dm\\n1\\nG\\nGm B\\nGm\\n0\\nFigure 9.35\\nReduction obtained from the merger diagram in\\nFigure 9.34.\\nC\\nB\\nD\\nG\\nA\\nFigure 9.36\\nMerger diagram for Figure 9.35.\\n9.4\\nState Reduction\\n619\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm Am C\\nB\\n0\\nB\\nA\\nBm D\\nBm\\n1\\nC\\nCm B\\nCm D\\n0\\nD\\nC\\nA\\nDm Dm\\n1\\nFigure 9.37\\nReduced ow table for Example 9.8.\\nExample 9.9\\nConsider the ow table in Figure 9.38. Applying the partitioning procedure to this table\\ngives\\nP1 = (AFK)(BJ)(CG)(D)(E)(H)\\nP2 = (A)(FK)(BJ)(C)(G)(D)(E)(H)\\nP3 = P2\\nCombining B and J into a new state B, and F and K into F, gives the ow table in Fig-\\nure 9.39.\\nFigure 9.40a gives a merger diagram for this ow table, indicating the possibilities for\\nmerger if the Moore model of the FSM is to be preserved. In this case B and F can be\\nmerged, as well as C and H, resulting in a six-row ow table.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm G\\nE\\n0\\nB\\nK\\nBm D\\n0\\nC\\nF\\nCm\\nH\\n1\\nD\\nC\\nE\\nDm\\n0\\nE\\nA\\nEm D\\n1\\nF\\nFm C\\nJ\\n0\\nG\\nK\\nGm\\nD\\n1\\nH\\nE\\nHm\\n1\\nJ\\nF\\nJm D\\n0\\nK\\nKm C\\nB\\n0\\nFigure 9.38\\nFlow table for Example 9.9.\\n620\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm G\\nE\\n0\\nB\\nF\\nBm D\\n0\\nC\\nF\\nCm\\nH\\n1\\nD\\nC\\nE\\nDm\\n0\\nE\\nA\\nEm D\\n1\\nF\\nFm C\\nB\\n0\\nG\\nF\\nGm\\nD\\n1\\nH\\nE\\nHm\\n1\\nFigure 9.39\\nReduction resulting from the partitioning procedure.\\nD\\nB\\nC\\nA\\nE\\nF\\nH\\nG\\n(a) Preserving the Moore model\\nG\\nH\\nC\\nA\\nB\\nD\\nF\\nE\\n(b) Complete merger diagram\\nFigure 9.40\\nMerger diagrams for Figure 9.39.\\n9.4\\nState Reduction\\n621\\nNext we should consider the merging possibilities if we are willing to change to the\\nMealy model. When going from the Moore model to the Mealy model, a stable state in\\nthe Mealy model must generate the same output as it had in the Moore model. It is also\\nimportant to ensure that transitions in the Mealy model will not produce undesirable glitches\\nin the output signal.\\nFigure 9.41 indicates how the FSM of Figure 9.39 can be represented in the Mealy\\nform. The next-state entries are unchanged. In Figure 9.41, for each stable state the output\\nvalue must be the same as for the corresponding row of the Moore-type table. For example,\\nz = 0 when the state A is stable under w2w1 = 00. Also, z = 0 when the states B, D, and F\\nare stable under w2w1 = 10, 11, and 00, respectively. Similarly, z = 1 when C, E, G, and\\nH are stable under w2w1 = 01, 10, 01, and 11, respectively. If a transition from one stable\\nstate to another requires the output to change from 0 to 1, or from 1 to 0, then the exact\\ntime when the change takes place is not important, as we explained in section 9.1 when\\ndiscussing Figure 9.3. For instance, suppose that the FSM is stable in A under w2w1 = 00,\\nproducing z = 0. If the inputs then change to w2w1 = 01, a transition to state G must be\\nmade, where z = 1. Since it is not essential that z becomes 1 before the circuit reaches\\nthe state G, the output entry in row A that corresponds to this transition can be treated as\\na dont care; therefore, it is left unspecied in the table. From the stable state A, it is also\\npossible to change to E, which allows specifying another dont care because z changes from\\n0 to 1. A different situation arises in row B. Suppose that the circuit is stable in B under\\nw2w1 = 10 and that the inputs change to 11. This has to cause a change to stable state D,\\nand z must remain at 0 throughout the change in states. Hence the output in row B under\\nw2w1 = 11 is specied as 0. If it were left unspecied, to be used as a dont care, then it is\\npossible that in the implementation of the circuit this dont care may be treated as a 1. This\\nwould cause a glitch in z, which would change 0  1  0 as the circuit moves from B to\\nD when the inputs change from 10 to 11. The same situation occurs for the transition from\\nPresent\\nNext state\\nOutput z\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nA\\nAm G\\nE\\n0\\nB\\nF\\nBm D\\n0\\n0\\n0\\nC\\nF\\nCm\\nH\\n1\\n1\\nD\\nC\\nE\\nDm\\n0\\nE\\nA\\nEm D\\n1\\nF\\nFm C\\nB\\n0\\n0\\nG\\nF\\nGm\\nD\\n1\\nH\\nE\\nHm\\n1\\n1\\nFigure 9.41\\nThe FSM of Figure 9.39 specied in the form of the\\nMealy model.\\n622\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput z\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nA\\nAm B\\nD\\nAm 0\\n1\\n1\\nB\\nC\\nBm Bm D\\n0\\n1\\n0\\n0\\nC\\nCm Cm B\\nA\\n0\\n1\\n0\\n1\\nD\\nA\\nC\\nDm Dm\\n1\\n0\\nFigure 9.42\\nReduced ow table for Example 9.9.\\nB to F when the inputs change from 10 to 00. We can use the same reasoning to determine\\nother output entries in Figure 9.41.\\nFrom Figure 9.41 we can derive the merger diagram in Figure 9.40b. The blue lines\\nconnect the rows that can be merged only by specifying the output in the Mealy style. The\\nblack lines connect the rows that can be merged even if the outputs are of Moore type;\\nthey correspond to the diagram in Figure 9.40a. Choosing the subsets of compatible states\\n(A, H), (B, G), (C, F), and (D, E), the FSM can be represented using only four states.\\nMerging the states A and H into a new state A, states B and G into B, states C and F into\\nC, and D and E into D, we obtain the reduced ow table in Figure 9.42. Each entry in this\\ntable meets the requirements specied in the corresponding rows that were merged.\\nExample 9.10\\nAs another example consider the ow table in Figure 9.43. The partitioning procedure gives\\nP1 = (AF)(BEG)(C)(D)(H)\\nP2 = (AF)(BE)(G)(C)(D)(H)\\nP3 = P2\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nF\\nBm\\nH\\n0\\nC\\nF\\n\\nCm H\\n0\\nD\\nDm G\\nC\\n1\\nE\\nA\\nEm\\nH\\n0\\nF\\nFm E\\nC\\n0\\nG\\nD\\nGm\\nH\\n0\\nH\\nG\\nC\\nHm\\n1\\nFigure 9.43\\nFlow table for Example 9.10.\\n9.4\\nState Reduction\\n623\\nReplacing state F with A, and state E with B, results in the ow table in Figure 9.44. The\\ncorresponding merger diagram is presented in Figure 9.45. It is apparent that states A, B,\\nand C can be merged and replaced with a new state A. Also D, G, and H can be merged\\ninto a new state D. The result is the reduced ow table in Figure 9.46, which has only two\\nrows. Again we have used the Mealy model because the merged stable states D and H have\\nz = 1 while G has z = 0.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nA\\nBm\\nH\\n0\\nC\\nA\\nCm H\\n0\\nD\\nDm G\\nC\\n1\\nG\\nD\\nGm\\nH\\n0\\nH\\nG\\nC\\nHm\\n1\\nFigure 9.44\\nReduction after the partitioning procedure.\\nH\\nB\\nC\\nG\\nD\\nA\\nFigure 9.45\\nMerger diagram for Figure 9.44.\\nPresent\\nNext state\\nOutput z\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nA\\nAm Am Am D\\n0\\n0\\n0\\nD\\nDm Dm A\\nDm 1\\n0\\n1\\nFigure 9.46\\nReduced ow diagram for Example 9.10.\\n624\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n9.5\\nState Assignment\\nThe examples in section 9.3 illustrate that the state assignment task for asynchronous FSMs\\nis complex. The time needed to change the value of a state variable depends on the propa-\\ngation delays in the circuit. Thus it is impossible to ensure that a change in the values of two\\nor more variables will take place at exactly the same time. To achieve reliable operation of\\nthe circuit, the state variables should change their values one at a time in controlled fashion.\\nThis is accomplished by designing the circuit such that a change from one state to another\\nentails a change in one state variable only.\\nStates in FSMs are encoded as bit strings that represent different valuations of the state\\nvariables. The number of bit positions in which two given bit strings differ is called the\\nHamming distance between the strings. For example, for bit strings 0110 and 0100 the\\nHamming distance is 1, while for 0110 and 1101 it is 3. Using this terminology, an ideal\\nstate assignment has a Hamming distance of 1 for all transitions from one stable state to\\nanother. When the ideal state assignment is not possible, an alternative that makes use of\\nunspecied states and/or transitions through unstable states must be sought. Sometimes it\\nis necessary to increase the number of state variables to provide the needed exibility.\\nExample 9.11\\nConsider the parity-generating FSM in Figure 9.13. Two possible state assignments for this\\nFSM are given in Figure 9.14. The transitions between states, as specied in Figure 9.13b,\\ncan be described in pictorial form as shown in Figure 9.47. Each row of the ow table is\\nrepresented by a point. The four points needed to represent the rows are placed as vertices\\nof a square. Each vertex has an associated code that represents a valuation of the state\\nvariables, y2y1. The codes shown in the gure, with y2y1 = 00 in the lower-left corner and\\nso on, correspond to the coordinates of the two-dimensional cube presented in section 4.8.\\nFigure 9.47a shows what happens if the state assignment in Figure 9.14a is used; namely,\\nif A = 00, B = 01, C = 10, and D = 11. There is a transition from A to B if w = 1, which\\nrequires a change in y1 only. A transition from C to D occurs if w = 1, which also requires\\na change in y1 only. However, a transition from B to C caused by w = 0 involves a change\\nin the values of both y2 and y1. Similarly, both state variables must change in going from\\nD to A if w = 0. A change in both variables corresponds to a diagonal path in the diagram.\\nFigure 9.47b shows the effect of the state assignment in Figure 9.14b, which reverses\\nthe valuations assigned to C and D. In this case all four transitions are along the edges\\nof the two-dimensional cube, and they involve a change in only one of the state variables.\\nThis is the desirable state assignment.\\nExample 9.12\\nThe ow table for an arbiter FSM is given in Figure 9.21a. Transitions for this FSM are\\nshown in Figure 9.48a, using the state assignment A = 00, B = 01, and C = 10. In\\nthis case multiple transitions are possible between the states. For example, there are two\\ntransitions between A and B: from B to A if r2r1 = 00 and from A to B if r2r1 = 01. Again\\nthere is a diagonal path, corresponding to transitions between B and C, which should be\\navoided. A possible solution is to introduce a fourth state, D, as indicated in Figure 9.48b.\\nNow the transitions between B and C can take place via the unstable state D. Thus instead\\n9.5\\nState Assignment\\n625\\n(a) Corresponding to Figure 9.14a\\n(b) Corresponding to Figure 9.14b\\nC\\n10\\n=\\nD\\n11\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\nw\\n0\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n1\\n=\\nD\\n10\\n=\\nC\\n11\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\nw\\n0\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n1\\n=\\nFigure 9.47\\nTransitions in Figure 9.13.\\nof going directly from B to C when r2r1 = 10, the circuit will go rst from B to D and then\\nfrom D to C.\\nUsing the arrangement in Figure 9.48b requires modifying the ow table as shown\\nin Figure 9.49. The state D is not stable for any input valuation. It cannot be reached if\\nr2r1 = 00 or 11; hence these entries are left unspecied in the table. Also observe that we\\nhave specied the output g2g1 = 10 for state D, rather than leaving it unspecied. When\\na transition from one stable state to another takes place via an unstable state, the output of\\nthe unstable state must be the same as the output of one of the two stable states involved\\nin the transition to ensure that a wrong output is not generated while passing through the\\nunstable state.\\nIt is interesting to compare this ow table with the excitation table in Figure 9.21b,\\nwhich is also based on using the extra state D. In Figure 9.21b the state D species the\\nnecessary transitions should the circuit accidentally nd itself in this state as a result of a\\nrace in changing the values of both state variables. In Figure 9.49 the state D is used in\\norderly transitions, which are not susceptible to any race conditions.\\n626\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n(a) Transitions in Figure 9.21a\\n(b) Using the extra state D\\nC\\n10\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n00\\n10\\n01\\n01\\nC\\n10\\n=\\nD\\n11\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n00\\n10\\n10\\n01\\n01\\n01\\n10\\n10\\n00\\n00\\nFigure 9.48\\nTransitions for the arbiter FSM in Figure 9.21.\\nPresent\\nNext state\\nOutput\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\ng2g1\\nA\\nAm B\\nC\\n00\\nB\\nA\\nBm D\\nBm\\n01\\nC\\nA\\nD\\nCm Cm\\n10\\nD\\nB\\nC\\n10\\nFigure 9.49\\nModied ow table based on the transitions in\\nFigure 9.48b.\\n9.5\\nState Assignment\\n627\\n9.5.1\\nTransition Diagram\\nA diagram that illustrates the transitions specied in a ow table is called a transition dia-\\ngram. In some books such diagrams are called state-adjacency diagrams. These diagrams\\nprovide a convenient aid in searching for a suitable state assignment.\\nA good state assignment results if the transition diagram does not have any diagonal\\npaths. A general way of stating this requirement is to say that it must be possible to embed\\nthe transition diagram onto a k-dimensional cube, because in a cube all transitions between\\nadjacent vertices involve the Hamming distance of 1. Ideally, a transition diagram for an\\nFSM with n state variables can be embedded onto an n-dimensional cube, as is the case in\\nthe examples in Figures 9.47b and 9.48b. If this is not possible, then it becomes necessary\\nto introduce additional state variables, as we will see in later examples.\\nThe diagrams in Figures 9.47 and 9.48 present all information pertinent to transitions\\nbetween the states in the given FSMs. For larger FSMs such diagrams take on a cluttered\\nappearance. A simpler form can be used instead, as described below.\\nA transition diagram has to show the state transitions for each valuation of the input\\nvariables. The direction of a transition, for example from A to B or from B to A, is not\\nimportant, because it is only necessary to ensure that all transitions involve the Hamming\\ndistance of 1. The transition diagram has to show the effect of individual transitions into\\neach stable state, which may involve passing through unstable states. For a given row of a\\now table, it is possible to have two or more stable-state entries for different input valuations.\\nIt is useful to identify the transitions leading into these stable states with distinct labels in a\\ntransition diagram. To give each stable-state entry a distinct label, we will denote the stable-\\nstate entries with numbers 1, 2, 3, . . . . Thus if state A is stable for two input valuations, we\\nwill replace the label A with 1 for one input valuation and with 2 for the other valuation.\\nFigure 9.50 shows a relabeled version of the ow table in Figure 9.21a. We have\\narbitrarily chosen to label\\nA as 1, the two appearances of B as 2 and 3, and the two\\nappearances of C as 4 and 5. All entries in each next-state column are labeled using this\\nscheme. The transitions identied by these labels are presented in Figure 9.51a. The same\\ninformation is given in Figure 9.48a. Actually, the diagram in Figure 9.48a contains more\\ninformation because arrowheads show the direction of each transition. Note also that the\\nedges in that diagram are labeled with input values r2r1, whereas the edges in Figure 9.51a\\nare labeled with numerical stable-state labels as explained above.\\nPresent\\nNext state\\nOutput\\nstate\\nr2r1 = 00\\n01\\n10\\n11\\ng2g1\\nA\\n1m 2\\n4\\n00\\nB\\n1\\n2m 4\\n3m\\n01\\nC\\n1\\n2\\n4m 5m\\n10\\nFigure 9.50\\nRelabeled ow table of Figure 9.21a.\\n628\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n(a) Transitions in Figure 9.50\\n(b) Complete transition diagram\\nC\\n10\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n1 2\\n,\\n1 4\\n,\\n2 4\\n,\\nC\\n10\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n1 2 4\\n, ,\\n1 4 2\\n, ,\\n2 4 1\\n, ,\\n(c) Selected transition diagram\\nC\\n10\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n1 2 4\\n, ,\\n1 4 2\\n, ,\\nFigure 9.51\\nTransition diagrams for Figure 9.50.\\nFigure 9.50 indicates that the stable state 2, which is one instance of the stable state\\nB, can be reached either from state A or from state C. There is a corresponding label 2 on\\nthe paths connecting the vertices in the diagram in Figure 9.51a. The difculty from the\\nstate-assignment point of view is that the path from C to B is diagonal. In Example 9.12\\nthis problem was resolved by introducing a new state D. By examining the ow table in\\n9.5\\nState Assignment\\n629\\nFigure 9.50 more closely, we can see that the functional behavior of the required arbiter\\nFSM can be achieved if the transition from C to B takes place via state A. Namely, if the\\ncircuit is stable in C, then the input r2r1 = 01 can cause the change to A, from which the\\ncircuit immediately proceeds to state B. We can indicate the possibility of using this path\\nby placing the label 2 on the edge that connects C and A in Figure 9.51a.\\nAsimilarsituationexistsforthetransitionfromBtoC, whichislabeled4. Analternative\\npath can be realized by causing the circuit to go from state B to state A if r2r1 = 10 and\\nthen immediately proceed to C. This can be indicated by placing the label 4 on the edge\\nthat connects B and A in Figure 9.51a.\\nA possibility of having an alternative path for a transition exists whenever two states\\nhave the same uncircled label in the relabeled ow diagram. In Figure 9.50 there is a\\nthird such possibility if r2r1 = 00, using the label 1. This possibility is not useful because\\nchanging from either B or C to A involves a change in only one state variable using the\\nstate assignment in Figure 9.51a. Hence there would be no benet in having a transition\\nbetween B and C for this input valuation.\\nTo depict the possibility of having alternative paths, we will indicate in blue the cor-\\nresponding transitions on the diagram. Thus a complete transition diagram will show all\\ndirect transitions to stable states in black and possible indirect transitions through unstable\\nstates in blue. Figure 9.51b shows the complete transition diagram for the ow table in\\nFigure 9.21a.\\nThe transition diagram in Figure 9.51b cannot be embedded on the two-dimensional\\ncube, because some transitions require a diagonal path. The blue label 1 on the path between\\nB and C is of no concern, because it represents only an alternative path that does not have\\nto be used. But the transitions between B and C labeled 2 and 4 are required. The diagram\\nshows an alternative path, through A, having the labels 2 and 4. Therefore, the alternative\\npath can be used, and the diagonal connection in the diagram can be eliminated. This leads\\nto the transition diagram in Figure 9.51c, which can be embedded on the two-dimensional\\ncube. The conclusion is that the state assignment A = 00, B = 01, and C = 10 is good,\\nbut the ow table must be modied to specify the transitions through alternative paths.\\nThe modied table is the same as the ow table designed earlier using an ad hoc approach,\\nshown in Figure 9.23a.\\nAs a nal comment on this example, note the impact of alternative paths on the out-\\nputs produced by the FSM. If r2r1 = 01, then a change from a stable state C through\\nunstable A to stable B generates the outputs g2g1 = 10  00  01, rather than 10  01\\nas specied in Figure 9.21a. For the arbiter FSM this presents no problem, as explained in\\nExample 9.6.\\nProcedure for Deriving Transition Diagrams\\nThe transition diagram is derived from a ow table as follows:\\n\\nDerive the relabeled ow table as explained above. For a given input valuation, all\\ntransitions that lead to the same stable state are labeled with the same number. Tran-\\nsitions through unstable states that eventually lead to a stable state are given the same\\nnumber as the stable-state entry.\\n\\nRepresent each row of the ow table by a vertex.\\n630\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n\\nJoin two vertices, Vi and Vj, by an edge if they have the same number in any column\\nof the relabeled ow table.\\n\\nFor each column in which Vi and Vj have the same number, label the edge between\\nVi and Vj with that number. We will use black labels for direct transitions to circled\\n(stable) states and blue labels when the next-state entries for both Vi and Vj in the ow\\ntable are uncircled.\\nNote that the rst point says that in the relabeled ow table the transitions through unstable\\nstates are given the label of the stable state to which they lead for a given input valuation.\\nFor example, to derive a transition diagram starting from the ow table in Figure 9.23a,\\nthe table would be relabeled to give the table in Figure 9.50. The transition from stable A\\nto stable B, when r2r1 = 01, has the label 2. The same label is given to the transition from\\nstable C to unstable A because this transition ultimately leads to stable B.\\n9.5.2\\nExploiting Unspecied Next-State Entries\\nUnspecied entries in a ow table provide some exibility in nding good state assignments.\\nThe following example presents a possible approach. The example also illustrates all steps\\nin the derivation of a transition diagram.\\nExample 9.13\\nConsider the ow table in Figure 9.52a. This FSM has seven stable-state entries. Labeling\\nthese entries in order, from 1 to 7, results in the table in part (b) of the gure. In this case\\nstates 1 and 2 correspond to state A, 3 and 4 to state B, 5 and 6 to state C, and 7 to state\\nD. In the column w2w1 = 00 there is a transition from C to A, which is labeled 1, and a\\ntransition from D to B, which is labeled 3, because 1 and 3 are the successor stable states\\nin these transitions. Similarly, in column 11 there are transitions from B to C and from D\\nto A, which are labeled 6 and 2, respectively. In column 01 there is a transition from A to\\nB, which is labeled 4. State C is stable for this input valuation; it is labeled 5. There is no\\ntransition specied that leads to this stable state. The state can be reached only if C is stable\\nunder w2w1 = 11, which is labeled 6, and then the inputs change to w2w1 = 01. Note that\\nthe FSM remains stable in C if the inputs change from 11 to 01, or vice versa. Column\\n10 illustrates how unstable states are treated. From the stable state A, a transition to the\\nunstable state C is specied. As soon as the FSM reaches state C, it proceeds to change to\\nthe stable state D, which is labeled 7. Thus 7 is used as the label for the entire transition\\nsequence from A to C to D.\\nTaking rows A, B, C, and D as the four vertices, a rst attempt at drawing the transition\\ndiagram is given in Figure 9.53a. The diagram shows transitions between all pairs of states,\\nwhich seems to suggest that it is impossible to have a state assignment where all transitions\\nare characterized by a Hamming distance of 1. If the state assignment A = 00, B = 01,\\nC = 11, and D = 10 is used, then the diagonal transition between A and C, or B and D,\\nrequires both state variables to change their values. The diagonal path from B to D with\\nthe label 7 is not needed, because an alternative path from B to D exists under label 7 that\\n9.5\\nState Assignment\\n631\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\nAm B\\nC\\nAm\\n00\\nB\\nBm Bm D\\nC\\n01\\nC\\nA\\nCm D\\nCm\\n10\\nD\\nB\\nDm A\\n11\\n(a) Flow table\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\n1m 4\\n7\\n2m\\n00\\nB\\n3m 4m 7\\n6\\n01\\nC\\n1\\n5m 7\\n6m\\n10\\nD\\n3\\n7m 2\\n11\\n(b) Relabeled flow table\\nFigure 9.52\\nFlow tables for Example 9.13.\\npasses either through state A or through state C. Unfortunately, the diagonal paths labeled\\n1 and 3 cannot be removed, because there are no alternative paths for these transitions.\\nAs the next attempt at nding a suitable state assignment, we will reverse the codes\\ngiven to B and C, which yields the transition diagram in Figure 9.53b. Now the same\\nargument about the alternative paths labeled 7 indicates that the diagonal from C to D can\\nbe omitted. Also, the label 7 on the diagonal between A and B can be omitted. However, this\\ndiagonal must remain because of the label 4 for which there is no alternative path between A\\nand B. Looking at the ow table in Figure 9.52b, we see an unspecied entry in the column\\nw2w1 = 01. This entry can be exploited by replacing it with the label 4, in which case the\\ntransition graph would show the label 4 on the edges connecting A and D, as well as B and\\nD. Thus the diagonal between A and B could be removed, producing the transition diagram\\nin Figure 9.53c. This diagram can be embedded on a two-dimensional cube, which means\\nthat the state assignment A = 00, B = 11, C = 01, and D = 10 can be used.\\nFor the transition diagram in Figure 9.53c to be applicable, the ow table for the FSM\\nmust be modied as shown in Figure 9.54a. The unspecied entry in Figure 9.52a now\\nspecies a transition to state B. According to Figure 9.53c, the change from state A to B\\nunder input valuation w2w1 = 01 must pass through state D; hence the corresponding entry\\n632\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n(a) First transition diagram\\n(b) Second transition diagram\\nD\\n10\\n=\\nA\\n00\\n=\\nB\\n01\\n=\\n4 7\\n,\\n2 7\\n,\\n6 7\\n,\\n(c) Augmented transition diagram\\nC\\n11\\n=\\n1 7\\n,\\n3 7\\n,\\n7\\nD\\n10\\n=\\nA\\n00\\n=\\nC\\n01\\n=\\n1 7\\n,\\n2 7\\n,\\n6 7\\n,\\nB\\n11\\n=\\n4 7\\n,\\n7\\n3 7\\n,\\nD\\n10\\n=\\nA\\n00\\n=\\nC\\n01\\n=\\n1 7\\n,\\n2 7 4\\n, ,\\n6 7\\n,\\nB\\n11\\n=\\n3 7 4\\n, ,\\nFigure 9.53\\nTransition diagrams for Figure 9.52.\\nin the rst row is modied to ensure that this will take place. Also, when w2w1 = 10, the\\nFSM must go to state D. If it happens to be in state C, then this change has to occur either\\nvia state A or state B. We have chosen the path via state B in Figure 9.54a.\\nThe original ow table in Figure 9.52a is dened in the form of the Moore model.\\nThe modied ow table in Figure 9.54a requires the use of the Mealy model because\\nthe previously described transitions through unstable states must produce correct outputs.\\n9.5\\nState Assignment\\n633\\nPresent\\nNext state\\nOutput z2z1\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\nA\\nAm D\\nD\\nAm 00\\n00\\n11\\n00\\nB\\nBm Bm D\\nC\\n01\\n01\\n11\\n01\\nC\\nA\\nCm B\\nCm\\n0\\n10\\n1\\n10\\nD\\nB\\nB\\nDm A\\n1\\n0\\n11\\n00\\n(a) Modifled flow table\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\ny2y1\\nY2Y1\\nz2z1\\nA\\n00\\n0m\\n0\\n10\\n10\\n0m\\n0\\n00\\n00\\n11\\n00\\nB\\n11\\n1m\\n1\\n1m\\n1\\n10\\n01\\n01\\n01\\n11\\n01\\nC\\n01\\n00\\n0m\\n1\\n11\\n0m\\n1\\n0\\n10\\n1\\n10\\nD\\n10\\n11\\n11\\n1m\\n0\\n00\\n1\\n0\\n11\\n00\\n(b) Excitation table\\nFigure 9.54\\nRealization of the FSM in Figure 9.52a.\\nConsider rst the change from A if w2w1 = 01. While stable in state A, the circuit must\\nproduce the output z2z1 = 00. Upon reaching the stable state B, the output must become\\n01. The problem is that this transition requires a short visit to state D, which in the Moore\\nmodel would produce z2z1 = 11. Thus a glitch would be generated on the output signal z2,\\nwhich would undergo the change 0  1  0. To avoid this undesirable glitch, the output\\nin state D must be z2 = 0 for this input valuation, which requires the use of the Mealy model\\nas shown in the Figure 9.54a. Observe that while z2 must be 0 in D for w2w1 = 01, z1 can\\nbe either 0 or 1 because it is changing from 0 in state A to 1 in state B. Therefore, z1 can be\\nleft unspecied so that this case can be treated as a dont-care condition. A similar situation\\narises when the circuit changes from C to D via B if w2w1 = 10. The output must change\\nfrom 10 to 11, which means that z2 must remain at 1 throughout this change, including the\\nshort time in state B where the Moore model output would be 01.\\nThe modied ow table and the chosen state assignment lead to the excitation table in\\nFigure 9.54b. From this table the next-state and output expressions are derived, as in the\\nexamples in section 9.3.\\n634\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n9.5.3\\nState Assignment Using Additional State Variables\\nIn Figure 9.52a there is an unspecied transition that can be exploited to nd a suitable\\nstate assignment, as shown in section 9.5.2. In general, such exibility may not exist. It\\nmay be impossible to nd a race-free state assignment using log2n state variables for a ow\\ntable that has n rows. The problem can be solved by adding extra state variables. This can\\nbe done in three ways, as illustrated in the examples that follow.\\nExample 9.14\\nUSING EXTRA UNSTABLE STATES\\nConsider the FSM specied by the ow table in Figure\\n9.55a. The ow table is relabeled in part (b) of the gure. A corresponding transition\\ndiagram is depicted in Figure 9.56a. It indicates that there are transitions between all pairs\\nof vertices (rows). No rearrangement of the existing vertices would allow mapping of the\\ntransition diagram onto a two-dimensional cube.\\nLet us now introduce one more state variable so that we can look for a way to map the\\ntransition diagram onto a three-dimensional cube. With three state variables the assignment\\nfor state A can be a Hamming distance of 1 different from the assignments for B, C, and\\nD. For example, we could have A = 000, B = 001, C = 100, and D = 010. But it\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\nAm Am C\\nB\\n00\\nB\\nA\\nBm D\\nBm\\n01\\nC\\nCm B\\nCm D\\n10\\nD\\nC\\nA\\nDm Dm\\n11\\n(a) Flow table\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\n1m 2m 6\\n4\\n00\\nB\\n1\\n3m 7\\n4m\\n01\\nC\\n5m 3\\n6m 8\\n10\\nD\\n5\\n2\\n7m 8m\\n11\\n(b) Relabeled flow table\\nFigure 9.55\\nFSM for Example 9.14.\\n9.5\\nState Assignment\\n635\\n(a) Transition diagram\\n(b) Augmented transition diagram\\nA\\nD\\nC\\n5 8\\n,\\n2\\n3\\n(c) Embedded transition diagram\\nB\\n7\\n6\\n1 4\\n,\\nA\\nD\\nC\\n5 8\\n,\\n2\\n3\\nB\\n7\\n6\\n1 4\\n,\\n5 8\\n,\\n3\\n7\\nG\\nE\\nD\\nA\\nB\\nE\\nF\\nC\\nG\\n7\\n5 8\\n,\\n1 4\\n,\\n3\\n3\\n2\\n7\\ny2\\ny3\\ny1\\nF\\n6\\n5 8\\n,\\nFigure 9.56\\nTransition diagrams for Figure 9.55.\\nwould then be impossible to have the pairs (B, C), (B, D), and (C, D) within the Hamming\\ndistance of 1. The solution here is to insert extra vertices in the transition paths, as shown in\\nFigure 9.56b. Vertex E separates B from D, while vertices F and G break the paths (B, C)\\nand (C, D). The labels associated with the transitions are attached to both segments of a\\nbroken path. The resulting transition diagram can be embedded onto a three-dimensional\\n636\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\ncube as indicated in Figure 9.56c, where the black portion of the cube comprises the desired\\npaths. Now the transition from B to D takes place via vertex E if w2w1 = 10 (label 7). The\\ntransition from C to B occurs via F if w2w1 = 01 (label 3). The transition from C to D goes\\nthrough G if w2w1 = 11 (label 8), and the transition from D to C goes via G if w2w1 = 00\\n(label 5). Therefore, the ow table has to be modied as shown in Figure 9.57a. The three\\nextra states are unstable because the circuit will not remain in these states for any valuation\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\nAm Am C\\nB\\n00\\nB\\nA\\nBm E\\nBm\\n01\\nC\\nCm F\\nCm G\\n10\\nD\\nG\\nA\\nDm Dm\\n11\\nE\\nD\\n1\\nF\\nB\\n01\\nG\\nC\\nD\\n1\\n(a) Modified flow table\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nOutput\\ny3y2y1\\nY3Y2Y1\\nz2z1\\nA\\n000\\n000\\n000\\n100\\n001\\n00\\nB\\n001\\n000\\n001\\n011\\n001\\n01\\nC\\n100\\n100\\n101\\n100\\n110\\n10\\nD\\n010\\n110\\n000\\n010\\n010\\n11\\nE\\n011\\n010\\n1\\nF\\n101\\n001\\n01\\nG\\n110\\n100\\n010\\n1\\n(b) Excitation table\\nFigure 9.57\\nModied tables for Example 9.14.\\n9.5\\nState Assignment\\n637\\nof the inputs. The circuit will merely pass through these states in the process of changing\\nfrom one stable state to another. Observe that each of the states E, F, and G is needed\\nto facilitate the transitions caused by only one or two valuations of inputs. Thus it is not\\nnecessary to specify the actions that might be caused by other input valuations, because\\nsuch situations will never occur in a properly functioning circuit.\\nThe outputs in Figure 9.57a can be specied using the Mealy model. It is essential\\nthat a proper output is generated when passing through unstable states, to avoid undesirable\\nglitches in the output signals.\\nIf we assign the state variables as shown on the right of Figure 9.56c, the modied ow\\ntable leads to the excitation table in Figure 9.57b. From this table, deriving the next-state\\nand output expressions is a straightforward task.\\nExample 9.15\\nUSING PAIRS OF EQUIVALENT STATES\\nAnother approach is to increase the exibility in\\nstate assignment by introducing an equivalent new state for each existing state. Thus state\\nA can be replaced with two states A1 and A2 such that the nal circuit produces the same\\noutputs for A1 and A2 as it would for A. Similarly, other states can be replaced by equivalent\\npairs of states. Figure 9.58 shows how a three-dimensional cube can be used to nd a good\\nstate assignment for a four-row ow table. The four equivalent pairs are arranged so that the\\nminimum Hamming distance of 1 exists between all pairs. For example, the pair (B1, B2)\\nhas the Hamming distance of 1 with respect to A1 (or A2), C2, and D2.\\nThe transition diagram in Figure 9.56a can be embedded onto the three-dimensional\\ncube as shown in Figure 9.58. Since there is a choice of two vertices on the cube for each\\nvertex in the transition diagram in Figure 9.56a, the embedded transition diagram does\\nnot involve any diagonal paths. Using this assignment of states, the ow table in Figure\\n9.55a has to be modied as presented in Figure 9.59a. The entries in the table are made\\nto allow each transition in the original ow table to be realized using a transition between\\nthe corresponding pairs of equivalent states. Both states in an equivalent pair are stable\\nfor the input valuations for which the original state is stable. Thus A1 and A2 are stable if\\nw2w1 = 00 or 01, B1 and B2 are stable if w2w1 = 01 or 11, and so on. At any given time\\nthe FSM may be in either of the two equivalent states that represent an original state. Then\\nB1\\nA1\\nA2\\nB2\\nD1\\nC1\\nC2\\n1 4\\n,\\n5 8\\n,\\n2\\n5 8\\n,\\n1 4\\n,\\n7\\ny2\\ny3\\ny1\\nD2\\n6\\n3\\nFigure 9.58\\nEmbedded transition diagram if two nodes per row\\nare used.\\n638\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA1\\nA1\\nA1\\nC1\\nB1\\n00\\nA2\\nA2\\nA2\\nA1\\nB2\\n00\\nB1\\nA1\\nB1\\nB2\\nB1\\n01\\nB2\\nA2\\nB2\\nD2\\nB2\\n01\\nC1\\nC1\\nC2\\nC1\\nD1\\n10\\nC2\\nC2\\nB1\\nC2\\nD2\\n11\\nD1\\nC1\\nA2\\nD1\\nD1\\n11\\nD2\\nC2\\nD1\\nD2\\nD2\\n11\\n(a) Modified flow table\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nOutput\\ny3y2y1\\nY3Y2Y1\\nz2z1\\nA1\\n000\\n000\\n000\\n100\\n010\\n00\\nA2\\n001\\n001\\n001\\n000\\n011\\n00\\nB1\\n010\\n000\\n010\\n011\\n010\\n01\\nB2\\n011\\n001\\n011\\n111\\n011\\n01\\nC1\\n100\\n100\\n110\\n100\\n101\\n10\\nC2\\n110\\n110\\n010\\n110\\n111\\n10\\nD1\\n101\\n100\\n001\\n101\\n101\\n11\\nD2\\n111\\n110\\n101\\n111\\n111\\n11\\n(b) Excitation table\\nFigure 9.59\\nModied ow and excitation tables for Example 9.15.\\n9.5\\nState Assignment\\n639\\na change to another state must be possible from either of these states. For example, Figure\\n9.55a species that the FSM must change from the stable state A to state B if the input is\\nw2w1 = 11. The equivalent transition in the modied ow table is the change from state\\nA1 to B1 or from state A2 to B2. If the FSM is stable in A and the input changes from 00\\nto 10, then a change to C is required. The equivalent transition in the modied ow table\\nis from state A1 to C1; if the FSM happens to be in state A2, it will rst have to change to\\nA1. The remaining entries in Figure 9.59a are derived using the same reasoning.\\nThe outputs are specied using the Moore model, because the only unstable states are\\nthose involved in changing from one member of the equivalent pair to another, and both\\nmembers generate the same outputs. For instance, in the previously described transition\\nfrom A to C, if the starting point is A2, it is necessary to go rst to A1 and then to C1. Even\\nthough A1 is unstable for w2w1 = 10, there is no problem because its output is the same as\\nthat of A2. Therefore, if the original ow table is dened using the Moore model, then the\\nmodied ow table can also be done using the Moore model.\\nUsing the assignment of the state variables in Figure 9.58 gives the excitation table in\\nFigure 9.59b.\\n9.5.4\\nOne-Hot State Assignment\\nThe previously described schemes based on embedding the ow table in a cube may lead\\nto an optimal state assignment, but they require a trial-and-error approach that becomes\\nawkward for large machines. A straightforward, but more expensive, alternative is to use\\none-hot codes. If each row in the ow table of an FSM is assigned a one-hot code, then\\nrace-free state transitions can be achieved by passing through unstable states that are at a\\nHamming distance of 1 from the two stable states involved in the transition. For example,\\nsuppose that state A is assigned the code 0001 and state B the code 0010. Then a race-free\\ntransition from A to B can pass through an unstable state 0011. Similarly, if C is assigned\\nthe code 0100, then a transition from A to C can be done via the unstable state 0101.\\nUsing this approach, the ow table in Figure 9.55a can be modied as illustrated in\\nFigure 9.60. The four states, A, B, C, and D, are assigned one-hot codes. As seen in the\\ngure, it is necessary to introduce six unstable states, E through J, to handle the necessary\\ntransitions. These unstable states have to be specied only for the specic transitions,\\nwhereas for other input valuations they may be treated as dont cares.\\nThe outputs can be specied using the Moore model. In some cases it does not matter\\nwhen a particular output signal changes its value. For instance, state E is used to facilitate\\nthe transition from state A to C. Since z2z1 = 00 in A and 10 in C, it is not important if z2\\nchanges when passing through state E.\\nWhile straightforward to implement, the one-hot encoding is expensive because it\\nrequires n state variables to implement an n-row ow table. Simplicity of design and the\\ncost of implementation often provide a challenging trade-off in designing logic circuits!\\n640\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nState\\nPresent\\nNext state\\nOutput\\nassignment\\nState\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\n0001\\nA\\nAm Am E\\nF\\n00\\n0010\\nB\\nF\\nBm G\\nBm\\n01\\n0100\\nC\\nCm H\\nCm I\\n10\\n1000\\nD\\nI\\nJ\\nDm Dm\\n11\\n0101\\nE\\nC\\n0\\n0011\\nF\\nA\\nB\\n0\\n1010\\nG\\nD\\n1\\n0110\\nH\\nB\\n01\\n1100\\nI\\nC\\nD\\n1\\n1001\\nJ\\nA\\n00\\nFigure 9.60\\nState assignment with one-hot encoding.\\n9.6\\nHazards\\nIn asynchronous sequential circuits it is important that undesirable glitches on signals should\\nnot occur. The designer must be aware of the possible sources of glitches and ensure that\\nthe transitions in a circuit will be glitch free. The glitches caused by the structure of a given\\ncircuit and propagation delays in the circuit are referred to as hazards. Two types of hazards\\nare illustrated in Figure 9.61.\\nA static hazard exists if a signal is supposed to remain at a particular logic value when\\nan input variable changes its value, but instead the signal undergoes a momentary change\\n1\\n1\\n\\n0\\n0\\n\\n1\\n0\\n\\n0\\n1\\n\\n(a) Static hazard\\n(b) Dynamic hazard\\n1\\n0\\n1\\n0\\nFigure 9.61\\nDenition of hazards.\\n9.6\\nHazards\\n641\\nin its required value. As shown in Figure 9.61a, one type of static hazard is when the signal\\nat level 1 is supposed to remain at 1 but dips to 0 for a short time. Another type is when the\\nsignal is supposed to remain at level 0 but rises momentarily to 1, thus producing a glitch.\\nA different type of hazard may occur when a signal is supposed to change from 1 to 0\\nor from 0 to 1. If such a change involves a short oscillation before the signal settles into its\\nnew level, as illustrated in Figure 9.61b, then a dynamic hazard is said to exist.\\n9.6.1\\nStatic Hazards\\nFigure 9.62a shows a circuit with a static hazard. Suppose that the circuit is in the state\\nwhere x1 = x2 = x3 = 1, in which case f = 1. Now let x1 change from 1 to 0. Then the\\ncircuit is supposed to maintain f = 1. But consider what happens when the propagation\\ndelays through the gates are taken into account. The change in x1 will probably be observed\\nat point p before it will be seen at point q because the path from x1 to q has an extra gate\\n(NOT) in it. Thus the signal at p will become 0 before the signal at q becomes equal to 1.\\nFor a short time both p and q will be 0, causing f to drop to 0 before it recovers back to 1.\\nThis gives rise to the signal depicted on the left side of Figure 9.61a.\\nThe glitch on f can be prevented as follows. The circuit implements the function\\nf = x1x2 + x1x3\\nThe corresponding Karnaugh map is given in Figure 9.62b. The two product terms realize\\nthe prime implicants encircled in black. The hazard explained above occurs when there is\\na transition from the prime implicant x1x2 to the prime implicant x1x3. The hazard can be\\neliminated by including the third prime implicant, encircled in blue. (This is the consensus\\nterm, dened in Property 17a in section 2.5.) Then the function would be implemented as\\nf = x1x2 + x1x3 + x2x3\\nNow the change in x1 from 1 to 0 would have no effect on the output f because the product\\nterm x2x3 would be equal to 1 if x2 = x3 = 1, regardless of the value of x1. The resulting\\nhazard-free circuit is depicted in Figure 9.62c.\\nA potential hazard exists wherever two adjacent 1s in a Karnaugh map are not covered\\nby a single product term. Therefore, a technique for removing hazards is to nd a cover\\nin which some product term includes each pair of adjacent 1s. Then, since a change in an\\ninput variable causes a transition between two adjacent 1s, no glitch can occur because both\\n1s are included in a product term.\\nIn asynchronous sequential circuits a hazard can cause the circuit to change to an\\nincorrect stable state. Example 9.16 illustrates this situation.\\nExample 9.16\\nIn Example 9.2 we analyzed the circuit that realizes a master-slave D ip-op. From the\\nexcitation table in Figure 9.6a, one could attempt to synthesize a minimum-cost circuit that\\nrealizes the required functions, Ym and Ys. This would give\\n642\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nx1x2\\nx3\\n00\\n01\\n11\\n10\\n1\\n0\\n1\\n(b) Karnaugh map\\n1\\nf\\nx3\\n(a) Circuit with a hazard\\n1\\n1\\nx1\\nx2\\np\\nq\\nx3\\nx1\\nx2\\nf\\n(c) Hazard-free circuit\\nFigure 9.62\\nAn example of a static-hazard.\\nYm = CD + Cym\\n= (C  D)  (C  ym)\\nYs = Cym + Cys\\n= (C  ym)  (C  ys)\\nThe corresponding circuit is presented in Figure 9.63a. At rst glance this circuit may seem\\nmore attractive than the ip-ops discussed in Chapter 7 because it is less expensive. The\\nproblem is that the circuit contains a static hazard.\\n9.6\\nHazards\\n643\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n(b) Karnaugh maps for Ym and Ys in Figure 9.6a\\n1\\n1\\n1\\nymys\\nCD\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\nymys\\nCD\\n1\\n1\\nD\\nC\\nY m\\nY s\\nym\\nys\\np\\nq\\nr\\nD\\nC\\nY m\\nY s\\nym\\nys\\n(a) Minimum-cost circuit\\n(c) Hazard-free circuit\\nQ\\nQ\\nFigure 9.63\\nTwo-level implementation of master-slave D ip-op.\\n644\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nFigure 9.63b shows the Karnaugh maps for the functions Ym and Ys. The minimum-cost\\nimplementation is based on the prime implicants encircled in black. To see how this circuit\\nis affected by static hazards, assume that presently Ys = 1 and C = D = 1. The circuit\\ngenerates Ym = 1. Now let C change from 1 to 0. For the ip-op to behave properly,\\nYs must remain equal to 1. In Figure 9.63a, when C changes to 0, both p and r become\\n1. Due to the delay through the NOT gate, q may still be 1, causing the circuit to generate\\nYm = Ys = 0. The feedback from Ym will maintain q = 1. Hence the circuit remains in an\\nincorrect stable state with Ys = 0.\\nTo avoid the hazards, it is necessary to also include the terms encircled in blue, which\\ngives rise to the expressions\\nYm = CD + Cym + Dym\\nYs = Cym + Cys + ymys\\nThe resulting circuit, implemented with NAND gates, is shown in Figure 9.63c.\\nNote that we can obtain another NAND-gate implementation by rewriting the expres-\\nsions for Ym and Ys as\\nYm = CD + (C + D)ym\\n= (C  D)  ((C + D)  ym)\\n= (C  D)  ((C  D)  ym)\\nYs = Cym + (C + ym)ys\\n= (C  ym)  ((C  ym)  ys)\\nThese expressions correspond exactly to the circuit in Figure 7.13.\\nExample 9.17\\nFrom the previous examples, it seems that static hazards can be avoided by including all\\nprime implicants in a sum-of-products circuit that realizes a given function. This is indeed\\ntrue. But it is not always necessary to include all prime implicants. It is only necessary\\nto include product terms that cover the adjacent pairs of 1s. There is no need to cover the\\ndont-care vertices.\\nConsiderthefunction inFigure9.64. Ahazard-freecircuitthatimplementsthisfunction\\nshould include the encircled terms, which gives\\nf = x1x3 + x2x3 + x3x4\\nThe prime implicant x1x2 is not needed to prevent hazards, because it would account only\\nfor the two 1s in the left-most column. These 1s are already covered by x1x3.\\nExample 9.18\\nStatic hazards can also occur in other types of circuits. Figure 9.65a depicts a product-of-\\nsums circuit that contains a hazard. If x1 = x3 = 0 and x2 changes from 0 to 1, then f\\nshould remain at 0. However, if the signal at p changes earlier than the signal at q, then p\\nand q will both be equal to 1 for a short time, causing a glitch 0  1  0 on f .\\nIn a POS circuit, it is the transitions between adjacent 0s that may lead to hazards. Thus\\nto design a hazard-free circuit, it is necessary to include sum terms that cover all pairs of\\n9.6\\nHazards\\n645\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n11\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\nd\\nd\\nd\\nFigure 9.64\\nFunction for Example 9.17.\\nadjacent 0s. In this example the term in blue in the Karnaugh map must be included, giving\\nf = (x1 + x2)(x2 + x3)(x1 + x3)\\nThe circuit is shown in Figure 9.65c.\\n9.6.2\\nDynamic Hazards\\nA dynamic hazard causes glitches on 0  1 or 1  0 transitions of an output signal.\\nAn example is given in Figure 9.66. Assuming that all NAND gates have equal delays, a\\ntiming diagram can be constructed as shown. The time elapsed between two vertical lines\\ncorresponds to a gate delay. The output f exhibits a glitch that should be avoided.\\nIt is interesting to consider the function implemented by this circuit, which is\\nf = x1x2 + x3x4 + x1x4\\nThis is the minimum-cost sum-of-products expression for the function. If implemented in\\nthis form, the circuit would not have either a static or a dynamic hazard.\\nA dynamic hazard is caused by the structure of the circuit, where there exist multiple\\npaths for a given signal change to propagate along. If the output signal changes its value\\nthree times, 0  1  0  1 in the example, then there must be at least three paths along\\nwhich a change from a primary input can propagate. A circuit that has a dynamic hazard\\nmust also have a static hazard in some part of it. As seen in Figure 9.66b, there is a static\\nhazard involving the signal on wire b.\\nDynamic hazards are encountered in multilevel circuits obtained using factoring or\\ndecomposition techniques, which were discussed in Chapter 4. Such hazards are neither\\neasy to detect nor easy to deal with. The designer can avoid dynamic hazards simply by\\nusing two-level circuits and ensuring that there are no static hazards.\\n646\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nx1x2\\nx3\\n00\\n01\\n11\\n10\\n1\\n0\\n1\\n(b) Karnaugh map\\n1\\nf\\nx3\\n(a) Circuit with a hazard\\n0\\n0\\nx2\\nx1\\np\\nq\\nx3\\nx2\\nx1\\nf\\n(c) Hazard-free circuit\\n0\\n0\\n1\\n1\\nFigure 9.65\\nStatic hazard in a POS circuit.\\n9.6.3\\nSignicance of Hazards\\nA glitch in an asynchronous sequential circuit can cause the circuit to enter an incorrect\\nstate and possibly become stable in that state. Therefore, the circuitry that generates the\\nnext-state variables must be hazard free. It is sufcient to eliminate hazards due to changes\\nin the value of a single variable because the basic premise in an asynchronous sequential\\n9.6\\nHazards\\n647\\n(a) Circuit\\nx2\\nx1\\nx3\\nx4\\nb\\na\\nc\\nd\\nf\\nx2 x3 x4\\n,\\n,\\nx1\\nb\\na\\nc\\nd\\nf\\nOne gate delay\\n(b) Timing diagram\\nFigure 9.66\\nCircuit with a dynamic hazard.\\ncircuit is that the values of both the primary inputs and the state variables must change one\\nat a time.\\nIn combinational circuits, discussed in Chapters 4 through 6, we did not worry about\\nhazards, because the output of a circuit depends solely on the values of the inputs. In\\nsynchronous sequential circuits the input signals must be stable within the setup and hold\\ntimes of ip-ops. It does not matter whether glitches occur outside the setup and hold\\ntimes with respect to the clock signal.\\n648\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n9.7\\nA Complete Design Example\\nIn the previous sections we examined the various design aspects of asynchronous sequential\\ncircuits. In this section we give a complete design example, which covers all necessary\\nsteps.\\n9.7.1\\nThe Vending-Machine Controller\\nThe control mechanism of a vending machine is a good vehicle for illustrating a possible\\napplication of a digital circuit. We used it in the synchronous environment in Chapter 8. A\\nsmall example of a vending machine served as an object of analysis in section 9.2. Now we\\nwill consider a vending-machine controller similar to the one in Example 8.6 to see how\\nit can be implemented using an asynchronous sequential circuit. The specication for the\\ncontroller is:\\n\\nIt accepts nickels and dimes.\\n\\nA total of 15 cents is needed to release the candy from the machine.\\n\\nNo change is given if 20 cents is deposited.\\nCoins are deposited one at a time. The coin-sensing mechanism generates signals\\nN = 1 and D = 1 when it sees a nickel or a dime, respectively. It is impossible to have\\nN = D = 1 at the same time. Following the insertion of a coin for which the sum equals\\nor exceeds 15 cents, the machine releases the candy and resets to the initial state.\\nFigure 9.67 shows a state diagram for the required FSM. It is derived using a straight-\\nforward approach in which all possible sequences of depositing nickels and dimes are\\nenumerated in a treelike structure. To keep the diagram uncluttered, the labels D and N\\ndenote the input conditions DN = 10 and DN = 01, respectively. The condition DN = 00\\nis labeled simply as 0. The candy is released in states F, H, and K, which are reached after\\n15 cents has been deposited, and in states I and L, upon a deposit of 20 cents.\\nThe corresponding ow table is given in Figure 9.68. It can be reduced using the\\npartitioning procedure as follows\\nP1 = (ADGJ)(BE)(C)(FIL)(HK)\\nP2 = (A)(D)(GJ)(B)(E)(C)(FIL)(HK)\\nP3 = P2\\nUsing G to represent the equivalent states G and J, F to represent F, I, and L, and H to\\nrepresent H and K yields a partially reduced ow table in Figure 9.69. The merger diagram\\nfor this table is presented in Figure 9.70. It indicates that states C and E can be merged, as\\nwell as F and H. Thus the reduced ow table is obtained as shown in Figure 9.71a. The\\nsame information is depicted in the form of a state diagram in Figure 9.72.\\nNext a suitable state assignment must be found. The ow table is relabeled in Figure\\n9.71b to associate a unique number with each stable state. Then the transition diagram\\nin Figure 9.73a is obtained. Since we wish to try to embed the diagram onto a three-\\ndimensional cube, eight vertices are shown in the gure. The diagram shows two diagonal\\n9.7\\nA Complete Design Example\\n649\\nA 0\\n\\nB 0\\n\\n0\\nD\\nN\\nN\\nN\\nD\\nD\\nC 0\\n\\nJ 0\\n\\nK 1\\n\\nL 1\\n\\nN\\nN\\nD\\nD 0\\n\\nE 0\\n\\nF 1\\n\\nG 0\\n\\nH 1\\n\\nI 1\\n\\n0\\nN\\nN\\nN\\n0\\n0\\n0\\n0\\n0\\nD\\nD\\n0\\nD\\nD\\n0\\n0\\n0\\n0\\n0\\nFigure 9.67\\nInitial state diagram for the vending-machine controller.\\ntransitions. The transition between D and G (label 7) does not matter, because it is only an\\nalternative path. The transition from A to C (label 4) is required, and it can be realized via\\nunused states as indicated in blue in Figure 9.73b. Therefore, the transition diagram can be\\nembedded onto a three-dimensional cube as shown. Using the state assignment from this\\ngure, the excitation table in Figure 9.74 is derived.\\nThe Karnaugh maps for the next-state functions are given in Figure 9.75. From these\\nmaps the following hazard-free expressions are obtained\\nY1 = Ny2 + Ny1 + Dy1 + y1y3 + y1y2\\nY2 = Ny1 + Ny2 + y1y3 + Dy2y3 + Dy2y3\\nY3 = Dy1 + y2y3 + Ny1y2 + Dy3N\\n650\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nJ\\nCm\\n0\\nD\\nDm E\\nF\\n0\\nE\\nG\\nEm\\n0\\nF\\nA\\nFm\\n1\\nG\\nGm H\\nI\\n0\\nH\\nA\\nHm\\n1\\nI\\nA\\nIm\\n1\\nJ\\nJm K\\nL\\n0\\nK\\nA\\nKm\\n1\\nL\\nA\\nLm\\n1\\nFigure 9.68\\nInitial ow table for the vending-machine controller.\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nG\\nCm\\n0\\nD\\nDm E\\nF\\n0\\nE\\nG\\nEm\\n0\\nF\\nA\\nFm\\n1\\nG\\nGm H\\nF\\n0\\nH\\nA\\nHm\\n1\\nFigure 9.69\\nFirst step in state minimization.\\nAll product terms in these expressions are needed for a minimum-cost POS implementation\\nexcept for y1y2, which is included to prevent hazards in the expression for Y1. The output\\nexpression is\\nz = y1y2y3\\n9.7\\nA Complete Design Example\\n651\\nB\\nH\\nA\\nF\\nD\\nG\\nC\\nE\\nFigure 9.70\\nMerger diagram for Figure 9.69.\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nG\\nCm Cm\\n0\\nD\\nDm C\\nF\\n0\\nF\\nA\\nFm Fm\\n1\\nG\\nGm F\\nF\\n0\\n(a) Minimized flow table\\nPresent\\nNext state\\nOutput\\nstate\\nDN = 00\\n01\\n10\\n11\\nz\\nA\\n1m 2\\n4\\n0\\nB\\n5\\n2m\\n0\\nC\\n8\\n3m 4m\\n0\\nD\\n5m 3\\n7\\n0\\nF\\n1\\n6m 7m\\n1\\nG\\n8m 6\\n7\\n0\\n(b) Relabeled flow table\\nFigure 9.71\\nReduced ow tables.\\n652\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nA 0\\n\\nF 1\\n\\nB 0\\n\\nG 0\\n\\nD 0\\n\\nC 0\\n\\n00\\n01\\n00\\n00\\n01\\n01\\n00\\n00\\n00\\n01\\n10\\n01\\n10\\n01\\n10\\nDN\\n10\\n10\\nFigure 9.72\\nState diagram for the vending-machine controller.\\nB\\nA\\nF\\nD\\nG\\n100\\n110\\n7\\n4\\n1\\n6 7\\n,\\n111\\n2\\n3\\nC\\n4\\n001\\n000\\n101\\n5\\n011\\n010\\n8\\nB\\nA\\nF\\nD\\nG\\nC\\n7\\n1\\n2\\n5\\n4\\n6 7\\n,\\n3\\n7\\n8\\n(a) Transition diagram\\n(b) Embedded on the cube\\n4\\nFigure 9.73\\nDetermination of the state assignment.\\n9.8\\nConcluding Remarks\\n653\\nPresent\\nNext state\\nstate\\nDN = 00\\n01\\n10\\n11\\nOutput\\ny3y2y1\\nY3Y2Y1\\nz\\nA\\n000\\n000\\n010\\n100\\n0\\nB\\n010\\n011\\n010\\n0\\nC\\n111\\n101\\n111\\n111\\n0\\nD\\n011\\n011\\n111\\n001\\n0\\nF\\n001\\n000\\n001\\n001\\n1\\nG\\n101\\n101\\n001\\n001\\n0\\n100\\n110\\n0\\n110\\n111\\n0\\nFigure 9.74\\nExcitation table based on the state assignment in\\nFigure 9.73b.\\n9.8\\nConcluding Remarks\\nAsynchronous sequential circuits are more difcult to design than the synchronous sequen-\\ntial circuits. The difculties with race conditions present a problem that must be handled\\ncarefully. At the present time there is little CAD support for designing asynchronous cir-\\ncuits. For these reasons, most designers resort to synchronous sequential circuits in practical\\napplications.\\nAn important advantage of asynchronous circuits is their speed of operation. Since\\nthere is no clock involved, the speed of operation depends only on the propagation delays\\nin the circuit. In an asynchronous system that comprises several circuits, some circuits may\\noperate faster than others, thus potentially improving the overall performance of the system.\\nIn contrast, in synchronous systems the clock period has to be long enough to accommodate\\nthe slowest circuit, and it has a large effect on the performance.\\nAsynchronous circuit techniques are also useful in designing systems that consist of\\ntwo or more synchronous circuits that operate under the control of different clocks. The\\nsignals exchanged between such circuits often appear to be asynchronous in nature.\\nFrom the readers point of view, it is useful to view asynchronous circuits as an excellent\\nvehicle for gaining a deeper understanding of the operation of digital circuits in general.\\nThese circuits illustrate the consequences of propagation delays and race conditions that\\nmay be inherent in the structure of a circuit. They also illustrate the concept of stability,\\ndemonstrated through the existence of stable and unstable states. For further discussion of\\nasynchronous sequential circuits, the reader may consult references [16].\\n654\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n00\\n01\\n11\\n10\\nd\\n11\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\n1\\ny1y2\\nDN\\nd\\nd\\n1\\nd\\n00\\n01\\n11\\n10\\nd\\n1\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\nd\\nd\\ny1y2\\nDN\\nd\\nd\\nd\\nd\\n1\\n1\\n00\\n01\\n11\\n10\\nd\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\ny1y2\\nDN\\nd\\n1\\n1\\nd\\nd\\n00\\n01\\n11\\n10\\nd\\n00\\n01\\n11\\n10\\n1\\nd\\n1\\nd\\nd\\ny1y2\\nDN\\nd\\nd\\nd\\nd\\n1\\n1\\n00\\n01\\n11\\n10\\nd\\n00\\n01\\n11\\n10\\n1\\nd\\n1\\ny1y2\\nDN\\nd\\nd\\nd\\n00\\n01\\n11\\n10\\nd\\n1\\n00\\n01\\n11\\n10\\n1\\n1\\nd\\n1\\nd\\nd\\ny1y2\\nDN\\nd\\nd\\nd\\nd\\n1\\n1\\ny3\\n0\\n=\\ny3\\n1\\n=\\ny3\\n1\\n=\\ny3\\n0\\n=\\ny3\\n1\\n=\\ny3\\n0\\n=\\n(a) Map for Y1\\n(b) Map for Y2\\n(c) Map for Y3\\nFigure 9.75\\nKarnaugh maps for the functions in Figure 9.74.\\n9.9\\nExamples of Solved Problems\\n655\\n9.9\\nExamples of Solved Problems\\nThis section presents some typical problems that the reader may encounter, and shows how\\nsuch problems can be solved.\\nExample 9.19\\nProblem: Derive a ow table that describes the behavior of the circuit in Figure 9.76.\\nSolution: Modelling the propagation delay in the gates of the circuit as shown in Figure\\n9.8, the circuit in Figure 9.76 can be described by the following next-state and output\\nexpressions\\nY1 = w1w2 + w2y1 + w1y1y2\\nY2 = w2 + w1y1 + w1y2\\nz = y2\\nThese expressions lead to the excitation table in Figure 9.77a. Assuming the state assign-\\nment A = 00, B = 01, C = 10, and D = 11, yields the ow table in Figure 9.77b.\\ny1\\ny2\\nz\\nw1\\nw2\\nFigure 9.76\\nCircuit for Example 9.19.\\n656\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nY2Y1\\nY2Y1\\nz\\n00\\n0m\\n0\\n01\\n10\\n10\\n0\\n01\\n11\\n0m\\n1\\n10\\n10\\n0\\n10\\n00\\n11\\n1m\\n0\\n1m\\n0\\n1\\n11\\n1m\\n1\\n1m\\n1\\n1m\\n1\\n10\\n1\\n(a) Excitation table\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\nC\\n0\\nB\\nD\\nBm C\\nC\\n0\\nC\\nA\\nD\\nCm Cm\\n1\\nD\\nDm Dm Dm C\\n1\\n(b) Flow table implemented by the circuit\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\nC\\n0\\nB\\nD\\nBm\\nC\\n0\\nC\\nA\\nD\\nCm Cm\\n1\\nD\\nDm Dm Dm C\\n1\\n(c) Final flow table\\nFigure 9.77\\nExcitation and ow tables for the circuit in Figure 9.76.\\n9.9\\nExamples of Solved Problems\\n657\\nSince in a given stable state, inputs to the circuit can only change one at a time, some\\nentries in the ow table may be designated as unspecied. Such is the case when the\\ncircuit is stable in state B and input values are w2w1 = 01. Now, both inputs cannot\\nchange simultaneously, which means that the corresponding entry in the ow table should\\nbe designated as unspecied. However, a different situation arises when the circuit is stable\\nin state A and input values are w2w1 = 00. In this case, we cannot indicate the transition\\nin column w2w1 = 11 as unspecied. The reason is that if the circuit is in stable state B,\\nit has to be able to change to state C when w2 changes from 0 to 1. States B and C are\\nimplemented as y2y1 = 01 and y2y1 = 10, respectively. Since both state variables must\\nchange their values, the route from 01 to 10 will take place either via 11 or 00, depending on\\nthe delays in different paths in the circuit. If y2 changes rst, the circuit will pass through\\nunstable state D and then settle in the stable state C. But, if w1 changes rst, the circuit\\nhas to pass through unstable state A before reaching state C. Hence, the transition to state\\nC in the rst row must be specied. This is an example of a safe race, where the circuit\\nreaches the correct destination state regardless of propagation delays in different paths of\\nthe circuit. The nal ow table is presented in Figure 9.77c.\\nExample 9.20\\nProblem: Are there any hazards in the circuit in Figure 9.76?\\nSolution: Figure 9.78 gives Karnaugh maps for the next-state expressions derived in Ex-\\nample 9.19. As seen from the maps, all prime implicants are included in the expression for\\nY1. But, the expression for Y2 includes only three of the four available prime implicants.\\nThere is a static hazard when w2y2y1 = 011 and w1 changes from 0 to 1 (or 1 to 0). This\\nhazard can be removed by adding the fourth prime implicant, y1y2, to the expression for Y2.\\ny1y2\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nY1\\nY2\\nw1 w2\\ny1y2\\nw1 w2\\nFigure 9.78\\nKarnaugh maps for the circuit in Figure 9.76.\\n658\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nw\\nz\\nFigure 9.79\\nWaveforms for Example 9.21.\\nExample 9.21 Problem: Acircuit has an input w and an output z. Asequence of pulses is applied on input\\nw. The output has to replicate every second pulse, as illustrated in Figure 9.79. Design a\\nsuitable circuit.\\nSolution: Figure 9.80 shows a possible state diagram and the corresponding ow table.\\nCompare this with the FSM dened in Example 9.4 in Figure 9.13, which species a serial\\nparity generator. The only difference is in the output signal. In our case, z = 1 only in\\nstate B. Therefore, the next-state expressions are the same as in Example 9.4. The output\\nexpression is\\nz = y1y2\\nA/0\\nB/1\\nC/0\\nD/0\\nw = 1\\n0\\n1\\n0\\n0\\n1\\n0\\n1\\n(a) State diagram\\nPresent\\nNext state\\nOutput\\nState\\nw = 0\\nw = 1\\nz\\nA\\nA\\nB\\n0\\nB\\nC\\nB\\n1\\nC\\nC\\nD\\n0\\nD\\nA\\nD\\n0\\n(b) Flow table\\nFigure 9.80\\nState diagram and ow table for Example 9.21.\\n9.9\\nExamples of Solved Problems\\n659\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm E\\nC\\n0\\nB\\nE\\nH\\nBm\\n1\\nC\\nG\\nCm F\\n0\\nD\\nA\\nDm\\nB\\n1\\nE\\nG\\nEm\\nB\\n0\\nF\\nD\\nC\\nFm\\n0\\nG\\nGm E\\nC\\n0\\nH\\nA\\nHm B\\n1\\nFigure 9.81\\nFlow table for Example 9.22.\\nExample 9.22\\nProblem: Consider the ow table in Figure 9.81. Reduce this ow table and nd a state\\nassignment that allows this FSM to be realized as simply as possible, preserving the Moore\\nmodel. Derive an excitation table.\\nSolution: Using the partioning procedure on the ow table in Figure 9.81 gives\\nP1 = (ACEFG)(BDH)\\nP2 = (AG)(B)(C)(D)(E)(F)(H)\\nP3 = P2\\nCombining A and G produces the ow table in Figure 9.82. A merger diagram for this table\\nis shown in Figure 9.83. Merging the states (A, E), (C, F), and (D, H) leads to the reduced\\now table in Figure 9.84. To nd a good state assignment, we relabel this ow table as\\nindicated in Figure 9.85, and construct the transition diagram in Figure 9.86a. The only\\nproblem in this diagram is the transition from state D to state A, labeled as 1. Achange from\\nD to A can be made via state C if we specify so in the ow table. Then, a direct transition\\nfrom D to A is not needed, as depicted in Figure 9.86b. The resulting ow table and the\\ncorresponding excitation table are shown in Figure 9.87.\\nExample 9.23\\nProblem: Derive a hazard-free minimum-cost SOP implementation for the function\\nf (x1, . . . , x5) =\\n\\nm(2, 3, 14, 17, 19, 25, 26, 30) + D(10, 23, 27, 31)\\nSolution: The Karnaugh map for the function is given in Figure 9.88. From it, the required\\nexpression is derived as\\nf = x1x3x5 + x2x4x5 + x1x2x3x4 + x2x3x4x5\\nThe rst three product terms cover all 1s in the map. The fourth term is needed to avoid\\nhaving a hazard when x2x3x4x5 = 0011 and x1 changes from 0 to 1 (or 1 to 0). Thus, each\\npair of adjacent 1s is covered by some prime implicant in the expression.\\n660\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm E\\nC\\n0\\nB\\nE\\nH\\nBm\\n1\\nC\\nA\\nCm F\\n0\\nD\\nA\\nDm\\nB\\n1\\nE\\nA\\nEm\\nB\\n0\\nF\\nD\\nC\\nFm\\n0\\nH\\nA\\nHm B\\n1\\nFigure 9.82\\nReduction after the partitioning procedure.\\nF\\nC\\nH\\nD\\nE\\nA\\nB\\nFigure 9.83\\nMerger diagram for the ow table in Figure 9.82.\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm Am C\\nB\\n0\\nB\\nA\\nD\\nBm\\n1\\nC\\nA\\nD\\nCm Cm\\n0\\nD\\nA\\nDm Dm B\\n1\\nFigure 9.84\\nReduced ow table for the FSM in Figure 9.82.\\n9.9\\nExamples of Solved Problems\\n661\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\n1m 2m 4\\n3\\n0\\nB\\n2\\n7\\n3m\\n1\\nC\\n1\\n6\\n4m 5m\\n0\\nD\\n1\\n6m 7m 3\\n1\\nFigure 9.85\\nRelabeled ow table of Figure 9.84.\\n(a) Initial transition diagram\\n(b) Augmented transition diagram\\nC = 10\\nA = 00\\nB = 01\\nD = 11\\n1, 6\\n3, 7\\n2, 3\\n1, 4\\n1, 3\\nC = 10\\nA = 00\\nB = 01\\nD = 11\\n1, 6\\n3, 7\\n2, 3\\n1, 4\\nFigure 9.86\\nTransition diagrams for Figure 9.85.\\n662\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm Am C\\nB\\n0\\nB\\nA\\nD\\nBm\\n1\\nC\\nA\\nD\\nCm Cm\\n0\\nD\\nC\\nDm Dm B\\n1\\n(a) Final flow table\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nOutput\\ny2y1\\nY2Y1\\nY2Y1\\nY2Y1\\nY2Y1\\nz\\n00\\n0m\\n0\\n0m\\n0\\n10\\n01\\n0\\n01\\n00\\n11\\n0m\\n1\\n1\\n10\\n00\\n11\\n1m\\n0\\n1m\\n0\\n0\\n11\\n10\\n1m\\n1\\n1m\\n1\\n01\\n1\\n(b) Excitation table\\nFigure 9.87\\nExcitation and ow tables for Example 9.22.\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx1x2\\nx3x4\\n00\\n01\\n11\\n10\\n1\\n1\\n1\\n1\\n00\\n01\\n11\\n10\\nx5\\n1\\n=\\nx5\\n0\\n=\\nd\\n1\\nd\\nd\\nd\\nFigure 9.88\\nKarnaugh map for Example 9.23.\\nProblems\\n663\\nProblems\\nAnswers to problems marked by an asterisk are given at the back of the book.\\n*9.1\\nDerive a ow table that describes the behavior of the circuit in Figure P9.1. Compare your\\nsolution with the tables in Figure 9.21. Is there any similarity?\\n9.2\\nConsider the circuit in Figure P9.2. Draw the waveforms for the signals C, z1, and z2.\\nAssume that C is a square-wave clock signal and that each gate has a propagation delay\\n. Express the behavior of the circuit in the form of a ow table that would produce the\\ndesired signals. (Hint: use the Mealy model.)\\n9.3\\nDerive the minimal ow table that species the same functional behavior as the ow table\\nin Figure P9.3.\\n9.4\\nDerive the minimal Moore-type ow table that species the same functional behavior as\\nthe ow table in Figure P9.4.\\nw1\\nw2\\nz1\\nz2\\ny1\\ny2\\nFigure P9.1\\nCircuit for problem 9.1.\\nz1\\nz2\\nC\\nFigure P9.2\\nCircuit for problem 9.2.\\n664\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\n0\\nC\\nP\\nCm\\n0\\nD\\nDm E\\nF\\n0\\nE\\nG\\nEm\\n0\\nF\\nM\\nFm\\n0\\nG\\nGm H\\nI\\n0\\nH\\nJ\\nHm\\n0\\nI\\nA\\nIm\\n1\\nJ\\nJm K\\nL\\n0\\nK\\nA\\nKm\\n1\\nL\\nA\\nLm\\n1\\nM\\nMm N\\nO\\n0\\nN\\nA\\nNm\\n1\\nO\\nA\\nOm\\n1\\nP\\nPm R\\nS\\n0\\nR\\nT\\nRm\\n0\\nS\\nA\\nSm\\n1\\nT\\nTm U\\nV\\n0\\nU\\nA\\nUm\\n1\\nV\\nA\\nVm\\n1\\nFigure P9.3\\nFlow table for problem 9.3.\\n9.5\\nFind a suitable state assignment using as few states as possible and derive the next-state\\nand output expressions for the ow table in Figure 9.42.\\n9.6\\nFind a suitable state assignment for the ow table in Figure 9.42, using pairs of equivalent\\nstates, as explained in Example 9.15. Derive the next-state and output expressions.\\n9.7\\nFind a state assignment for the ow table in Figure 9.42, using one-hot encoding. Derive\\nthe next-state and output expressions.\\n*9.8\\nImplement the FSM specied in Figure 9.39, using the merger diagram in Figure 9.40a.\\nProblems\\n665\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nK\\nBm\\nH\\n0\\nC\\nF\\nCm M\\n0\\nD\\nDm E\\nJ\\n1\\nE\\nA\\nEm\\nM\\n0\\nF\\nFm L\\nJ\\n0\\nG\\nD\\nGm\\nH\\n0\\nH\\nG\\nJ\\nHm\\n1\\nJ\\nF\\nJm H\\n0\\nK\\nKm L\\nC\\n1\\nL\\nA\\nLm\\nH\\n0\\nM\\nG\\nC\\nMm\\n1\\nFigure P9.4\\nFlow table for problem 9.4.\\n9.9\\nFind a suitable state assignment for the FSM dened by the ow table in Figure P9.5.\\nDerive the next-state and output expressions for the FSM using this state assignment.\\n*9.10\\nFind a hazard-free minimum-cost implementation of the function\\nf (x1, . . . , x4) =\\n\\nm(0, 4, 11, 13, 15) + D(2, 3, 5, 10)\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm B\\nC\\n0\\nB\\nD\\nBm\\nG\\n0\\nC\\nF\\nCm G\\n0\\nD\\nDm E\\nC\\n1\\nE\\nA\\nEm\\nG\\n0\\nF\\nFm E\\nC\\n0\\nG\\nB\\nC\\nGm\\n1\\nFigure P9.5\\nFlow table for problem 9.9.\\n666\\nC H A P T E R\\n9\\n\\nAsynchronous Sequential Circuits\\n9.11\\nRepeat problem 9.10 for the function\\nf (x1, . . . , x5) =\\n\\nm(0, 4, 5, 24, 25, 29) + D(8, 13, 16, 21)\\n*9.12\\nFind a hazard-free minimum-cost POS implementation of the function\\nf (x1, . . . , x4) = M (0, 2, 3, 7, 10) + D(5, 13, 15)\\n9.13\\nRepeat problem 9.12 for the function\\nf (x1, . . . , x5) = M (2, 6, 7, 25, 28, 29) + D(0, 8, 9, 10, 11, 21, 24, 26, 27, 30)\\n*9.14\\nConsider the circuit in Figure P9.6. Does this circuit exhibit any hazards?\\n9.15\\nDesign an original circuit that exhibits a dynamic hazard.\\n9.16\\nA control mechanism for a vending machine accepts nickels and dimes. It dispenses mer-\\nchandise when 20 cents is deposited; it does not give change if 25 cents is deposited.\\nDesign the FSM that implements the required control, using as few states as possible. Find\\na suitable state assignment and derive the next-state and output expressions.\\n*9.17\\nDesign an asynchronous circuit that meets the following specications. The circuit has two\\ninputs: a clock input c and a control input w. The output, z, replicates the clock pulses when\\nw = 1; otherwise, z = 0. The pulses appearing on z must be full pulses. Consequently, if\\nc = 1 when w changes from 0 to 1, then the circuit will not produce a partial pulse on z,\\nbut will wait until the next clock pulse to generate z = 1. If c = 1 when w changes from\\n1 to 0, then a full pulse must be generated; that is, z = 1 as long as c = 1. Figure P9.7\\nillustrates the desired operation.\\n9.18\\nRepeat problem 9.17 but with the following change in the specication. While w = 1, the\\noutput z should have only one pulse; if several pulses occur on c, only the rst one should\\nbe reproduced on z.\\nA\\nB\\nC\\nD\\nE\\nf\\ng\\nFigure P9.6\\nCircuit for problem 9.14.\\nReferences\\n667\\nc\\nw\\nz\\nFigure P9.7\\nWaveforms for problem 9.17.\\n9.19\\nExample 9.6 describes a simple arbiter for two devices contending for a shared resource.\\nDesign a similar arbiter for three devices that use a shared resource. In case of simultaneous\\nrequests, namely, if one device has been granted access to the shared resource and before it\\nreleases its request the other two devices make requests of their own, let the priority of the\\ndevices be Device 1 > Device 2 > Device 3.\\n9.20\\nIn the discussion of Example 9.6, we mentioned a possible use of the mutual exclusion\\nelement (ME) to prevent both request inputs to the FSM being equal to 1 at the same time.\\nDesign an arbiter circuit for this case.\\n9.21\\nIn Example 9.21 we designed a circuit that replicates every second pulse on input w as a\\npulse on output z. Design a similar circuit that replicates every third pulse.\\n9.22\\nIn Example 9.22 we merged states D and H to implement the FSM in Figure 9.82. An\\nalternative was to merge states B and H, according to the merger diagram in Figure 9.83.\\nDerive an implementation using this choice. Derive the resulting excitation table.\\nReferences\\n1. K. J. Breeding, Digital Design Fundamentals, (Prentice-Hall: Englewood Cliffs, NJ,\\n1989).\\n2. F. J. Hill and G. R. Peterson, Computer Aided Logical Design with Emphasis on VLSI,\\n4th ed., (Wiley: New York, 1993).\\n3. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design, (Prentice-Hall: Englewood Cliffs, NJ, 1995).\\n4. N. L. Pappas, Digital Design, (West: St. Paul, MN, 1994).\\n5. C. H. Roth Jr., Fundamentals of Logic Design, 5th ed., (Thomson/Brooks/Cole:\\nBelmont, Ca., 2004).\\n6. C. J. Myers, Asynchronous Circuit Design, (Wiley: New York, 2001).\\n669\\nc h a p t e r\\n10\\nDigital System Design\\nChapter Objectives\\nInthischapteryouwilllearnaboutaspectsofdigitalsystemdesign, including\\n\\nEnable inputs for ip-ops, registers, and shift registers\\n\\nStatic random access memory (SRAM) blocks\\n\\nSeveral system design examples using ASM charts\\n\\nClock synchronization\\n\\nClock skew\\n\\nFlip-op timing at the chip level\\n670\\nC H A P T E R\\n10\\n\\nDigital System Design\\nIn the previous chapters we showed how to design many types of simple circuits, such as multiplexers,\\ndecoders, ip-ops, registers, and counters, which can be used as building blocks. In this chapter we provide\\nexamples of more complex circuits that can be constructed using the building blocks as subcircuits. Such\\nlarger circuits form a digital system. We show both the design of the circuits for these systems, and how they\\ncan be described using VHDL code. For practical reasons our examples of digital systems will not be large,\\nbut the design techniques presented are applicable to systems of any size. After presenting several examples,\\nwe will discuss some practical issues, such as how to ensure reliable clocking of ip-ops in individual and\\nmultiple chips, how to deal with input signals that are not synchronized to the clock signal, and the like.\\nA digital system consists of two main parts, called the datapath circuit and the control circuit. The\\ndatapath circuit is used to store and manipulate data and to transfer data from one part of the system to\\nanother. Datapath circuits comprise building blocks such as registers, shift registers, counters, multiplexers,\\ndecoders, adders, and so on. The control circuit controls the operation of the datapath circuit. In Chapter 8\\nwe referred to the control circuits as nite state machines.\\n10.1\\nBuilding Block Circuits\\nWe will give several examples of digital systems and show how to design their datapath\\nand control circuits. The examples use a number of the building block circuits that were\\npresented in earlier chapters. Some building blocks used in this chapter are described below.\\n10.1.1\\nFlip-Flops and Registers with Enable Inputs\\nIn many applications that use D ip-ops, it is useful to be able to prevent the data stored\\nin the ip-op from changing when an active clock edge occurs. We showed in Figure\\n7.56 how this capability can be provided by adding a multiplexer to the ip-op. Figure\\n10.1a depicts the circuit. When E = 0, the ip-op output cannot change, because the\\nmultiplexer connects Q to D. But if E = 1, then the multiplexer connects the R input to D.\\nInstead of using the multiplexer shown in the gure, another way to implement the enable\\nfeature is to use a two-input AND gate that drives the ip-ops clock input. One input to\\nthe AND gate is the clock signal, and the other input is E. Then setting E = 0 prevents\\nthe clock signal from reaching the ip-ops clock input. This method seems simpler than\\nthe multiplexer approach, but we will show in section 10.3 that it can cause problems in\\npractical operation. We will prefer the multiplexer-based approach over gating the clock\\nwith an AND gate in this chapter.\\nVHDL code for a D ip-op with an asynchronous reset input and an enable input is\\ngiven in Figure 10.1b. We can extend the enable capability to registers with n bits by using\\nn 2-to-1 multiplexers controlled by E. The multiplexer for each ip-op, i, selects either\\nthe external data bit, Ri, or the ip-ops output, Qi. VHDL code for an n-bit register with\\nan asynchronous reset input and an enable input is given in Figure 10.2.\\n10.1\\nBuilding Block Circuits\\n671\\nBEGIN\\nBEGIN\\nELSE\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY rege IS\\nPORT ( R, Resetn, E, Clock   :IN            STD LOGIC ;\\nQ\\n                    :BUFFER STD LOGIC ) ;\\nARCHITECTURE Behavior OF rege IS\\nPROCESS ( Resetn, Clock )\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < R ;\\nQ < Q ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\n(b) VHDL code\\n(a) Circuit\\nEND rege ;\\nIF E  1 THEN\\nFigure 10.1\\nA ip-op with an enable input.\\n672\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY regne IS\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nResetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(N1 DOWNTO 0) ) ;\\nEND regne ;\\nARCHITECTURE Behavior OF regne IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < (OTHERS >0) ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nIF E  1 THEN\\nQ < R ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 10.2\\nVHDL code for an n-bit register with an enable input.\\n10.1.2\\nShift Registers with Enable Inputs\\nIt is useful to be able to inhibit the shifting operation in a shift register by using an enable\\ninput, E. We showed in Figure 7.19 that shift registers can be constructed with a parallel-\\nload capability, which is implemented using a multiplexer. Figure 10.3 shows how the\\nenable feature can be added by using an additional multiplexer. If the parallel-load control\\ninput, L, is 1, the ip-ops are loaded in parallel. But if L = 0, the additional multiplexer\\nselects new data to be loaded into the ip-ops only if the enable E is 1.\\nVHDL code that represents a right-to-left shifting version of the circuit in Figure 10.3\\nis given in Figure 10.4. When L = 1, the register is loaded in parallel from the R input.\\nWhen L = 0 and E = 1, the data in the shift register is shifted in a right-to-left direction.\\nVHDL Components\\nFor the examples presented later in this chapter, several VHDL components will be\\nused as subcircuits. For convenience, the component declarations for these subcircuits\\nare dened in the VHDL package named components, shown in Figure 10.5. The code\\nfor the regne entity is dened in Figure 10.2. The code for shiftlne appears in Figure 10.4.\\n10.1\\nBuilding Block Circuits\\n673\\nD\\nQ\\nQ\\nQ0\\nR0\\nClock\\nL\\n0\\n1\\nw\\nE\\n0\\n1\\nD\\nQ\\nQ\\nQ1\\nR1\\n0\\n1\\n0\\n1\\nD\\nQ\\nQ\\nQn-1\\nRn-1\\n0\\n1\\n0\\n1\\nFigure 10.3\\nA shift register with parallel-load and enable\\ncontrol inputs.\\n674\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\n- - right-to-left shift register with parallel load and enable\\nENTITY shiftlne IS\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT( R\\n: IN\\nSTD LOGIC VECTOR(N 1 DOWNTO 0) ;\\nL, E, w : IN\\nSTD LOGIC ;\\nClock\\n: IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(N 1 DOWNTO 0) ) ;\\nEND shiftlne ;\\nARCHITECTURE Behavior OF shiftlne IS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF L  1 THEN\\nQ < R ;\\nELSIF E  1 THEN\\nQ(0) < w ;\\nGenbits: FOR i IN 1 TO N 1 LOOP\\nQ(i) < Q(i 1) ;\\nEND LOOP ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure 10.4\\nCode for a right-to-left shift register with an enable input.\\nThe shiftrne component represents an n-bit shift register with an enable input that shifts to\\nthe right. The code is shown in Figure 8.48. The code for the entities mux2to1, muxdff,\\nand downcnt is given in Figures 6.27, 7.47, and 7.54, respectively. The upcount entity is\\nthe same as the one in Figure 7.53, with two differences. First, a GENERIC parameter is\\nadded, named modulus, which species that the count values are 0 to modulus1. Second,\\nan enable input, E, is added that prevents the counters outputs from changing when E = 0.\\n10.1.3\\nStatic Random Access Memory (SRAM)\\nWe have introduced several types of circuits that can be used to store data. Assume that\\nwe need to store a large number, m, of data items, each of which consists of n bits. One\\npossibility is to use an n-bit register for each data item. We would need to design circuitry\\nto control access to each register, both for loading (writing) data into it and for reading\\ndata out.\\n10.1\\nBuilding Block Circuits\\n675\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE components IS\\n- - 2-to-1 multiplexer\\nCOMPONENT mux2to1\\nPORT ( w0, w1 : IN\\nSTD LOGIC ;\\ns\\n: IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC );\\nEND COMPONENT ;\\n- - D flip-flopwith 2-to-1 multiplexer connected to D\\nCOMPONENT muxdff\\nPORT ( D0, D1, Sel, E, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC );\\nEND COMPONENT ;\\n- - n-bit register with enable\\nCOMPONENT regne\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N 1 DOWNTO 0) ;\\nResetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(N  1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\n- - n-bit right-to-left shift register with parallel load and enable\\nCOMPONENT shiftlne\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N  1 DOWNTO 0) ;\\nL, E, w : IN\\nSTD LOGIC ;\\nClock\\n: IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(N  1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\n. . . continued in Part b\\nFigure 10.5\\nComponent declaration statements for building blocks (Part a).\\nWhen m is large, it is awkward to use individual registers to store the data. A better\\napproach is to make use of a static random access memory (SRAM) block. An SRAM block\\nis a two-dimensional array of SRAM cells, where each cell can store one bit of information.\\nIf we need to store m items with n bits each, we can use an array of m  n SRAM cells.\\nThe dimensions of the SRAM array are called its aspect ratio.\\nAn SRAM cell is similar to the storage cell that was shown in Figure 7.3. Since an\\nSRAM block may contain a large number of SRAM cells, each cell must take as little space\\n676\\nC H A P T E R\\n10\\n\\nDigital System Design\\n- - n-bit left-to-right shift register with parallel load and enable\\nCOMPONENT shiftrne\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( R\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nL, E, w : IN\\nSTD LOGIC ;\\nClock\\n: IN\\nSTD LOGIC ;\\nQ\\n: BUFFER STD LOGIC VECTOR(N  1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\n- - up-counter that counts from 0 to modulus 1\\nCOMPONENT upcount\\nGENERIC ( modulus : INTEGER : 8 ) ;\\nPORT ( Resetn\\n: IN\\nSTD LOGIC ;\\nPORT ( Clock, E, L : IN\\nSTD LOGIC ;\\nR\\n: IN\\nINTEGER RANGE 0 TO modulus 1 ;\\nQ\\n: BUFFER INTEGER RANGE 0 TO modulus 1 ) ;\\nEND COMPONENT ;\\n- - down-counter that counts from modulus 1 down to 0\\nCOMPONENT downcnt\\nGENERIC ( modulus : INTEGER : 8 ) ;\\nPORT ( Clock, E, L : IN\\nSTD LOGIC ;\\nQ\\n: BUFFER INTEGER RANGE 0 TO modulus 1 ) ;\\nEND COMPONENT ;\\nEND components ;\\nFigure 10.5\\nComponent declaration statements for building blocks (Part b).\\non an integrated circuit chip as possible. For this reason, the storage cell should use as\\nfew transistors as possible. One popular storage cell used in practice is depicted in Figure\\n10.6. It operates as follows. To store data into the cell, the Sel input is set to 1, and the\\ndata value to be stored is placed on the Data input. The SRAM cell may include a separate\\ninput for the complement of the data, indicated by the transistor shown in blue in the gure.\\nFor simplicity we assume that this transistor is not included in the cell. After waiting long\\nenough for the data to propagate through the feedback path formed by the two NOT gates,\\nSel is changed to 0. The stored data then remains in the feedback loop indenitely. A\\npossible problem is that when Sel = 1, the value of Data may not be the same as the value\\nbeing driven by the small NOT gate in the feedback path. Hence the transistor controlled by\\nSel may attempt to drive the stored data to one logic value while the output of the small NOT\\ngate has the opposite logic value. To resolve this problem, the NOT gate in the feedback\\npath is built using small (weak) transistors, so that its output can be overridden with new\\ndata.\\nTo read data stored in the cell, we simply set Sel to 1. In this case the Data node would\\nnot be driven to any value by external circuitry, so that the SRAM cell can place the stored\\n10.1\\nBuilding Block Circuits\\n677\\nSel\\nData\\nData\\nFigure 10.6\\nAn SRAM cell.\\ndata on this node. The Data signal is passed through a buffer, not shown in the gure, and\\nprovided as an output of the SRAM block.\\nAn SRAM block contains an array of SRAM cells. Figure 10.7 shows an array with\\ntwo rows of two cells each. In each column of the array, the Data nodes of the cells are\\nconnected together. Each row, i, has a separate select input, Seli, that is used to read or write\\nthe contents of the cells in that row. Larger arrays are formed by connecting more cells to\\nSeli in each row and by adding more rows. The SRAM block must also contain circuitry\\nthat controls access to each row in the array. Figure 10.8 depicts a 2m  n array of the type\\nin Figure 10.7, which has a decoder that drives the Sel inputs in each row of the array. The\\ninputs to the decoder are called Address inputs. This term derives from the notion that the\\nlocation of a row in the array can be thought of as the address of the row. The decoder\\nSel1\\nSel0\\nData0\\nData1\\nFigure 10.7\\nA 2  2 array of SRAM cells.\\n678\\nC H A P T E R\\n10\\n\\nDigital System Design\\nSel2\\nSel1\\nSel0\\nSel2m\\n1\\n\\nRead\\nWrite\\nd0\\ndn\\n1\\n\\ndn\\n2\\n\\nq0\\nqn\\n1\\n\\nqn\\n2\\n\\nm-to-2m decoder\\nAddress\\na0\\na1\\nam\\n1\\n\\nData outputs\\nData inputs\\nFigure 10.8\\nA 2m  n SRAM block.\\nhas m Address inputs and produces 2m select outputs. If the Write control input is 1, then\\nthe data bits on the inputs dn1, . . . , d0 are stored in the cells of the row selected by the\\nAddress inputs. If the Read control input is 1, then the data stored in the row selected by\\nthe Address inputs appears on the outputs qn1, . . . , q0. In many practical applications the\\ndata inputs and data outputs are connected together. Thus the Write and Read inputs must\\nnever have the value 1 at the same time.\\nThe design of memory blocks has been the subject of intensive research and develop-\\nment. We have described only the basic operation of one type of memory block. The reader\\ncan refer to books on computer organization for more information [1, 2].\\n10.2\\nDesign Examples\\n679\\n10.1.4\\nSRAM Blocks in PLDs\\nSome PLDs contain SRAM blocks that can be used as part of circuits implemented in the\\nchips. One popular chip has a number of SRAM blocks, each of which contains 4096 SRAM\\ncells. The SRAM blocks can be congured to provide different aspect ratios, depending on\\nthe needs of the design being implemented. Aspect ratios from 512  8 to 4096  1 can be\\nrealized using a single SRAM block, and multiple blocks can be combined to form larger\\nmemory arrays. To include SRAM blocks in a circuit, designers use prebuilt modules that\\nare provided in a library as part of the CAD tools, or they write VHDL code from which\\nsynthesis tools can infer memory blocks.\\n10.2\\nDesign Examples\\nWe introduced algorithmic state machine (ASM) charts in section 8.10 and showed how\\nthey can be used to describe nite state machines. ASM charts can also be used to describe\\ndigital systems that include both datapath and control circuits. We will illustrate how the\\nASM charts can be used as an aid in designing digital systems by giving several examples.\\n10.2.1\\nA Bit-Counting Circuit\\nSuppose that we wish to count the number of bits in a register, A, that have the value 1.\\nFigure 10.9 shows pseudo-code for a step-by-step procedure, or algorithm, that can be\\nused to perform the required task. It assumes that A is stored in a register that can shift its\\ncontents in the left-to-right direction. The answer produced by the algorithm is stored in\\nthe variable named B. The algorithm terminates when A does not contain any more 1s, that\\nis when A = 0. In each iteration of the while loop, if the least-signicant bit (LSB) of A is\\n1, then B is incremented by 1; otherwise, B is not changed. A is shifted one bit to the right\\nat the end of each loop iteration.\\nFigure 10.10 gives anASM chart that represents the algorithm in Figure 10.9. The state\\nbox for the starting state, S1, species that B is initialized to 0. We assume that an input\\nB = 0 ;\\nwhile A / 0 do\\nif a0 = 1 then\\nB = B + 1 ;\\nend if ;\\nRight-shift A ;\\nend while ;\\nFigure 10.9\\nPseudo-code for the bit counter.\\n680\\nC H A P T E R\\n10\\n\\nDigital System Design\\nShift right A\\nDone\\nB\\n0\\n\\ns\\nLoad A\\nReset\\nS3\\n0\\n1\\n0\\n1\\n0\\n1\\ns\\nS1\\nS2\\n1\\n0\\nA\\n0\\n=\\n?\\na0\\nB\\nB\\n1\\n+\\n\\nFigure 10.10\\nASM chart for the pseudo-code in Figure 10.9.\\nsignal, s, exists, which is used to indicate when the data to be processed has been loaded\\ninto A, so that the machine can start. The decision box labeled s stipulates that the machine\\nremains in state S1 as long as s = 0. The conditional output box with Load A written inside\\nit indicates that A is loaded from external data inputs if s = 0 in state S1.\\nWhen s becomes 1, the machine changes to state S2. The decision box below the state\\nbox for S2 checks whether A = 0. If so, the bit-counting operation is complete; hence the\\nmachine should change to state S3. If not, the FSM remains in state S2. The decision box\\nat the bottom of the chart checks the value of a0. If a0 = 1, B is incremented, which is\\nindicated in the chart as B  B + 1. If a0 = 0, then B is not changed. In state S3, B\\ncontains the result, which is the number of bits in A that were 1. An output signal, Done, is\\nset to 1 to indicate that the algorithm is nished; the FSM stays in S3 until s goes back to 0.\\n10.2\\nDesign Examples\\n681\\n10.2.2\\nASM Chart Implied Timing Information\\nIn section 8.10 we said that ASM charts are similar to traditional owcharts, except that the\\nASM chart implies timing information. We can use the bit-counting example to illustrate\\nthis concept. Consider theASM block for state S2, which is shaded in blue in Figure 10.10.\\nIn a traditional owchart, when state S2 is entered, the value of A would rst be shifted to\\nthe right. Then we would examine the value of A and if As LSB is 1, we would immediately\\nadd 1 to B. But, since the ASM chart represents a sequential circuit, changes in A and B,\\nwhich represent the outputs of ip-ops, take place after the active clock edge. The same\\nclock signal that controls changes in the state of the machine also controls changes in A\\nand B. Hence in state S2, the decision box that tests whether A = 0, as well as the box\\nthat checks the value of a0, check the bits in A before they are shifted. If A = 0, then the\\nFSM will change to state S3 on the next clock edge (this clock edge also shifts A, which\\nhas no effect because A is already 0 in this case.) On the other hand, if A = 0, then the\\nFSM does not change to S3, but remains in S2. At the same time, A is still shifted, and B\\nis incremented if a0 has the value 1. These timing issues are illustrated in Figure 10.14,\\nwhich represents a simulation result for a circuit that implements the ASM chart.\\nAnyASM chart that describes a digital system can be implemented by a circuit that has\\ntwo main parts: a datapath circuit that stores and manipulates the data used in the system,\\nand a control circuit (nite state machine) that controls the operation of the datapath circuit.\\nDatapath and control circuits for the ASM chart in Figure 10.10 are described below.\\nDatapath Circuit\\nBy examining theASM chart for the bit-counting circuit, we can infer the type of circuit\\nelements needed to implement its datapath. We need a shift register that shifts left-to-right\\nto implement A. It must have the parallel-load capability because of the conditional output\\nbox in state S1 that loads data into the register. An enable input is also required because\\nshifting should occur only in state S2. Acounter is needed for B, and it needs a parallel-load\\ncapability to initialize the count to 0 in state S1. It is not wise to rely on the counters reset\\ninput to clear B to 0 in state S1. In practice, the reset signal is used in a digital system for\\nonly two purposes: to initialize the circuit when power is rst applied, or to recover from\\nan error. The machine changes from state S3 to S1 as a result of s = 0; hence we should\\nnot assume that the reset signal is used to clear the counter.\\nThe datapath circuit is depicted in Figure 10.11. The serial input to the shift register, w,\\nis connected to 0, because it is not needed. The load and enable inputs on the shift register\\nare driven by the signals LA and EA. The parallel input to the shift register is named Data,\\nand its parallel output is A. An n-input NOR gate is used to test whether A = 0. The output\\nof this gate, z, is 1 when A = 0. Note that the gure indicates the n-input NOR gate by\\nshowing a single input connection to the gate, with the label n attached to it. The counter\\nhas log2(n) bits, with parallel inputs connected to 0 and parallel outputs named B. It also\\nhas a parallel load input LB and enable input EB control signals.\\nControl Circuit\\nFor convenience we can draw a secondASM chart that represents only the FSM needed\\nfor the control circuit, as shown in Figure 10.12. The FSM has the inputs s, a0, and z and\\ngenerates the outputs EA, LB, EB, and Done. In state S1, LB is asserted, so that 0 is loaded\\n682\\nC H A P T E R\\n10\\n\\nDigital System Design\\nL\\nE\\nCounter\\nw\\nL\\nE\\nShift\\nLB\\nEB\\nLA\\nEA\\n0\\nClock\\n0\\nB\\nz\\na0\\nData\\nn\\nA\\nn\\nlog2n\\nlog2n\\nFigure 10.11\\nDatapath for the ASM chart in Figure 10.10.\\nin parallel into the counter. Note that for the control signals, like LB, instead of writing LB\\n= 1, we simply write LB to indicate that the signal is asserted. We assume that external\\ncircuitry drives LA to 1 when valid data is present at the parallel inputs of the shift register,\\nso that the shift register contents are initialized before s changes to 1. In state S2, EA is\\nasserted to cause a shift operation, and the count enable for B is asserted only if a0 = 1.\\nVHDL Code\\nThe bit-counting circuit can be described in VHDL code as shown in Figure 10.13. We\\nhave chosen to dene A as an eight-bit STD_LOGIC_VECTOR signal and B as an integer\\nsignal. The ASM chart in Figure 10.12 can be directly translated into code that describes\\nthe required control circuit. The signal named y is used to represent the state ip-ops, and\\nthe process labeled FSM_transitions, at the top of the architecture body, species the state\\ntransitions. The process labeled FSM_outputs species the generated outputs in each state.\\nA default value is specied at the beginning of this process for all output signals, and then\\nindividual output values are specied in the case statement.\\nThe process labeled upcount denes the up-counter that implements B. The shift\\nregister for A is instantiated at the end of the code, and the z signal is dened using a\\nconditional signal assignment. We implemented the code in Figure 10.13 in a chip and\\nperformed a timing simulation. Figure 10.14 gives the results of the simulation for A =\\n00111011. After the circuit is reset, the input signal LA is set to 1, and the desired data,\\n(3B)16, is placed on the Data input. When s changes to 1, the next active clock edge causes\\nthe FSM to change to state S2. In this state each active clock edge increments B if a0 is\\n1, and shifts A. When A = 0, the next clock edge causes the FSM to change to state S3,\\n10.2\\nDesign Examples\\n683\\nEA\\nEB\\nz\\nLB\\ns\\na0\\nReset\\nS3\\n0\\n1\\n0\\n1\\n0\\n1\\ns\\nS2\\nS1\\n0\\n1\\nDone\\nFigure 10.12\\nASM chart for the bit counter control circuit.\\nwhere Done is set to 1 and B has the correct result, B = 5. To check more thoroughly that\\nthe circuit is designed correctly, we should try different values of input data.\\n10.2.3\\nShift-and-Add Multiplier\\nWe presented a circuit that multiplies two unsigned n-bit binary numbers in Figure 5.32.\\nThe circuit uses a two-dimensional array of identical subcircuits, each of which contains a\\nfull-adder and an AND gate. For large values of n, this approach may not be appropriate\\nbecause of the large number of gates needed. Another approach is to use a shift register\\nin combination with an adder to implement the traditional method of multiplication that is\\ndone by hand. Figure 10.15a illustrates the manual process of multiplying two binary\\nnumbers. The product is formed by a series of addition operations. For each bit i in the\\nmultiplier that is 1, we add to the product the value of the multiplicand shifted to the left i\\ntimes. This algorithm can be described in pseudo-code as shown in Figure 10.15b, where\\nA is the multiplicand, B is the multiplier, and P is the product.\\n684\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nLIBRARY work ;\\nUSE work.components.shiftrne ;\\nENTITY bitcount IS\\nPORT( Clock, Resetn : IN\\nSTD LOGIC ;\\nLA, s\\n: IN\\nSTD LOGIC ;\\nData\\n: IN\\nSTD LOGIC VECTOR(7 DOWNTO 0) ;\\nB\\n: BUFFER INTEGER RANGE 0 to 8 ;\\nDone\\n: OUT\\nSTD LOGIC ) ;\\nEND bitcount ;\\nARCHITECTURE Behavior OF bitcount IS\\nTYPE State type IS ( S1, S2, S3 ) ;\\nSIGNAL y : State type ;\\nSIGNAL A : STD LOGIC VECTOR(7 DOWNTO 0) ;\\nSIGNAL z, EA, LB, EB, low : STD LOGIC ;\\nBEGIN\\nFSM transitions: PROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < S1 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN S1 >\\nIF s  0 THEN y < S1 ; ELSE y < S2 ; END IF ;\\nWHEN S2 >\\nIF z  0 THEN y < S2 ; ELSE y < S3 ; END IF ;\\nWHEN S3 >\\nIF s  1 THEN y < S3 ; ELSE y < S1 ; END IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\n. . . continued in Part b\\nFigure 10.13\\nVHDL code for the bit-counting circuit (Part a).\\nAn ASM chart that represents the algorithm in Figure 10.15b is given in Figure 10.16.\\nWe assume that an input s is used to control when the machine begins the multiplication\\nprocess. As long as s is 0, the machine stays in state S1 and the data for A and B can be\\nloaded from external inputs. In state S2 we test the value of the LSB of B, and if it is 1, we\\nadd A to P. Otherwise, P is not changed. The machine moves to state S3 when B contains\\n0, because P has the nal product in this case. For each clock cycle in which the machine\\n10.2\\nDesign Examples\\n685\\nFSM outputs: PROCESS ( y, A(0) )\\nBEGIN\\nEA < 0 ; LB < 0 ; EB < 0 ; Done < 0 ;\\nCASE y IS\\nWHEN S1 >\\nLB < 1 ;\\nWHEN S2 >\\nEA < 1 ;\\nIF A(0)  1 THEN EB < 1 ; ELSE EB < 0 ; END IF ;\\nWHEN S3 >\\nDone < 1 ;\\nEND CASE ;\\nEND PROCESS ;\\n- - The datapath circuit is described below\\nupcount: PROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nB < 0 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nIF LB  1 THEN\\nB < 0 ;\\nELSIF EB  1 THEN\\nB < B + 1 ;\\nEND IF ;\\nEND IF;\\nEND PROCESS;\\nlow < 0 ;\\nShiftA: shiftrne GENERIC MAP ( N > 8)\\nPORT MAP ( Data, LA, EA, low, Clock, A ) ;\\nz < 1 WHEN A  00000000 ELSE 0 ;\\nEND Behavior ;\\nFigure 10.13\\nVHDL code for the bit-counting circuit (Part b).\\nis in state S2, we shift the value of A to the left, as specied in the pseudo-code in Figure\\n10.15b. We shift the contents of B to the right so that in each clock cycle b0 can be used to\\ndecide whether or not A should be added to P.\\nDatapath Circuit\\nWe can now dene the datapath circuit. To implement A we need a right-to-left shift\\nregister that has 2n bits. A 2n-bit register is needed for P, and it must have an enable input\\nbecause the assignment P  P + A in state S2 is inside a conditional output box. A 2n-bit\\nadder is needed to produce P + A. Note that P is loaded with 0 in state S1, and P is loaded\\n686\\nC H A P T E R\\n10\\n\\nDigital System Design\\nFigure 10.14\\nSimulation results for the bit-counting circuit.\\n(a) Manual method\\nP = 0 ;\\nfor i = 0 to n  1 do\\nif bi = 1 then\\nP = P + A ;\\nend if ;\\nLeft-shift A ;\\nend for ;\\n(b) Pseudo-code\\nMultiplicand\\n1\\n1\\nProduct\\nMultiplier\\n1\\n0\\n0\\n1\\n1\\n1\\n1 1 0 1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n0\\n1\\n0 0 1 1 1 1\\n\\nBinary\\n13\\n11\\n\\n13\\n13\\n143\\nDecimal\\nFigure 10.15\\nAn algorithm for multiplication.\\n10.2\\nDesign Examples\\n687\\nShift left A, Shift right B\\nDone\\nP\\nP\\nA\\n+\\n\\nB\\n0\\n=\\n?\\nP\\n0\\n\\ns\\nLoad A\\nb0\\nReset\\nS3\\n0\\n1\\n0\\n1\\n0\\n1\\ns\\nS1\\nS2\\n1\\n0\\nLoad B\\nFigure 10.16\\nASM chart for the multiplier.\\nfrom the output of the adder in state S2. We cannot assume that the reset input is used to\\nclear P, because the machine changes from state S3 back to S1 based on the s input, not the\\nreset input. Hence a 2-to-1 multiplexer is needed for each input to P, to select either 0 or\\nthe appropriate sum bit from the adder. An n-bit left-to-right shift register is needed for B,\\nand an n-input NOR gate can be used to test whether B = 0.\\nFigure 10.17 shows the datapath circuit and labels the control signals for the shift\\nregisters. The input data for the shift register that holds A is named DataA. Since the\\nshift register has 2n bits, the most-signicant n data inputs are connected to 0. A single\\nmultiplexer symbol is shown connected to the register that holds P. This symbol represents\\n2n 2-to-1 multiplexers that are each controlled by the Psel signal.\\nControl Circuit\\nAnASM chart that represents only the control signals needed for the multiplier is given\\nin Figure 10.18. In state S1, Psel is set to 0 and EP is asserted, so that register P is cleared.\\nWhen s = 0, parallel data can be loaded into shift registers A and B by an external circuit\\n688\\nC H A P T E R\\n10\\n\\nDigital System Design\\nE\\nL\\nE\\nL\\nE\\n0\\nDataA\\nLA\\nEA\\nA\\nClock\\nP\\nDataP\\nRegister\\nEP\\nSum\\n0\\nz\\nB\\nb0\\nDataB\\nLB\\nEB\\n+\\n2n\\nn\\nn\\nShift-left\\nregister\\nShift-right\\nregister\\nn\\nn\\n2n\\n2n\\nPsel\\n1\\n0\\n2n\\n2n\\nFigure 10.17\\nDatapath circuit for the multiplier.\\nthat controls their parallel load inputs LA and LB. When s = 1, the machine changes to state\\nS2, where Psel is set to 1 and shifting of A and B is enabled. If b0 = 1, the enable for P\\nis asserted. The machine changes to state S3 when z = 1, and then remains in S3 and sets\\nDone to the value 1 as long as s = 1.\\nVHDL Code\\nVHDL code for the multiplier is given in Figure 10.19. The number of bits in A and B\\nis set by the generic parameter N. Since some registers are 2n bits wide, a second generic\\nparameterNN isdenedto represent2N. Bychangingthevalueofthegenericparameters,\\n10.2\\nDesign Examples\\n689\\nEP\\nz\\nb0\\nReset\\nS3\\n0\\n1\\n0\\n1\\ns\\n0\\n1\\nDone\\nPsel\\n0\\n=\\nEP\\n,\\ns\\n0\\n1\\nS1\\nS2\\nPsel\\n1\\n=\\nEA EB\\n,\\n,\\nFigure 10.18\\nASM chart for the multiplier control circuit.\\nthe code can be used for numbers of any size. The processes labeled FSM_transitions and\\nFSM_outputs dene the state transitions and generated outputs, respectively, in the control\\ncircuit. The parallel data input on the shift register A is 2N bits wide, but DataA is only N\\nbits wide. The signal N_Zeros is used to generate n zero bits, and the signal Ain prepends\\nthese bits with DataA for loading into the shift register. The multiplexer needed for register\\nP is dened using a FOR GENERATE statement that instantiates 2N 2-to-1 multiplexers.\\nFigure 10.20 gives a simulation result for the circuit generated from the code. After the\\ncircuit is reset, LA and LB are set to 1, and the numbers to be multiplied are placed on\\nthe DataA and DataB inputs. After s is set to 1, the FSM (y) changes to state S2, where\\nit remains until B = 0. For each clock cycle in state S2, A is shifted to the left, and B is\\nshifted to the right. In three of the clock cycles in state S2, the contents of A are added to P,\\ncorresponding to the three bits in B that have the value 1. When B = 0, the FSM changes\\n690\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nUSE work.components.all ;\\nENTITY multiply IS\\nGENERIC ( N : INTEGER : 8; NN : INTEGER : 16 ) ;\\nPORT ( Clock\\n: IN\\nSTD LOGIC ;\\nResetn\\n: IN\\nSTD LOGIC ;\\nLA, LB, s : IN\\nSTD LOGIC ;\\nDataA\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nDataB\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nP\\n: BUFFER STD LOGIC VECTOR(NN1 DOWNTO 0) ;\\nDone\\n: OUT\\nSTD LOGIC ) ;\\nEND multiply ;\\nARCHITECTURE Behavior OF multiply IS\\nTYPE State type IS ( S1, S2, S3 ) ;\\nSIGNAL y : State type ;\\nSIGNAL Psel, z, EA, EB, EP, Zero : STD LOGIC ;\\nSIGNAL B, N Zeros : STD LOGIC VECTOR(N1 DOWNTO 0) ;\\nSIGNAL A, Ain, DataP, Sum : STD LOGIC VECTOR(NN 1 DOWNTO 0) ;\\nBEGIN\\nFSM transitions: PROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < S1 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN S1 >\\nIF s  0 THEN y < S1 ; ELSE y < S2 ; END IF ;\\nWHEN S2 >\\nIF z  0 THEN y < S2 ; ELSE y < S3 ; END IF ;\\nWHEN S3 >\\nIF s  1 THEN y < S3 ; ELSE y < S1 ; END IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\n. . . continued in Part b\\nFigure 10.19\\nVHDL code for the multiplier circuit (Part a).\\n10.2\\nDesign Examples\\n691\\nFSM outputs: PROCESS ( y, s, B(0) )\\nBEGIN\\nEP < 0 ; EA < 0 ; EB < 0 ; Done < 0 ; Psel < 0;\\nCASE y IS\\nWHEN S1 >\\nEP < 1 ;\\nWHEN S2 >\\nEA < 1 ; EB < 1 ; Psel < 1 ;\\nIF B(0)  1 THEN EP < 1 ; ELSE EP < 0 ; END IF ;\\nWHEN S3 >\\nDone < 1 ;\\nEND CASE ;\\nEND PROCESS ;\\n- - Define the datapath circuit\\nZero < 0 ;\\nN Zeros < (OTHERS > 0 ) ;\\nAin < N Zeros & DataA ;\\nShiftA: shiftlne GENERIC MAP ( N > NN )\\nPORT MAP ( Ain, LA, EA, Zero, Clock, A ) ;\\nShiftB: shiftrne GENERIC MAP ( N > N )\\nPORT MAP ( DataB, LB, EB, Zero, Clock, B ) ;\\nz < 1 WHEN B  N Zeros ELSE 0 ;\\nSum < A + P ;\\n- - Define the 2n 2-to-1 multiplexers for DataP\\nGenMUX: FOR i IN 0 TO NN-1 GENERATE\\nMuxi: mux2to1 PORT MAP ( Zero, Sum(i), Psel, DataP(i) ) ;\\nEND GENERATE;\\nRegP: regne GENERIC MAP ( N > NN )\\nPORT MAP ( DataP, Resetn, EP, Clock, P ) ;\\nEND Behavior ;\\nFigure 10.19\\nVHDL code for the multiplier circuit (Part b).\\nto state S3 and P contains the correct product, which is (64)16  (19)16 = (9C4)16. The\\ndecimal equivalent of this result is 100  25 = 2500.\\nThe number of clock cycles that the circuit requires to generate the nal product is\\ndetermined by the left-most digit in B that is 1. It is possible to reduce the number of clock\\ncycles needed by using more complex shift registers for A and B. If the two right-most bits\\nin B are both 0, then both A and B could be shifted by two bit positions in one clock cycle.\\nSimilarly, if the three lowest digits in B are 0, then a three bit-position shift can be done,\\nand so on. A shift register that can shift by multiple bit positions at once can be built using\\na barrel shifter. We leave it as an exercise for the reader to modify the multiplier to make\\nuse of a barrel shifter.\\n692\\nC H A P T E R\\n10\\n\\nDigital System Design\\nFigure 10.20\\nSimulation results for the multiplier circuit.\\n10.2.4\\nDivider\\nThe preceding example implements the traditional method of performing multiplication by\\nhand. In this example we will design a circuit that implements the traditional long-hand\\ndivision. Figure 10.21a gives an example of long-hand division. The rst step is to try to\\ndivide the divisor 9 into the rst digit of the dividend 1, which does not work. Next, we try\\nto divide 9 into 14, and determine that 1 is the rst digit in the quotient. We perform the\\nsubtraction 14  9 = 5, bring down the last digit from the dividend to form 50, and then\\ndetermine that the next digit in the quotient is 5. The remainder is 50  45 = 5, and the\\nquotient is 15. Using binary numbers, as illustrated in Figure 10.21b, involves the same\\nprocess, with the simplication that each digit of the quotient can be only 0 or 1.\\nGiven two unsigned n-bit numbers A and B, we wish to design a circuit that produces\\ntwo n-bit outputs Q and R, where Q is the quotient A/B and R is the remainder. The\\nprocedure illustrated in Figure 10.21b can be implemented by shifting the digits in A to\\nthe left, one digit at a time, into a shift register R. After each shift operation, we compare\\nR with B. If R  B, a 1 is placed in the appropriate bit position in the quotient and B is\\nsubtracted from R. Otherwise, a 0 bit is placed in the quotient. This algorithm is described\\nusing pseudo-code in Figure 10.21c. The notation R||A is used to represent a 2n-bit shift\\nregister formed using R as the left-most n bits and A as the right-most n bits.\\nThe pseudo-code for the multiplier in Figure 10.15b examines one digit, bi, in each\\nloop iteration. In the ASM chart in Figure 10.16, we shift B to the right so that b0 always\\ncontains the digit needed. Similarly, in the long-division pseudo-code, each loop iteration\\nresults in setting a digit qi to either 1 or 0. A straightforward way to accomplish this is\\n10.2\\nDesign Examples\\n693\\nR = 0 ;\\nfor i = 0 to n  1 do\\nLeft-shift RA ;\\nif R\\nB then\\nqi = 1 ;\\nR = R  B ;\\nelse\\nqi = 0 ;\\nend if ;\\nend for ;\\n(c) Pseudo-code\\n9\\n1 4 0\\n9\\n5 0\\n4 5\\n5\\n1 5\\n1 0 0\\n1 0\\n1 0\\n0 1 1 0 0\\n1 0 0 1\\n0 0 0 0 1 1 1 1\\n1 0 0 1\\n0 0 1\\n0 1\\n1 0 0 0 0\\n1 0 0 1\\n1 1 1 0\\n1 0 0 1\\n1 0 1\\nQ\\nA\\nB\\nR\\n(a) An example using decimal numbers\\n(b) Using binary numbers\\nFigure 10.21\\nAn algorithm for division.\\nto shift 1 or 0 into the least-signicant bit of Q in each loop iteration. An ASM chart that\\nrepresents the divider circuit is shown in Figure 10.22. The signal C represents a counter\\nthat is initialized to n  1 in the starting state S1. In state S2, both R and A are shifted to the\\nleft, and then in state S3, B is subtracted from R if R  B. The machine changes to state\\nS4 when C = 0.\\nDatapath Circuit\\nWe need n-bit shift registers that shift right to left for A, R, and Q. An n-bit register is\\nneeded for B, and a subtractor is needed to produce R  B. We can use an adder module in\\nwhich the carry-in is set to 1 and B is complemented. The carry-out, cout, of this module\\nhas the value 1 if the condition R  B is true. Hence the carry-out can be connected to the\\nserial input of the shift register that holds Q, so that it is shifted into Q in state S3. Since R\\nis loaded with 0 in state S1 and from the outputs of the adder in state S3, a multiplexer is\\nneeded for the parallel data inputs on R. The datapath circuit is depicted in Figure 10.23.\\n694\\nC H A P T E R\\n10\\n\\nDigital System Design\\nR\\nB\\n\\n?\\nR\\n0\\n\\nC\\nn\\n1\\n\\n\\n,\\ns\\n0\\n1\\nS1\\nS2\\n0\\nLoad A\\nLoad B\\nShift left R||A\\nC\\nC\\n1\\n\\n\\nShift 0 into Q\\nShift 1 into Q\\nR\\nR\\nB\\n\\n\\nC\\n0\\n=\\n ?\\n1\\n1\\n0\\nS3\\nReset\\nDone\\nS4\\n0\\n1\\ns\\nFigure 10.22\\nASM chart for the divider.\\nNote that the down-counter needed to implement C and the NOR gate that outputs a 1 when\\nC = 0 are not shown in the gure.\\nControl Circuit\\nAn ASM chart that shows only the control signals needed for the divider is given in\\nFigure 10.24. In state S3 the value of cout determines whether or not the sum output of\\nthe adder is loaded into R. The shift enable on Q is asserted in state S3. We do not have\\nto specify whether 1 or 0 is loaded into Q, because cout is connected to Qs serial input\\n10.2\\nDesign Examples\\n695\\nE\\nL\\nE\\nL\\nE\\nDataB\\nLR\\nER\\nEQ\\nClock\\nQ\\nRegister\\nEB\\n0\\nR\\nDataA\\nLA\\nEA\\n+\\nE\\ncout\\ncin\\n1\\nB\\nw\\nRsel\\nn\\nLeft-shift\\nregister\\nn\\nLeft-shift\\nregister\\nn\\nn\\nn\\nn\\nn\\nn\\nLeft-shift\\nregister\\nan\\n1\\n\\nA\\nw\\n0\\n1\\nFigure 10.23\\nDatapath circuit for the divider.\\nin the datapath circuit. We leave it as an exercise for the reader to write VHDL code that\\nrepresents the ASM chart in Figure 10.24 and the datapath circuit in Figure 10.23.\\nEnhancements to the Divider Circuit\\nUsing the ASM chart in Figure 10.24 causes the circuit to loop through states S2 and\\nS3 for 2n clock cycles. If these states can be merged into a single state, then the number of\\nclock cycles needed can be reduced to n. In state S3, if cout = 1, we load the sum output\\n(result of the subtraction) from the adder into R, and (assuming z = 0) change to state S2.\\nIn state S2 we then shift R (and A) to the left. To combine S2 and S3 into a new state, called\\nS2, we need to be able to place the sum into the left-most bits of R while at the same time\\nshifting the MSB of A into the LSB of R. This step can be accomplished by using a separate\\nip-op for the LSB of R. Let the output of this ip-op be called rr0. It is initialized to 0\\nwhen s = 0 in state S1. Otherwise, the ip-op is loaded from the MSB of A. In state S2,\\nif cout = 0, R is shifted left and rr0 is shifted into R. But if cout = 1, R is loaded in parallel\\nfrom the sum outputs of the adder.\\nFigure 10.25 illustrates how the division example from Figure 10.21b can be performed\\nusing n clock cycles. The table in the gure shows the values of R, rr0, A, and Q in each step\\nof the division. In the datapath circuit in Figure 10.23, we use a separate shift register for Q.\\n696\\nC H A P T E R\\n10\\n\\nDigital System Design\\nRsel\\n0\\n=\\nLR LC\\n,\\n,\\ns\\n0\\n1\\nS1\\nS2\\nDone\\ns\\nEQ Rsel\\n1\\n=\\nEC\\n,\\n,\\nLR\\n1\\n0\\nS4\\nS3\\nReset\\nER EA\\n,\\ncout\\nz\\n1\\n0\\n1\\n0\\nFigure 10.24\\nASM chart for the divider control circuit.\\nThis register is not actually needed, because the digits in the quotient can be shifted into the\\nleast-signicant bit of the register used for A. In Figure 10.25 the digits of Q that are shifted\\ninto A are shown in blue. The rst row in the table represents loading of initial data into\\nregisters A (and B) and clearing R and rr0 to 0. In the second row of the table, labeled clock\\ncycle 0, the diagonal blue arrow shows that the left-most bit of A (1) is shifted into rr0. The\\nnumber in R||rr0 is now 000000001, which is smaller than B (1001). In clock cycle 1, rr0 is\\nshifted into R, and the MSB of A is shifted into rr0. Also, as shown in blue, a 0 is shifted into\\n10.2\\nDesign Examples\\n697\\nLoad A, B\\n0\\n0\\n0\\n1\\n0\\n0\\n1\\n1\\n0\\n1\\n2\\n3\\n1\\n0\\n0\\n0\\n0\\n0\\n4\\n5\\n6\\n0\\n0\\n7\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\nClock cycle\\n0\\n0\\n8\\n0\\nA/Q\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\nrr0\\nR\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1 0 0 0 1 1 0 0\\n1 0 0 1\\nA\\nB\\nShift left\\nSubtract, Q0\\n1\\n\\nShift left, Q0\\n0\\n\\nShift left, Q0\\n0\\n\\nShift left, Q0\\n0\\n\\nSubtract, Q0\\n1\\n\\nSubtract, Q0\\n1\\n\\nSubtract, Q0\\n1\\n\\nShift left, Q0\\n0\\n\\nFigure 10.25\\nAn example of division using n = 8 clock cycles.\\nthe LSB of Q (A). The number in R||rr0 is now 000000010, which is still smaller than B.\\nHence, in clock cycle 2 the same actions are performed as for clock cycle 1. These actions\\nare also performed in clock cycles 3 and 4, at which point R||rr0 = 000010001. Since this is\\nlarger than B, in clock cycle 5 the result of the subtraction 000010001  1001 = 00001000\\nis loaded into R. The MSB of A (1) is still shifted into rr0, and a 1 is shifted into Q. In clock\\ncycles 6, 7, and 8, the number in R||rr0 is larger than B; hence in each of these cycles the\\nresult of the subtraction R||rr0  B is loaded into R, and a 1 is loaded into Q. After clock\\ncycle 8 the correct result, Q = 00001111 and R = 00000101, is obtained. The bit rr0 is not\\na part of the nal result.\\nAn ASM chart that shows the values of the required control signals for the enhanced\\ndivider is depicted in Figure 10.26. The signal ER0 is used in conjunction with the ip-op\\nthat has the output rr0. When ER0 = 0, the value 0 is loaded into the ip-op. When ER0\\nis set to 1, the MSB of shift register A is loaded into the ip-op. In state S1, if s = 0, then\\nLR is asserted to initialize R to 0. Registers A and B can be loaded with data from external\\ninputs. When s changes to 1, the machine makes a transition to state S2 and at the same\\ntime shifts R||R0||A to the left. In state S2, if cout = 1, then R is loaded in parallel from\\nthe sum outputs of the adder. At the same time, R0||A is shifted left (rr0 is not shifted into\\nR in this case). If cout = 0, then R||R0||A is shifted left. The ASM chart shows how the\\nparallel-load and enable inputs on the registers have to be controlled to achieve the desired\\noperation.\\nThe datapath circuit for the enhanced divider is illustrated in Figure 10.27. As discussed\\nfor Figure 10.25, the digits of the quotient Q are shifted into register A. Note that one of\\nthe n-bit data inputs on the adder module is composed of the n  1 least-signicant bits in\\nregister R concatenated with bit rr0 on the right.\\n698\\nC H A P T E R\\n10\\n\\nDigital System Design\\nRsel\\n0\\n=\\nLC ER\\n,\\n,\\ns\\n0\\n1\\nS1\\nS2\\nLR\\n1\\n0\\nReset\\nEA, ER0\\ncout\\nz\\n1\\n0\\nER ER0 EA Rsel\\n1\\n=\\n,\\n,\\n,\\nLR\\nEC\\nDone\\ns\\nS3\\n1\\n0\\nFigure 10.26\\nASM chart for the enhanced divider control circuit.\\nVHDL Code\\nFigure 10.28 shows VHDL code that represents the enhanced divider. The generic\\nparameter N sets the number of bits in the operands. The FSM_transitions and FSM_outputs\\nprocesses describe the control circuit, as in the previous examples. The shift registers and\\ncounters in the datapath circuit are instantiated at the bottom of the code. The signal rr0 in\\nFigure 10.28 is represented in the code by the signal R0. This signal is implemented as the\\noutput of the muxdff component; the code for this subcircuit is shown in Figure 7.48. Note\\nthat the adder that produces the Sum signal has one input dened as the concatenation of\\nR with R0. The multiplexer needed for the input to R is represented by the DataR signal.\\nInstead of describing this multiplexer using a FOR GENERATE statement as in the previous\\nexamples, we have used the conditional signal assignment shown at the end of the code.\\n10.2\\nDesign Examples\\n699\\nE\\nL\\nE\\nL\\nE\\nDataB\\nLR\\nER\\nClock\\nRegister\\nEB\\n0\\nR\\nDataA\\nLA\\nEA\\n+\\ncout\\ncin\\n1\\nB\\nw\\nRsel\\nn\\nLeft-shift\\nregister\\nn\\nLeft-shift\\nregister\\nn\\nn\\nn\\nn\\nn\\nqn\\n1\\n\\nQ\\n0\\n1\\nD\\nQ\\nQ\\nER0\\n0\\n1\\n0\\nn\\n1\\n\\nn\\nrn\\n2\\n  r0\\nw\\nn\\nn\\nrr0\\nFigure 10.27\\nDatapath circuit for the enhanced divider.\\n700\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee;\\nUSE ieee.std logic 1164.all;\\nUSE ieee.std logic unsigned.all ;\\nUSE work.components.all ;\\nENTITY divider IS\\nGENERIC ( N : INTEGER : 8 ) ;\\nPORT( Clock\\n: IN\\nSTD LOGIC ;\\nResetn\\n: IN\\nSTD LOGIC ;\\ns, LA, EB : IN\\nSTD LOGIC ;\\nDataA\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nDataB\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nR, Q\\n: BUFFER STD LOGIC VECTOR(N1 DOWNTO 0) ;\\nDone\\n: OUT\\nSTD LOGIC ) ;\\nEND divider ;\\nARCHITECTURE Behavior OF divider IS\\nTYPE State type IS ( S1, S2, S3 ) ;\\nSIGNAL y : State type ;\\nSIGNAL Zero, Cout, z : STD LOGIC ;\\nSIGNAL EA, Rsel, LR, ER, ER0, LC, EC, R0 : STD LOGIC ;\\nSIGNAL A, B, DataR : STD LOGIC VECTOR(N1 DOWNTO 0) ;\\nSIGNAL Sum : STD LOGIC VECTOR(N DOWNTO 0) ; - - adder outputs\\nSIGNAL Count : INTEGER RANGE 0 TO N1 ;\\nBEGIN\\nFSM transitions: PROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN y < S1 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN S1 >\\nIF s  0 THEN y < S1 ; ELSE y < S2 ; END IF ;\\nWHEN S2 >\\nIF z  0 THEN y < S2 ; ELSE y < S3 ; END IF ;\\nWHEN S3 >\\nIF s  1 THEN y < S3 ; ELSE y < S1 ; END IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\n. . . continued in Part b\\nFigure 10.28\\nVHDL code for the divider circuit (Part a).\\n10.2\\nDesign Examples\\n701\\nFSM outputs: PROCESS ( s, y, Cout, z )\\nBEGIN\\nLR < 0 ; ER < 0 ; ER0 < 0 ;\\nLC < 0 ; EC < 0 ; EA < 0 ; Done < 0 ;\\nRsel < 0 ;\\nCASE y IS\\nWHEN S1 >\\nLC < 1 ; ER < 1 ;\\nIF s  0 THEN\\nLR < 1 ; EA < 0 ; ER0 < 0 ;\\nELSE\\nLR < 0 ; EA < 1 ; ER0 < 1 ;\\nEND IF ;\\nWHEN S2 >\\nRsel < 1 ; ER < 1 ; ER0 < 1 ; EA < 1 ;\\nIF Cout  1 THEN LR < 1 ; ELSE LR < 0 ; END IF ;\\nIF z  0 THEN EC < 1 ; ELSE EC < 0 ; END IF ;\\nWHEN S3 >\\nDone < 1 ;\\nEND CASE ;\\nEND PROCESS ;\\n- - define the datapath circuit\\nZero < 0 ;\\nRegB: regne GENERIC MAP ( N > N )\\nPORT MAP ( DataB, Resetn, EB, Clock, B ) ;\\nShiftR: shiftlne GENERIC MAP ( N > N )\\nPORT MAP ( DataR, LR, ER, R0, Clock, R ) ;\\nFF R0: muxdff PORT MAP ( Zero, A(N 1), ER0, Clock, R0 ) ;\\nShiftA: shiftlne GENERIC MAP ( N > N )\\nPORT MAP ( DataA, LA, EA, Cout, Clock, A ) ;\\nQ < A ;\\nCounter: downcnt GENERIC MAP ( modulus > N )\\nPORT MAP ( Clock, EC, LC, Count ) ;\\nz < 1 WHEN Count  0 ELSE 0 ;\\nSum < R & R0 + (NOT B+1) ;\\nCout < Sum(N) ;\\nDataR < (OTHERS > 0) WHEN Rsel  0 ELSE Sum ;\\nEND Behavior ;\\nFigure 10.28\\nVHDL code for the divider circuit (Part b).\\n702\\nC H A P T E R\\n10\\n\\nDigital System Design\\nAsimulation result for the circuit produced from the code is given in Figure 10.29. The\\ndata A = A6 and B = 8 is loaded, and then s is set to 1. The circuit changes to state S2\\nand concurrently shifts R, R0, and A to the left. The output of the shift register that holds A\\nis labeled Q in the simulation results because this shift register contains the quotient when\\nthe division operation is complete. On the rst three active clock edges in state S2, the\\nnumber represented by R||R0 is less than the number in B (8); hence R||R0||A is shifted\\nleft on each clock edge, and 0 is shifted into Q. In the fourth consecutive clock cycle for\\nwhich the FSM has been in state S2, the contents of R are 00000101 = (5)10, and R0 is\\n0; hence R||R0 = 000001010 = (10)10. On the next active clock edge, the output of the\\nadder, which is 10  8 = 2, is loaded into R, and 1 is shifted into Q. After n clock cycles in\\nstate S2, the circuit changes to state S3, and the correct result, Q = 14 = (20)10 and R = 6,\\nis obtained.\\n10.2.5\\nArithmetic Mean\\nAssume that k n-bit numbers are stored in a set of registers R0, . . . , Rk1. We wish to design\\na circuit that computes the mean M of the numbers in the registers. The pseudo-code for a\\nsuitable algorithm is shown in Figure 10.30a. Each iteration of the loop adds the contents\\nof one of the registers, denoted Ri, to a Sum variable. After the sum is computed, M is\\nobtained as Sum/k. We assume that integer division is used, so a remainder R, not shown\\nin the code, is produced as well.\\nAn ASM chart is given in Figure 10.30b. While the start input, s, is 0, the registers\\ncan be loaded from external inputs. When s becomes 1, the machine changes to state S2,\\nFigure 10.29\\nSimulation results for the divider circuit.\\n10.2\\nDesign Examples\\n703\\nSum\\n0\\n\\nC\\nk\\n1\\n\\n\\n,\\ns\\n0\\n1\\nS1\\nS2\\nDone\\ns\\nReset\\n1\\n0\\nSum\\nSum\\nRi\\n+\\n\\nS4\\nC\\n0\\n=\\n ?\\nM\\nSum k\\n\\n\\nC\\nC\\n1\\n\\n\\n0\\n1\\nS3\\nLoad registers\\nSum = 0 ;\\nfor i = k  1 down to 0 do\\nSum = Sum + Ri\\nend for ;\\nM = Sum  k ;\\n(a) Pseudo-code\\n(b) ASM chart\\nFigure 10.30\\nAn algorithm for nding the mean of k numbers.\\n704\\nC H A P T E R\\n10\\n\\nDigital System Design\\nwhere it remains while C = 0, and computes the summation (C is a counter that represents\\ni in Figure 10.30a). When C = 0, the machine changes to state S3 and computes M =\\nSum/k. From the previous example, we know that the division operation requires multiple\\nclock cycles, but we have chosen not to indicate this in the ASM chart. After computing\\nthe division operation, state S4 is entered and Done is set to 1.\\nDatapath Circuit\\nThe datapath circuit for this task is more complex than in our previous examples.\\nIt is depicted in Figure 10.31.\\nWe need a register with an enable input to hold Sum.\\nFor simplicity, assume that the sum can be represented in n bits without overowing. A\\nmultiplexer is required on the data inputs on the Sum register, to select 0 in state S1 and the\\nsum outputs of an adder in state S2. The Sum register provides one of the data inputs to the\\nadder. The other input has to be selected from the data outputs of one of the k registers. One\\nway to select among the registers is to connect them to the data inputs of a k-to-1 multiplexer\\nthat is connected to the adder. The select lines on the multiplexer can be controlled by the\\ncounter C. To compute the division operation, we can use the divider circuit designed in\\nsection 10.2.4.\\nThe circuit in Figure 10.31 is based on k = 4, but the same circuit structure can be\\nused for larger values of k. Note that the enable inputs on the registers R0 through R3 are\\nconnected to the outputs of a 2-to-4 decoder that has the two-bit input RAdd, which stands\\nfor register address. The decoder enable input is driven by the ER signal. All registers\\nare loaded from the same input lines, Data. Since k = 4, we could perform the division\\noperation simply by shifting Sum two bits to the right, which can be done in one clock cycle\\nwith a shift register that shifts by two digits. To obtain a more general circuit that works\\nfor any value of k, we use the divider circuit designed in section 10.2.4.\\nControl Circuit\\nFigure 10.32 gives an ASM chart for the FSM needed to control the circuit in Figure\\n10.31. While in state S1, data can be loaded into registers R0, . . . , Rk1. But no control\\nsignals have to be asserted for this purpose, because the registers are loaded under control\\nof the ER and RAdd inputs, as discussed above. When s = 1, the FSM changes to state\\nS2, where it asserts the enable ES on the Sum register and allows C to decrement. When\\nthe counter reaches 0 (z = 1), the machine enters state S3, where it asserts the LA and EB\\nsignals to load the Sum and k into the A and B inputs of the divider circuit, respectively. The\\nFSM then enters state S4 and asserts the Div signal to start the division operation. When\\nit is nished, the divider circuit sets zz = 1, and the FSM moves to state S5. The mean M\\nappears on the Q and R outputs of the divider circuit. The Div signal must still be asserted\\nin state S5 to prevent the divider circuit from reinitializing its registers. Note that in the\\nASM chart in Figure 10.30b, only one state is shown for computing M = Sum/k, but in\\nFigure 10.32, states S3 and S4 are used for this purpose. It is possible to combine states S3\\nand S4, which we will leave as an exercise for the reader (problem 10.6).\\nAlternative Datapath Circuits\\nIn Figure 10.31 registers R0, . . . , Rk1 are connected to the adder using a multiplexer.\\nAnother way to achieve the desired connection is to add tri-state buffers to the outputs of the\\nk registers and to connect all tri-state buffers for a given bit position to the corresponding\\n10.2\\nDesign Examples\\n705\\nE Register\\n+\\nE Register\\nE Register\\nE Register\\nER\\nRAdd\\nE\\nL\\nDown-counter\\nE Register\\nB\\nEB A LA\\nR\\nQ\\nDone\\ns\\nDivider\\nES\\n0\\nSsel\\nEC\\nLC\\nDiv\\nk\\nEB\\nLA\\nzz\\nSum\\nM\\nData\\nClock\\nz\\nk\\n1\\n\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nw0\\nEn\\ny0\\nw1\\ny1\\ny2\\ny3\\n2-to-4\\nFigure 10.31\\nDatapath circuit for the mean operation.\\n706\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLC Ssel\\n0\\n=\\nES\\n,\\n,\\ns\\n0\\n1\\nS1\\nS2\\nDiv, Done\\ns\\nReset\\n1\\n0\\nSsel\\n1\\n=\\nES\\n,\\nS5\\nLA EB\\n,\\nEC\\n0\\n1\\nS3\\nz\\nDiv\\nzz\\nS4\\n0\\n1\\nFigure 10.32\\nASM chart for the control circuit.\\ninput of the adder. The down-counter C can be used to enable each tri-state buffer at the\\nproper time (when the FSM is in state S2), by connecting a 2-to-4 decoder to the outputs\\nof the counter and using one output of the decoder to enable each tri-state buffer. We will\\nshow an example of using tri-states buffers in this manner in Figure 10.42.\\nFor large values of k, it is preferable to use an SRAM block with k rows and n columns,\\ninstead of using k registers. Predened modules that represent SRAM blocks are usually\\nprovided by CAD tools. If the circuit being designed is to be implemented in a custom\\nchip, then the CAD tools ensure that the desired SRAM block is included on the chip.\\n10.2\\nDesign Examples\\n707\\nSome PLDs include SRAM blocks that can be congured to implement various numbers of\\nrows and columns. The CAD system that accompanies the book provides the lpm_ram_dq\\nmodule, which is a part of the LPM standard library.\\nFigure 10.33 gives a schematic diagram for the arithmetic mean circuit, using the\\nparameters k = 16 and n = 8. This schematic was created using the CAD tools that\\naccompany the book. Four of the graphical symbols in the schematic represent subcircuits\\ndescribed using VHDL code, namely downcnt, regne, divider, and meancntl. The code for\\nthe divider subcircuit is shown in Figure 10.28. The meancntl subcircuit represents the\\nFSM in Figure 10.32. The VHDL code for this FSM is not shown. The schematic also\\nincludes a multiplexer connected to the Sum register, an adder, and a NOR gate that detects\\nwhen the counter C reaches 0. The outputs of the counter provide the address inputs to the\\nSRAM block, called MReg.\\nThe SRAM block has 16 rows and eight columns. In Figure 10.31 a decoder controls\\nthe loading of data into each of the k registers. To read the data from the registers, the\\ncounter C is used. To keep the schematic in Figure 10.33 simple, we have included the\\nFigure 10.33\\nSchematic of the mean circuit with an SRAM block.\\n708\\nC H A P T E R\\n10\\n\\nDigital System Design\\ncounter to read data from the SRAM block, but we have ignored the issue of writing data\\ninto the SRAM block. It is possible to modify the meancntl code to allow the counter C to\\naddress the SRAM block for loading the initial data, but we will not pursue this issue here.\\nFor simulation purposes we can use a feature of the CAD system that allows initial\\ndata to be stored in the SRAM block. We chose to store 0 in R0 (row 0 of the SRAM block);\\n1 in R1, . . . ; and 15 in R15. The results of a timing simulation for the circuit implemented\\nin an FPGA chip are shown in Figure 10.34. Only a part of the simulation, from the point\\nwhere C = 5, is shown in the gure. At this point the meancntl FSM is in state S2, and\\nthe Sum is being accumulated. When C reaches 0, Sum has the correct value, which is\\n0 + 1 + 2 +    + 15 = 120 = (78)16. The FSM changes to state S3 for one clock cycle\\nand then remains in state S4 until the division operation is complete. The correct result, Q\\n= 7 and R = 8, is obtained when the FSM changes to state S5.\\n10.2.6\\nSort Operation\\nGiven a list of k unsigned n-bit numbers stored in a set of registers R0, . . . , Rk1, we\\nwish to design a circuit that can sort the list (contents of the registers) in ascending order.\\nPseudo-code for a simple sorting algorithm is shown in Figure 10.35. It is based on nding\\nthe smallest number in the sublist Ri, . . . , Rk1 and moving that number into Ri, for i =\\n1, 2, . . . , k  2. Each iteration of the outer loop places the number in Ri into A. Each\\niteration of the inner loop compares this number to the contents of another register Rj. If\\nthe number in Rj is smaller than A, the contents of Ri and Rj are swapped and A is changed\\nto hold the new contents of Ri.\\nAn ASM chart that represents the sorting algorithm is shown in Figure 10.36. In the\\ninitial state S1, while s = 0 the registers are loaded from external data inputs and a counter\\nCi that represents i in the outer loop is cleared. When the machine changes to state S2, A is\\nloaded with the contents of Ri. Also, Cj, which represents j in the inner loop, is initialized\\nFigure 10.34\\nSimulation results for the mean circuit using SRAM.\\n10.2\\nDesign Examples\\n709\\nfor i = 0 to k   2 do\\nA = Ri ;\\nfor j = i + 1 to k   1 do\\nB = R j ;\\nif B < A then\\nRi = B ;\\nR j = A ;\\nA = Ri ;\\nend if ;\\nend for ;\\nend for ;\\nFigure 10.35\\nPseudo-code for the sort operation.\\nto the value of i. State S3 is used to initialize j to the value i + 1, and state S4 loads the\\nvalue of Rj into B. In state S5, A and B are compared, and if B < A, the machine moves to\\nstate S6. States S6 and S7 swap the values of Ri and Rj. State S8 loads A from Ri. Although\\nthis step is necessary only for the case where B < A, the ow of control is simpler if this\\noperation is performed in both cases. If Cj is not equal to k  1, the machine changes from\\nS8 to S4, thus remaining in the inner loop. If Cj = k  1 and Ci is not equal to k  2, then\\nthe machine stays in the outer loop by changing to state S2.\\nDatapath Circuit\\nThere are many ways to implement a datapath circuit that meets the requirements of\\nthe ASM chart in Figure 10.36. One possibility is illustrated in Figures 10.37 and 10.38.\\nFigure 10.37 shows how the registers R0, . . . , Rk1 can be connected to registers A and B\\nusing 4-to-1 multiplexers. We assume the value k = 4 for simplicity. Registers A and B are\\nconnected to a comparator subcircuit and, through multiplexers, back to the inputs of the\\nregisters R0, . . . , Rk1. The registers can be loaded with initial (unsorted) data using the\\nDataIn lines. The data is written (loaded) into each register by asserting the WrInit control\\nsignal and placing the address of the register on the RAdd input. The tri-state buffer driven\\nby the Rd control signal is used to output the contents of the registers on the DataOut output.\\nThe signals Rin0, . . . , Rink1 are controlled by the 2-to-4 decoder shown in Figure\\n10.38. If Int = 1, the decoder is driven by one of the counters Ci or Cj. If Int = 0, then the\\ndecoder is driven by the external input RAdd. The signals zi and zj are set to 1 if Ci = k  2\\nand Cj = k  1, respectively. An ASM chart that shows the control signals used in the\\ndatapath circuit is given in Figure 10.39.\\nVHDL Code\\nVHDL code for the sorting operation is presented in Figure 10.40. Instead of dening\\nseparate signals called R0, . . . , R3 for the register outputs, we have chosen to specify the\\nregisters as an array. This approach allows the registers to be referred to as R(i) in a FOR\\nGENERATE statement that instantiates each register. The array of registers is dened in\\n710\\nC H A P T E R\\n10\\n\\nDigital System Design\\nB\\nA\\n<\\n?\\nCi\\n0\\n\\ns\\n0\\n1\\nS1\\nS2\\nDone\\ns\\nReset\\nA\\nRi\\n\\nC j\\nCi\\n\\n,\\nCi\\nCi\\n1\\n+\\n\\nS4\\nS5\\n0\\n1\\nS3\\nC j\\nC j\\n1\\n+\\n\\nB\\nR j\\n\\nR j\\nA\\n\\nRi\\nB\\n\\nA\\nRi\\n\\nC j\\nk\\n1\\n\\n=\\n?\\nC j\\nC j\\n1\\n+\\n\\nCi\\nk\\n2\\n\\n=\\n?\\n0\\n1\\n0\\n1\\nLoad registers\\n0\\n1\\nS9\\nS7\\nS6\\nS8\\nFigure 10.36\\nASM chart for the sort operation.\\n10.2\\nDesign Examples\\n711\\nE\\nE\\nE\\nE\\nClock\\nDataIn\\nWrInit\\nRin3\\nRin2\\nRin1\\nRin0\\nE\\nE\\nBin\\nAin\\nDataOut\\nRd\\nABData\\nImux\\n<\\nBout\\nBltA\\n1\\n0\\nA\\nB\\n0\\n1\\nRData\\nR0\\nR1\\nR2\\nR3\\n0\\n1\\n2 3\\nABmux\\nn\\nn\\nn\\nFigure 10.37\\nA part of the datapath circuit for the sort operation.\\ntwo steps. First, a user-dened type, for which we have chosen the name RegArray, is\\ndened in the statement\\nTYPE RegArray IS ARRAY(3 DOWNTO 0) OF STD_LOGIC_VECTOR(N-1 DOWNTO 0)\\nThis statement species that the type RegArray represents an array of four STD_LOGIC_\\nVECTOR signals. The STD_LOGIC_VECTOR type is also dened as an array in the IEEE\\nstandard; it is an array of STD_LOGIC signals. The R signal is dened as an array with\\nfour elements of the RegArray type.\\nThe FSM that controls the sort operation is described in the same way as in previous\\nexamples, using the processes FSM_transitions and FSM_outputs. Following these pro-\\n712\\nC H A P T E R\\n10\\n\\nDigital System Design\\nL\\nE\\nL\\nE\\n1\\n0\\n1\\n0\\nk\\n2\\n\\n=\\nk\\n1\\n\\n=\\nLJ\\nEJ\\nLI\\nEI\\n2-to-4 decoder\\nWrInit\\nWr\\nRAdd\\nClock\\nCsel\\nInt\\nImux\\n2\\nCi\\nC j\\nzi\\nz j\\nCmux\\nRin0\\nRin1\\nRin2\\nRin3\\n0\\n2\\n2\\n2\\n2\\n2\\nCounter\\nCounter\\nR\\nQ\\nQ\\nR\\nw0 w1\\n,\\nEn\\ny0\\ny1\\ny2\\ny3\\n2\\nFigure 10.38\\nA part of the datapath circuit for the sort operation.\\ncesses, the code instantiates the registers R0 to R3, as well as A and B. The counters Ci and\\nCj are instantiated by the two statements labeled OuterLoop and InnerLoop, respectively.\\nThe multiplexers with the outputs CMux and IMux are specied using conditional signal\\nassignments. The 4-to-1 multiplexer in Figure 10.37 is dened by the selected signal as-\\nsignment that species the value of the ABData signal for each value of IMux. The 2-to-4\\ndecoder in Figure 10.38 with the outputs Rin0, . . . , Rin3 is dened by the process statement\\nlabeled RinDec. Finally, the zi and zj signals and the DataOut output are specied using\\nconditional signal assignments.\\nWe implemented the code in Figure 10.40 in an FPGA chip. Figure 10.41 gives an\\nexample of a simulation result. Part (a) of the gure shows the rst half of the simulation,\\nfrom 0 to 1.25 s, and part (b) shows the second half, from 1.25 s to 2.5 s. After resetting\\nthe circuit, WrInit is set to 1 for four clock cycles, and unsorted data is written into the four\\nregisters using the DataIn and RAdd inputs. After s is changed to 1, the FSM changes to\\nstate S2. States S2 to S4 load A with the contents of R0 (3) and B with the contents of\\n10.2\\nDesign Examples\\n713\\nCsel\\n0\\n=\\nInt\\n1\\n=\\nAin\\n,\\n,\\nCsel\\n0\\n=\\nInt\\n1\\n=\\nWr Bout\\n,\\n,\\n,\\nCsel\\n1\\n=\\nInt\\n1\\n=\\nWr Aout\\n,\\n,\\n,\\nBin Csel\\n1\\n=\\nInt\\n1\\n=\\n,\\n,\\ns\\n0\\n1\\nS1\\nS2\\nDone\\ns\\nReset\\nS4\\nS5\\n0\\n1\\nS3\\n1\\n0\\n1\\nS9\\nS7\\nS6\\nS8\\nLI Int\\n0\\n=\\n,\\nInt\\n1\\n=\\nCsel\\n0\\n=\\nAin LJ\\n,\\n,\\n,\\nEJ\\nBltA\\nEJ\\nEI\\n0\\n1\\n0\\nz j\\nzi\\nFigure 10.39\\nASM chart for the control circuit.\\n714\\nC H A P T E R\\n10\\n\\nDigital System Design\\nLIBRARY ieee;\\nUSE ieee.std logic 1164.all;\\nUSE work.components.all ;\\nENTITY sort IS\\nGENERIC ( N : INTEGER : 4 ) ;\\nPORT ( Clock, Resetn : IN\\nSTD LOGIC ;\\ns, WrInit, Rd\\n: IN\\nSTD LOGIC ;\\nDataIn\\n: IN\\nSTD LOGIC VECTOR(N1 DOWNTO 0) ;\\nRAdd\\n: IN\\nINTEGER RANGE 0 TO 3 ;\\nDataOut\\n: BUFFER STD LOGIC VECTOR(N 1 DOWNTO 0) ;\\nDone\\n: BUFFER STD LOGIC ) ;\\nEND sort ;\\nARCHITECTURE Behavior OF sort IS\\nTYPE State type IS ( S1, S2, S3, S4, S5, S6, S7, S8, S9 ) ;\\nSIGNAL y : State type ;\\nSIGNAL Ci, Cj : INTEGER RANGE 0 TO 3 ;\\nSIGNAL Rin : STD LOGIC VECTOR(3 DOWNTO 0) ;\\nTYPE RegArray IS\\nARRAY(3 DOWNTO 0) OF STD LOGIC VECTOR(N1 DOWNTO 0) ;\\nSIGNAL R : RegArray ;\\nSIGNAL RData, ABMux : STD LOGIC VECTOR(N1 DOWNTO 0) ;\\nSIGNAL Int, Csel, Wr, BltA : STD LOGIC ;\\nSIGNAL CMux, IMux : INTEGER RANGE 0 TO 3 ;\\nSIGNAL Ain, Bin, Aout, Bout : STD LOGIC ;\\nSIGNAL LI, LJ, EI, EJ, zi, zj : STD LOGIC ;\\nSIGNAL Zero : INTEGER RANGE 3 DOWNTO 0 ; - - parallel data for Ci  0\\nSIGNAL A, B, ABData : STD LOGIC VECTOR(N-1 DOWNTO 0) ;\\nBEGIN\\nFSM transitions: PROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < S1 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN S1 > IF S  0 THEN y < S1 ;\\nELSE y < S2 ; END IF ;\\nWHEN S2 > y < S3 ;\\nWHEN S3 > y < S4 ;\\nWHEN S4 > y < S5 ;\\n. . . continued in Part b\\nFigure 10.40\\nVHDL code for the sort operation (Part a).\\n10.2\\nDesign Examples\\n715\\nWHEN S5 > IF BltA  1 THEN y < S6 ;\\nELSE y < S8 ; END IF ;\\nWHEN S6 > y < S7 ;\\nWHEN S7 > y < S8 ;\\nWHEN S8 >\\nIF zj  0 THEN y < S4 ;\\nELSIF zi  0 THEN y < S2 ;\\nELSE y < S9 ;\\nEND IF ;\\nWHEN S9 > IF s  1 THEN y < S9 ; ELSE y < S1 ; END IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\n- - define the outputs generated by the FSM\\nInt < 0 WHEN y  S1 ELSE 1 ;\\nDone < 1 WHEN y  S9 ELSE 0 ;\\nFSM outputs: PROCESS ( y, zi, zj )\\nBEGIN\\nLI < 0 ; LJ < 0 ; EI < 0 ; EJ < 0 ; Csel < 0 ;\\nWr < 0; Ain < 0 ; Bin < 0 ; Aout < 0 ; Bout < 0 ;\\nCASE y IS\\nWHEN S1 > LI < 1 ;\\nWHEN S2 > Ain < 1 ; LJ < 1 ;\\nWHEN S3 > EJ < 1 ;\\nWHEN S4 > Bin < 1 ; Csel < 1 ;\\nWHEN S5 > - - no outputs asserted in this state\\nWHEN S6 > Csel < 1 ; Wr < 1 ; Aout < 1 ;\\nWHEN S7 > Wr < 1 ; Bout < 1 ;\\nWHEN S8 > Ain < 1 ;\\nIF zj  0 THEN\\nEJ < 1 ;\\nELSE\\nEJ < 0 ;\\nIF zi  0 THEN\\nEI < 1 ;\\nELSE\\nEI < 0 ;\\nEND IF;\\nEND IF ;\\nWHEN S9 > - - Done is assigned 1 by conditional signal assignment\\nEND CASE ;\\nEND PROCESS ;\\n. . . continued in Part c\\nFigure 10.40\\nVHDL code for the sort operation (Part b).\\n716\\nC H A P T E R\\n10\\n\\nDigital System Design\\n- - define the datapath circuit\\nZero < 0 ;\\nGenReg: FOR i IN 0 TO 3 GENERATE\\nReg: regne GENERIC MAP ( N > N )\\nPORT MAP ( RData, Resetn, Rin(i), Clock, R(i) ) ;\\nEND GENERATE ;\\nRegA: regne GENERIC MAP ( N > N )\\nPORT MAP ( ABData, Resetn, Ain, Clock, A ) ;\\nRegB: regne GENERIC MAP ( N > N )\\nPORT MAP ( ABData, Resetn, Bin, Clock, B ) ;\\nBltA < 1 WHEN B < A ELSE 0 ;\\nABMux < A WHEN Bout  0 ELSE B ;\\nRData < ABMux WHEN WrInit  0 ELSE DataIn ;\\nOuterLoop: upcount GENERIC MAP ( modulus > 4 )\\nPORT MAP ( Resetn, Clock, EI, LI, Zero, Ci ) ;\\nInnerLoop: upcount GENERIC MAP ( modulus > 4 )\\nPORT MAP ( Resetn, Clock, EJ, LJ, Ci, Cj ) ;\\nCMux < Ci WHEN Csel  0 ELSE Cj ;\\nIMux < Cmux WHEN Int  1 ELSE Radd ;\\nWITH IMux Select\\nABData < R(0) WHEN 0,\\nR(1) WHEN 1,\\nR(2) WHEN 2,\\nR(3) WHEN OTHERS ;\\nRinDec: PROCESS ( WrInit, Wr, IMux )\\nBEGIN\\nIF (WrInit OR Wr)  1 THEN\\nCASE IMux IS\\nWHEN 0 > Rin < 0001 ;\\nWHEN 1 > Rin < 0010 ;\\nWHEN 2 > Rin < 0100 ;\\nWHEN OTHERS > Rin < 1000 ;\\nEND CASE ;\\nELSE Rin < 0000 ;\\nEND IF ;\\nEND PROCESS ;\\nZi < 1 WHEN Ci  2 ELSE 0 ;\\nZj < 1 WHEN Cj  3 ELSE 0 ;\\nDataOut < (OTHERS > Z) WHEN Rd  0 ELSE ABData ;\\nEND Behavior ;\\nFigure 10.40\\nVHDL code for the sort operation (Part c).\\n10.2\\nDesign Examples\\n717\\n(a) Loading the registers and starting the sort operation\\n(b) Completing the sort operation and reading the registers\\nFigure 10.41\\nSimulation results for the sort operation.\\n718\\nC H A P T E R\\n10\\n\\nDigital System Design\\nR1 (2). State S5 compares B with A, and since B < A, the FSM uses states S6 and S7 to\\nswap the contents of registers R0 and R1. In state S8, A is reloaded from R0, which now\\ncontains 2. Since zj is not asserted, the FSM increments the counter Cj and changes back\\nto state S4. Register B is now loaded with the contents of R2 (4), and the FSM changes to\\nstate S5. Since B = 4 is not less than A = 2, the machine changes to S8 and then back to\\nS4. Register B is now loaded with the contents of R3 (1), which is then compared against\\nA = 2 in state S5. The contents of R0 and R3 are swapped, and the machine changes to S8.\\nAt this point, the register contents are R0 = 1, R1 = 3, R2 = 4, and R3 = 2. Since zj = 1\\nand zi = 0, the FSM performs the next iteration of the outer loop by changing to state S2.\\nJumping forward in the simulation time, in Figure 10.41b the circuit reaches the state in\\nwhich Ci = 2, Cj = 3, and the FSM is in state S8. The FSM then changes to state S9 and\\nsets Done to the value 1. The correctly sorted data is read out of the registers by setting the\\nsignal Rd = 1 and using the RAdd inputs to select each of the registers.\\nAlternative Datapath Circuits\\nIn Figure 10.37 we use multiplexers to connect the various registers in the datapath\\ncircuit. Another approach is to use tri-state buffers to interconnect the registers, as illustrated\\nin Figure 10.42. As we said in section 7.14, the set of n common wires that connect the\\nregisters is called a bus. The circuit in Figure 10.42 has two buses, one that connects the\\noutputs of registers R0, . . . , R3 to the inputs of registers A and B and another that connects\\nthe outputs of A and B back to the inputs of R0, . . . , Rk1. When multiplexers provide the\\nconnection between registers, as shown in Figure 10.37, the term bus can still be used to\\nrefer to the connection between registers.\\nThe circuit in Figure 10.42 uses the circuit in Figure 10.38 with one modication. In\\nFigure 10.38 the IMux signal is connected to a 2-to-4 decoder that generates Rin0, . . . , Rin3.\\nIf the circuit in Figure 10.42 is used, then a second decoder connected to IMux is required\\nto generate the control signals Rout0, . . . , Rout3. The control circuit described in the ASM\\nchart in Figure 10.39 can be used for the datapath circuit in Figure 10.42.\\nWe said in section 10.2.5 that for large values of k, it is better to use an SRAM block\\nto store the data, instead of individual registers. The sorting circuit can be changed to make\\nuse of an SRAM block with k rows and n columns. In this case the datapath circuit is similar\\nto the one in Figure 10.37, but does not require the 4-to-1 multiplexers, because the data\\noutputs from the SRAM block are connected directly to registers A and B. We still need\\nto use the circuit in Figure 10.38, except that the 2-to-4 decoder is not required, because\\nthe IMux signal is connected to the address inputs on the SRAM block. The write input on\\nthe SRAM block is driven by the OR gate with the inputs WrInit and Wr. VHDL code can\\nbe written for the sorting circuit, in which a component that represents the SRAM block is\\ninstantiated from a library of predened modules, or VHDL code is provided such that a\\nCAD tool can infer the need for a memory block. The code for the control circuit shown in\\nFigure 10.40 does not have to be changed (see problem 10.11).\\n10.3\\nClock Synchronization\\n719\\nE\\nE\\nE\\nE\\nClock\\nDataIn\\nWrInit\\nRin3\\nRin2\\nRin1\\nRin0\\nE\\nE\\nBin\\nAin\\nA\\nB\\nBltA\\nBout\\nAout\\nDataOut\\nRd\\nRout3\\nRout2\\nRout1\\nRout0\\n<\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nn\\nFigure 10.42\\nUsing tri-state buffers in the datapath circuit.\\n10.3\\nClock Synchronization\\nIn the previous section we provided several examples of circuits that contain many ip-ops.\\nIn Chapter 9 we showed that to ensure proper operation of sequential circuits it is essential\\nto give careful consideration to the timing aspects associated with the storage elements.\\nThis section discusses some of the timing aspects of synchronous sequential circuits.\\n10.3.1\\nClock Skew\\nFigure 10.1 shows how an enable input can be used to prevent a ip-op from changing its\\nstored value when an active clock edge occurs. Another way to implement the clock enable\\nfeature is shown in Figure 10.43. The circuit uses an AND gate to force the clock input to\\nhave the value 0 when E = 0. This circuit is simpler than the one in Figure 10.1 but can\\ncause problems in practice. Consider a sequential circuit that has many ip-ops, some of\\nwhich have an enable input and others that do not. If the circuit in Figure 10.43 is used,\\n720\\nC H A P T E R\\n10\\n\\nDigital System Design\\nD\\nQ\\nQ\\nData\\nClock\\nE\\nFigure 10.43\\nClock enable circuit.\\nthen the ip-ops without the enable input will observe changes in the clock signal slightly\\nearlier than the ip-ops that have the enable input. This situation, in which the clock signal\\narrives at different times at different ip-ops, is known as clock skew. Figure 10.43 shows\\nonly one possible source of clock skew. Similar problems arise in a chip in which the clock\\nsignal is distributed to different ip-ops by wires whose lengths vary appreciably.\\nTo understand the possible problems caused by clock skew, consider the datapath\\ncircuit for the bit-counting example in Figure 10.11. The shift registers LSB, a0, is used\\nas a control signal that determines whether or not a counter is incremented. Assume that\\nclock skew exists that causes the clock signal to arrive earlier at the shift-register ip-ops\\nthan at the counter. The clock skew may cause the shift register to be shifted before the\\nvalue of a0 is used to cause the counter to increment. Therefore, the signal EB in Figure\\n10.11 may fail to cause the counter to be incremented on the proper clock edge even if the\\nvalue of a0 is 1.\\nFor proper operation of synchronous sequential circuits, it is essential to minimize the\\nclock skew as much as possible. Chips that contain many ip-ops, such as PLDs, use\\ncarefully designed networks of wires to distribute the clock signal to the ip-ops. Figure\\n10.44 gives an example of a clock-distribution network. Each node labeled ff represents\\nthe clock input of a ip-op; for clarity, the ip-ops are not shown. The buffer on the\\nleft of the gure produces the clock signal. This signal is distributed to the ip-ops such\\nthat the length of the wire between each ip-op and the clock source is the same. Due to\\nthe appearance of sections of the wires, which resemble the letter H, the clock distribution\\nnetwork is known as an H tree. In PLDs the term global clock refers to the clock network. A\\nPLD chip usually provides one or more global clocks that can be connected to all ip-ops.\\nWhen designing a circuit to be implemented in such a chip, a good design practice is to\\nconnect all the ip-ops in the circuit to a single global clock. Connecting logic gates to\\nthe clock inputs of ip-ops, as discussed for the enable circuit in Figure 10.43, should be\\navoided.\\nIt is useful to be able to ensure that a sequential circuit is reset into a known state when\\npower is rst applied to the circuit. A good design practice is to connect the asynchronous\\nreset (clear) inputs of all ip-ops to a wiring network that provides a low-skew reset signal.\\nPLDs usually provide a global reset wiring network for this purpose.\\n10.3.2\\nFlip-Flop Timing Parameters\\nWe discussed the timing parameters for storage elements in section 7.3.1. Data to be clocked\\ninto a ip-op must be stable tsu before the active clock edge and must remain stable th\\nafter the clock edge. A change in the value of the output Q appears after the register delay,\\n10.3\\nClock Synchronization\\n721\\nClock\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nff\\nFigure 10.44\\nAn H tree clock distribution network.\\ntrd. An output delay time, tod, is required for the change in Q to propagate to an output pin\\non the chip. These timing parameters account for the behavior of an individual ip-op\\nwithout considering how the ip-op is connected to other circuitry in an integrated circuit\\nchip.\\nFigure 10.45 depicts a ip-op as part of an integrated circuit. Connections are shown\\nfrom the ip-ops clock, D, and Q terminals to pins on the chip package. There is an input\\nbuffer associated with each pin on the chip. Other circuitry may also be connected to the\\nip-op; the shaded box represents a combinational circuit connected to D. The propagation\\ndelays between the pins on the chip package and the ip-op are labeled in the gure as\\ntData, tClock, and tod.\\nIn digital systems the output signals from one chip are used as the input signals to\\nanother chip. Often the ip-ops in all chips are driven by a common clock that has low\\nskew. The signals must propagate from the Q outputs of ip-ops in one chip to the D\\ninputs of ip-ops in another chip. To ensure that all timing specications are met, it is\\nnecessary to consider the output delays in one chip and the input delays in another.\\n722\\nC H A P T E R\\n10\\n\\nDigital System Design\\nD\\nQ\\nData\\nClock\\nChip package pin\\nA\\nB\\ntClock\\ntData\\nOut\\ntod\\nFigure 10.45\\nA ip-op in an integrated circuit chip.\\nThe tco delay determines how long it takes from when an active clock edge occurs at\\nthe clock pin on the chip package until a change in the output of a ip-op appears at an\\noutput pin on the chip. This delay consists of three main parts. The clock signal must rst\\npropagate from its input pin on the chip to the ip-ops Clock input. This delay is labeled\\ntClock in Figure 10.45. After the register delay trd, the ip-op produces a new output, which\\ntakes tod to propagate to the output pin. An example of timing parameters taken from a\\ncommercial CPLD chip is tClock = 1.5 ns, trd = 1 ns, and tod = 2 ns. These parameters\\ngive the delay from the active clock edge to the change on the output pin as tco = 4.5 ns.\\nIf chips are separated by a large distance, the propagation delays between them must\\nbe taken into consideration. But in most cases the distance between chips is small, and the\\npropagation time of signals between the chips is negligible. Once a signal reaches the input\\npin on a chip, the relative values of tData and tClock (see Figure 10.45) must be considered.\\nFor example, in Figure 10.46 we assume that tData = 4.5 ns and tClock = 1.5 ns. The setup\\ntime for the ip-ops in the chip is specied as tsu = 3 ns. In the gure the Data signal\\nchanges from low to high 3 ns before the positive clock edge, which should meet the setup\\nrequirements. The Data signal takes 4.5 ns to reach the ip-op, whereas the Clock signal\\nData\\nClock\\nA\\n3ns\\n4.5ns\\n1.5ns\\nB\\nFigure 10.46\\nFlip-op timing in a chip.\\n10.3\\nClock Synchronization\\n723\\ntakes only 1.5 ns. The signal labeled A and the clock signal labeled B reach the ip-op\\nat the same time. The setup time requirement is violated, and the ip-op may become\\nunstable. To avoid this condition, it is necessary to increase the setup time as seen from\\noutside the chip.\\nThe hold time for ip-ops is also affected by chip-level delays. The result is usually a\\nreduction in the hold time, rather than an increase. For example, with the timing parameters\\nin Figure 10.46 assume that the hold time is th = 2 ns. Assume that the signal at the Data pin\\non the chip changes value at exactly the same time that an active edge occurs at the Clock\\npin. The change in the Clock signal will reach node B 4.5  1.5 = 3 ns before the change\\nin Data reaches node A. Hence even though the external change in Data is coincident with\\nthe clock edge, the required hold time of 2 ns is not violated.\\nFor large circuits, ensuring that ip-op timing parameters are properly adhered to is\\na challenge. Both the timing parameters of the ip-ops themselves and the relative delays\\nincurred by the clock and data signals must be considered. CAD systems provide tools that\\ncan check the setup and hold times at all ip-ops automatically. This task is done using\\ntiming simulation, as well as special-purpose timing-analysis tools.\\n10.3.3\\nAsynchronous Inputs to Flip-Flops\\nIn our examples of synchronous sequential circuits, we have assumed that changes in all\\ninput signals occur shortly after an active clock edge. The rationale for this assumption is\\nthat the inputs to one circuit are produced as the outputs of another circuit, and the same\\nclock signal is used for both circuits. In practice, some of the inputs to a circuit may be\\ngenerated asynchronously with respect to the clock signal. If these signals are connected\\nto the D input of a ip-op, then the setup or hold times may be violated.\\nWhen a ip-ops setup or hold times are violated, the ip-ops output may assume a\\nvoltage level that does not correspond to either logic value 0 or 1. We say that the ip-op is\\nin a metastable state. The ip-op eventually settles in one of the stable states, 0 or 1, but the\\ntime required to recover from the metastable state is not predictable. A common approach\\nfor dealing with asynchronous inputs is illustrated in Figure 10.47. The asynchronous data\\ninput is connected to a two-bit shift register. The output of the rst ip-op, labeled A in\\nthe gure, will sometimes become metastable. But if the clock period is sufciently long,\\nthen A will recover to a stable logic value before the next clock pulse occurs. Hence the\\noutput of the second ip-op will not become metastable and can safely be connected to\\nD\\nQ\\nQ\\nData\\nClock\\n(asynchronous)\\nD\\nQ\\nQ\\nData\\n(synchronous)\\nFigure 10.47\\nAsynchronous inputs.\\n724\\nC H A P T E R\\n10\\n\\nDigital System Design\\nother parts of the circuit. The synchronization circuit introduces a delay of one clock cycle\\nbefore the signal can be used by the rest of the circuit.\\nCommercial chips, such as PLDs, specify the minimum allowable clock period that has\\nto be used for the circuit in Figure 10.47 to solve the metastability problem. In practice, it is\\nnot possible to guarantee that node A will always be stable before a clock edge occurs. The\\ndata sheets specify a probability of node A being stable, as a function of the clock period.\\nWe will not pursue this issue further; the interested reader can refer to references [10, 11]\\nfor a more detailed discussion.\\n10.3.4\\nSwitch Debouncing\\nInputs to a logic circuit are sometimes generated by mechanical switches. A problem with\\nsuch switches is that they bounce away from their contact points when changed from one\\nposition to the other. Figure 10.48a shows a single-pole single-throw switch that provides\\nan input to a logic circuit. If the switch is open, then the Data signal has the value 1. When\\nthe switch is thrown to the closed position, Data becomes 0, but the switch bounces for\\nsome time, causing Data to oscillate between 1 and 0. The bouncing typically persists for\\nabout 10 ms.\\nThere is no simple way of dealing with the bouncing problem using the single-pole\\nsingle-throw switch. If this type of switch must be used, then a possible solution is to use a\\ncircuit, such as a counter, to measure an appropriately long delay to wait for the bouncing\\nto stop (see problem 10.23).\\nA better approach for dealing with switch bouncing is depicted in Figure 10.48b. It\\nuses a single-pole double-throw switch and a basic SR latch to generate an input to a logic\\ncircuit. When the switch is in the bottom position, the R input on the latch is 0 and Data\\n= 0. When the switch is thrown to the top position, the S input on the latch becomes 0,\\nwhich sets Data to 1. If the switch bounces away from the top position, the inputs to the\\nlatch become R = S = 1 and the value Data = 1 is stored by the latch. When the switch\\nis thrown to the bottom position, Data changes to 0 and this value is stored in the latch if\\nthe switch bounces. Note that when a switch bounces, it cannot bounce fully between the\\nS and R terminals; it only bounces slightly away from one of the terminals and then back\\nto it.\\n10.4\\nConcluding Remarks\\nThis chapter has provided several examples of digital systems that include one or more\\nFSMs as well as building blocks like adders, registers, shift registers, and counters. We\\nhave shown how ASM charts can be used as an aid for designing a digital system, and we\\nhave shown how the circuits can be described using VHDL code. A number of practical\\nissues have been discussed, such as clock skew, synchronization of asynchronous inputs,\\nand switch debouncing. Some notable books that also cover the material presented in this\\nchapter include [310].\\n10.4\\nConcluding Remarks\\n725\\nData\\nS\\nR\\nVDD\\nR\\nVDD\\nR\\n(a) Single-pole single-throw switch\\nData\\nVDD\\nR\\n(b) Single-pole double-throw switch with a basic SR latch\\nFigure 10.48\\nSwitch debouncing circuit.\\n726\\nC H A P T E R\\n10\\n\\nDigital System Design\\nProblems\\n10.1\\nThe circuit in Figure 10.3 gives a shift register in which the parallel-load control input\\nis independent of the enable input. Show a different shift register circuit in which the\\nparallel-load operation can be performed only when the enable input is also asserted.\\n10.2\\nThe ASM chart in Figure 10.10, which describes the bit-counting circuit, includes Moore-\\ntype outputs in states S1, S2, and S3, and it has a Mealy-type output in state S2.\\n(a) Show how the ASM chart can be modied such that it has only Moore-type outputs in\\nstate S2.\\n(b) Give the ASM chart for the control circuit corresponding to part (a).\\n(c) Give VHDL code that represents the modied control circuit.\\n10.3\\nFigure 10.17 shows the datapath circuit for the shift-and-add multiplier. It uses a shift\\nregister for B so that b0 can be used to decide whether or not A should be added to P. A\\ndifferent approach is to use a normal register to hold operand B and to use a counter and\\nmultiplexer to select bit bi in each stage of the multiplication operation.\\n(a) Show the ASM chart that uses a normal register for B, instead of a shift register.\\n(b) Show the datapath circuit corresponding to part (a).\\n(c) Give the ASM chart for the control circuit corresponding to part (b).\\n(d) Give VHDL code that represents the multiplier circuit.\\n10.4\\nWrite VHDLcode for the divider circuit that has the datapath in Figure 10.23 and the control\\ncircuit represented by the ASM chart in Figure 10.24.\\n10.5\\nSection 10.2.4 shows how to implement the traditional long division that is done by hand.\\nA different approach for implementing integer division is to perform repeated subtraction\\nas indicated in the pseudo-code in Figure P10.1.\\nQ = 0 ;\\nR = A ;\\nwhile ((R   B) > 0) do\\nR = R   B ;\\nQ = Q + 1 ;\\nend while ;\\nFigure P10.1\\nPseudo-code for integer division.\\n(a) Give an ASM chart that represents the pseudo-code in Figure P10.1.\\n(b) Show the datapath circuit corresponding to part (a).\\n(c) Give the ASM chart for the control circuit corresponding to part (b).\\n(d) Give VHDL code that represents the divider circuit.\\n(e) Discuss the relative merits and drawbacks of your circuit in comparison with the circuit\\ndesigned in section 10.2.4.\\nProblems\\n727\\n10.6\\nIn the ASM chart in Figure 10.32, the two states S3 and S4 are used to compute the mean\\nM = Sum/k. Show a modied ASM chart that combines states S3 and S4 into a single\\nstate, called S3.\\n10.7\\nWrite VHDL code for the FSM represented by your ASM chart dened in problem 10.6.\\n10.8\\nIn the ASM chart in Figure 10.36, we specify the assignment Cj  Ci in state S2, and\\nthen in state S3 we increment Cj by 1. Is it possible to eliminate state S3 if the assignment\\nCj  Ci + 1 is performed in S2? Explain any implications that this change has on the\\ncontrol and datapath circuits.\\n10.9\\nFigure 10.35 gives pseudo-code for the sorting operation in which the registers being sorted\\nare indexed using variables i and j. In the ASM chart in Figure 10.36, variables i and j are\\nimplemented using the counters Ci and Cj. A different approach is to implement i and j\\nusing two shift registers.\\n(a) Redesign the circuit for the sorting operation using the shift registers instead of the\\ncounters to index registers R0, . . . , R3.\\n(b) Give VHDL code for the circuit designed in part (a).\\n(c) Discuss the relative merits and drawbacks of your circuit in comparison with the circuit\\nthat uses the counters Ci and Cj.\\n10.10\\nFigure 10.42 shows a datapath circuit for the sorting operation that uses tri-state buffers to\\naccess the registers. Using a schematic capture tool draw the schematic in Figure 10.42.\\nCreate the other necessary subcircuits using VHDL code and create graphical symbols that\\nrepresent them. Describe the control circuit using VHDL code, create a graphical symbol\\nfor it, and connect this symbol to the datapath modules in the schematic. Give a simulation\\nresult for your circuit implemented in a chip of your choosing. See Appendices B, C, and\\nD for instructions on using the CAD tools.\\n10.11\\nFigure 10.40 gives VHDL code for the sorting circuit. Show how to modify this code to\\nmake use of a subcircuit that represents a k n SRAM block. Use the lpm_ram_dq module\\nfor the SRAM block. Choose the synchronous SRAM option so that all changes to the\\nSRAM contents are synchronized to the clock signal. (Hint: use the complement of the\\nclock signal to synchronize the SRAM operations because this approach allows the VHDL\\ncode for the FSM shown in Figure 10.40 to be used without changes.)\\n10.12\\nDesign a circuit that nds the log2 of an operand that is stored in an n-bit register. Show\\nall steps in the design process and state any assumptions made. Give VHDL code that\\ndescribes your circuit.\\n10.13\\nFigure 10.33 shows a schematic for the circuit that computes the mean operation. Write\\nVHDLcode that represents this circuit. Use an array of registers instead of an SRAM block.\\nFor the divider subcircuit, use a shift operation that divides by four, instead of using the\\ndivider circuit designed in section 10.2.4.\\n10.14\\nThe circuit designed in section 10.2.5 uses an adder to compute the sum of the contents of\\nthe registers. The divider subcircuit used to compute M = Sum/k also includes an adder.\\n728\\nC H A P T E R\\n10\\n\\nDigital System Design\\nShow how the circuit can be redesigned so that it contains only a single adder subcircuit\\nthat is used both for the summation operation and the division operation. Show only the\\nextra circuitry needed to connect to the adder; and explain its operation.\\n10.15\\nGive VHDL code for the circuit designed in problem 10.14, including both the datapath\\nand control circuits.\\n10.16\\nThe pseudo-code for the sorting operation given in Figure 10.35 uses registers A and B to\\nhold the contents of the registers being sorted. Show pseudo-code for the sorting operation\\nthat uses only register A to hold temporary data during the sorting operation.\\nGive a\\ncorresponding ASM chart that represents the datapath and control circuits needed. Use\\nmultiplexers to interconnect the registers, in the style shown in Figure 10.37.\\nGive a\\nseparate ASM chart that represents the control circuit.\\n10.17\\nGive VHDL code for the sorting circuit designed in problem 10.16.\\n10.18\\nIn section 7.14.1 we showed a digital system with three registers, R1 to R3, and we designed\\na control circuit that can be used to swap the contents of registers R1 and R2. Give an ASM\\nchart that represents this digital system and the swap operation.\\n10.19\\n(a) For the ASM chart derived in problem 10.18, show another ASM chart that species the\\nrequired control signals to control the datapath circuit. Assume that multiplexers are used\\nto implement the bus that connects the registers, as shown in Figure 7.60.\\n(b) Write complete VHDL code for the system in problem 10.18, including the control\\ncircuit described in part (a).\\n(c) Synthesize a circuit from theVHDLcode written in part (b) and show a timing simulation\\nthat illustrates correct functionality of the circuit.\\n10.20\\nIn section 7.14.2 we gave the design for a circuit that works as a processor. Give an ASM\\nchart that describes the functionality of this processor.\\n10.21\\n(a) For the ASM chart derived in problem 10.20, show another ASM chart that species\\nthe required control signals to control the datapath circuit in the processor. Assume that\\nmultiplexers are used to implement the bus that connects the registers, R0 to R3, in the\\nprocessor.\\n(b) Write complete VHDL code for the system in problem 10.20, including the control\\ncircuit described in part (a).\\n(c) Synthesize a circuit from theVHDLcode written in part (b) and show a timing simulation\\nthat illustrates correct functionality of the circuit.\\n10.22\\nConsider the design of a circuit that controls the trafc lights at the intersection of two roads.\\nThe circuit generates the outputs G1, Y1, R1 and G2, Y2, R2. These outputs represent the\\nstates of the green, yellow, and red lights, respectively, on each road. A light is turned\\non if the corresponding output signal has the value 1. The lights have to be controlled in\\nthe following manner: when G1 is turned on it must remain on for a time period called t1\\nand then be turned off. Turning off G1 must result in Y1 being immediately turned on; it\\nshould remain on for a time period called t2 and then be turned off. When either G1 or Y1\\nis on, R2 must be on and G2 and Y2 must be off. Turning off Y1 must result in G2 being\\nimmediately turned on for the t1 time period. When G2 is turned off, Y2 is turned on for\\nthe t2 time period. Of course, when either G2 or Y2 is turned on, R1 must be turned on and\\nG1 and Y1 must be off.\\nProblems\\n729\\n(a) Give an ASM chart that describes the trafc-light controller. Assume that two down-\\ncounters exist, one that is used to measure the t1 delay and another that is used to measure\\nt2. Each counter has parallel load and enable inputs. These inputs are used to load an\\nappropriate value representing either the t1 or t2 delay and then allow the counter to count\\ndown to 0.\\n(b) Give an ASM chart for the control circuit for the trafc-light controller.\\n(c) Write complete VHDL code for the trafc-light controller, including the control circuit\\nfrom part (a) and counters to represent t1 and t2. Use any convenient clock frequency to\\nclock the circuit and assume convenient count values to represent t1 and t2. Give simulation\\nresults that illustrate the operation of your circuit.\\n10.23\\nAssume that you need to use a single-pole single-throw switch as shown in Figure 10.48a.\\nShow how a counter can be used as a means of debouncing the Data signal produced by the\\nswitch. (Hint: design an FSM that has Data as an input and produces the output z, which is\\nthe debounced version of Data. Assume that you have access to a Clock input signal with\\nthe frequency 102.4 kHz, which can be used as needed.)\\n10.24\\nClock signals are usually generated using special purpose chips. One example of such\\na chip is the 555 programmable timer, which is depicted in Figure P10.2. By choosing\\nparticular values for the resistors Ra and Rb and the capacitor C1, the 555 timer can be used\\nto produce a desired clock signal. It is possible to choose both the period of the clock signal\\nand its duty cycle. The term duty cycle refers to the percentage of the clock period for which\\n5 V\\nRb\\nRa\\n555\\nTimer\\n8\\n7\\n6\\n5\\n1\\n2\\n3\\n4\\nC1\\n0.01F\\nClock\\n(output)\\nFigure P10.2\\nThe 555 programmable timer chip.\\n730\\nC H A P T E R\\n10\\n\\nDigital System Design\\nthe signal is high. The following equations dene the clock signal produced by the chip\\nClock period = 0.7(Ra + 2Rb)C1\\nDuty cycle = Ra + Rb\\nRa + 2Rb\\n(a) Determine the values of Ra, Rb, and C1 needed to produce a clock signal with a 50\\npercent duty cycle and a frequency of about 500 kHz.\\n(b) Repeat part (a) for a duty cycle of 75 percent.\\nReferences\\n1. V. C. Hamacher, Z. G. Vranesic, and S. G. Zaky, Computer Organization, 5th ed.\\n(McGraw-Hill: New York, 2002).\\n2. D. A. Patterson and J. L. Hennessy, Computer Organization and DesignThe\\nHardware/Software Interface, 3rd ed. (Morgan Kaufmann: San Francisco, CA, 2004).\\n3. D. D. Gajski, Principles of Digital Design (Prentice-Hall: Upper Saddle River, NJ,\\n1997).\\n4. M. M. Mano and C. R. Kime, Logic and Computer Design Fundamentals\\n(Prentice-Hall: Upper Saddle River, NJ, 1997).\\n5. J. P. Daniels, Digital Design from Zero to One (Wiley: New York, 1996).\\n6. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design (Prentice-Hall: Englewood Cliffs, NJ, 1995).\\n7. R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd ed., (Pearson\\nPrentice-Hall: Upper Saddle River, N.J., 2005).\\n8. J. P. Hayes, Introduction to Logic Design (Addison-Wesley: Reading, MA, 1993).\\n9. C. H. Roth Jr., Fundamentals of Logic Design, 5th ed., (Thomson/Brooks/Cole:\\nBelmont, Ca., 2004).\\n10. J. F. Wakerly, Digital Design Principles and Practices, 4th ed. (Prentice-Hall:\\nEnglewood Cliffs, NJ, 2005).\\n11. C. J. Myers, Asynchronous Circuit Design, (Wiley: New York, 2001).\\n731\\nc h a p t e r\\n11\\nTesting of Logic Circuits\\nChapter Objectives\\nIn this chapter you will be introduced to:\\n\\nVarious techniques for testing of digital circuits\\n\\nRepresentation of typical faults in a circuit\\n\\nDerivation of tests needed to test the behavior of a circuit\\n\\nDesign of circuits for easy testability\\n732\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nIn the previous chapters we have discussed the design of logic circuits. Following a sound design procedure,\\nwe expect that the designed circuit will perform as required. But how does one verify that the nal circuit\\nindeed achieves the design objectives? It is essential to ascertain that the circuit exhibits the required functional\\nbehavior and that it meets any timing constraints that are imposed on the design. We have discussed the timing\\nissues in several places in the book. In this chapter we will discuss some testing techniques that can be used\\nto verify the functionality of a given circuit.\\nThere are several reasons for testing a logic circuit. When the circuit is rst developed, it is necessary\\nto verify that the designed circuit meets the required functional and timing specications. When multiple\\ncopies of a correctly designed circuit are being manufactured, it is essential to test each copy to ensure that\\nthe manufacturing process has not introduced any aws. It is also necessary to test circuits used in equipment\\nthat is installed in the eld when it is suspected that there may be something wrong.\\nThe basis of all testing techniques is to apply predened sets of inputs, called tests, to a circuit and\\ncompare the outputs observed with the patterns that a correctly functioning circuit is supposed to produce.\\nThe challenge is to derive a relatively small number of tests that provide an adequate indication that the circuit\\nis correct. The exhaustive approach of applying all possible tests is impractical for large circuits because\\nthere are too many possible tests.\\n11.1\\nFault Model\\nA circuit functions incorrectly when there is something wrong with it, such as a transistor\\nfault or an interconnection wiring fault. Many things can go wrong, leading to a variety of\\nfaults. A transistor switch can break so that it is permanently either closed or open. A wire\\nin the circuit can be shorted to VDD or to ground, or it can be simply broken. There can be an\\nunwanted connection between two wires. A logic gate may generate a wrong output signal\\nbecause of a fault in the circuitry that implements the gate. Dealing with many different\\ntypes of faults is cumbersome. Fortunately, it is possible to restrict the testing process to\\nsome simple faults, and obtain generally satisfactory results.\\n11.1.1\\nStuck-at Model\\nMost circuits discussed in this text use logic gates as the basic building blocks. A good\\nmodel for representing faults in such circuits is to assume that all faults manifest themselves\\nas some wires (inputs or outputs of gates) being permanently stuck at logic value 0 or 1.\\nWe indicate that a wire, w, has an undesirable signal that always corresponds to the logic\\nvalue 0 by saying that w is stuck-at-0, which is denoted as w/0. If w has an undesirable\\nsignal that is always equal to logic 1, then w is stuck-at-1, which is denoted as w/1.\\nAn obvious example of a stuck-at fault is when an input to a gate is incorrectly connected\\nto a power supply, either VDD or ground. But the stuck-at model is also useful for dealing\\nwith faults of other types, which often cause the same problems as if a wire were stuck at\\na particular logic value. The exact impact of a fault in the circuitry that implements a logic\\ngate depends on the particular technology used. We will restrict our attention to the stuck-at\\nfaults and will examine the testing process assuming that these are the only faults that can\\noccur.\\n11.2\\nComplexity of a Test Set\\n733\\n11.1.2\\nSingle and Multiple Faults\\nA circuit can be faulty because it has either a single fault or possibly many faults. Dealing\\nwith multiple faults is difcult because each fault can occur in many different ways. A\\npragmatic approach is to consider single faults only. Practice has shown that a set of tests\\nthat can detect all single faults in a given circuit can also detect the vast majority of multiple\\nfaults.\\nA fault is detected if the output value produced by the faulty circuit is different from\\nthe value produced by the good circuit when an appropriate test is applied as input. Each\\ntest is supposed to be able to detect the occurrence of one or more faults. A complete set of\\ntests used for a given circuit is referred to as the test set.\\n11.1.3\\nCMOS Circuits\\nCMOS logic circuits present some special problems in terms of faulty behavior.\\nThe\\ntransistors may fail in permanently open or shorted (closed) state. Many such failures\\nmanifest themselves as stuck-at faults. But some produce entirely different behavior. For\\nexample, transistors that fail in the shorted state may cause a continuous ow of current from\\nVDD to ground, which can create an intermediate output voltage that may not be determined\\nas either logic 0 or 1. Transistors failing in the open state may lead to conditions where the\\noutput capacitor retains its charge level because the switch that is supposed to discharge it\\nis broken. The effect is that a combinational CMOS circuit starts behaving as a sequential\\ncircuit.\\nSpecic techniques for testing of CMOS circuits are beyond the scope of this book. An\\nintroductory discussion of this topic can be found in references [13]. Testing of CMOS\\ncircuits has been the subject of considerable research [46]. We will assume that a test\\nset developed using the stuck-at model will provide an adequate coverage of faults in all\\ncircuits.\\n11.2\\nComplexity of a Test Set\\nThere is large difference in testing combinational and sequential circuits. Combinational\\ncircuits can be tested adequately regardless of their design. Sequential circuits present a\\nmuch greater challenge because the behavior of a circuit under test is inuenced not only\\nby the tests that are applied to the external inputs but also by the states that the circuit is\\nin when the tests are applied. It is very difcult to test a sequential circuit designed by a\\ndesigner who does not take its testability into account. However, it is possible to design\\nsuch circuits to make them more easily testable, as we will discuss in section 11.6. We will\\nstart by considering the testing of combinational circuits.\\nAn obvious way to test a combinational circuit is to apply a test set that comprises all\\npossible input valuations. Then it is only necessary to check if the output values produced\\nby the circuit are the same as specied in a truth table that denes the circuit. This approach\\nworks well for small circuits, where the test set is not large, but it becomes totally impractical\\n734\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nfor large circuits with many input variables. Fortunately, it is not necessary to apply all 2n\\nvaluations as tests for an n-input circuit. A complete test set, capable of detecting all single\\nfaults, usually comprises a much smaller number of tests.\\nFigure 11.1a gives a simple three-input circuit for which we want to determine the\\nsmallest test set. An exhaustive test set would include all eight input valuations. This\\ncircuit involves ve wires, labeled a, b, c, d, and f in the gure. Using our fault model,\\neach wire can be stuck either at 0 or 1.\\nFigure 11.1b enumerates the utility of the eight input valuations as possible tests for\\nthe circuit. The valuation w1w2w3 = 000 can detect the occurrence of a stuck-at-1 fault on\\nwires a, d, and f . In a good circuit this test results in the output f = 0. However, if any\\nof the faults a/1, d/1, or f /1 occurs, then the circuit will produce f = 1 when the input\\nvaluation 000 is applied. The test 001 causes f = 0 in the good circuit, and it results in\\nf\\na\\na  0\\na  1\\nb  0\\nb  1\\nc  0\\nc  1\\nd  0\\nd  1\\nf  0\\nf  1\\nb\\nc\\nd\\nw1\\nw2\\nw3\\n(a) Circuit\\nTest\\nFault detected\\n000\\n001\\n010\\n011\\n100\\n101\\n110\\n111\\n(b) Faults detected by the various input valuations\\nw1w2w3\\nFigure 11.1\\nFault detection in a simple circuit.\\n11.3\\nPath Sensitizing\\n735\\nf = 1 if any of the faults a/1, b/1, d/1, or f /1 occurs. This test can detect the occurrence\\nof four different faults. We say that it covers these faults. The last test, 111, can detect only\\none fault, f /0.\\nA minimal test set that covers all faults in the circuit can be derived from the table by\\ninspection. Some faults are covered by only one test, which means that these tests must be\\nincluded in the test set. The fault b/1 is covered only by 001. The fault c/1 is covered only\\nby 010. The faults b/0, c/0, and d/0 are covered only by 011. Therefore, these three tests\\nare essential. For the remaining faults there is a choice of tests that can be used. Selecting\\nthe tests 001, 010, and 011 covers all faults except a/0. This fault can be covered by three\\ndifferent tests. Choosing 100 arbitrarily, a complete test set for the circuit is\\nTest set = {001, 010, 011, 100}\\nThe conclusion is that all possible stuck-at faults in this circuit can be detected using four\\ntests, rather than the eight tests that would be used if we simply tried to test the circuit using\\nits complete truth table.\\nThe size of the complete test set for a given n-input circuit is generally much smaller\\nthan 2n. But this size may still be unacceptably large in practical terms. Moreover, deriving\\nthe minimal test set is likely to be a daunting task for even moderately sized circuits.\\nCertainly, the simple approach of Figure 11.1 is not practical. In the next section we will\\nexplore a more interesting approach.\\n11.3\\nPath Sensitizing\\nDeriving a test set by considering the individual faults on all wires in a circuit, as done in\\nsection 11.2, is not attractive from the practical point of view. There are too many wires\\nand too many faults to consider. A better alternative is to deal with several wires that form\\na path as an entity that can be tested for several faults using a single test. It is possible to\\nactivate a path so that the changes in the signal that propagates along the path have a direct\\nimpact on the output signal.\\nFigure 11.2 illustrates a path from input w1 to output f , through three gates, which\\nconsists of wires a, b, c, and f . The path is activated by ensuring that other paths in the\\ncircuit do not determine the value of the output f . Thus the input w2 must be set to 1 so\\nthat the signal at b depends only on the value at a. The input w3 must be 0 so that it does\\nf\\na\\nb\\nc\\nw1\\nw2\\n1\\n=\\nw3\\n0\\n=\\nw4\\n1\\n=\\nFigure 11.2\\nA sensitized path.\\n736\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nnot affect the NOR gate, and w4 must be 1 to not affect the AND gate. Then if w1 = 0 the\\noutput will be f = 1, whereas w1 = 1 will cause f = 0. Instead of saying that the path\\nfrom w1 to f is activated, a more specic term is used in technical literature, which says\\nthat the path is sensitized.\\nTo sensitize a path through an input of an AND or NAND gate, all other inputs must\\nbe set to 1. To sensitize a path through an input of an OR or NOR gate, all other inputs\\nmust be 0.\\nConsider now the effect of faults along a sensitized path. The fault a/0 in Figure 11.2\\nwill cause f = 1 even if w1 = 1. The same effect occurs if the faults b/0 or c/1 are\\npresent. Thus the test w1w2w3w4 = 1101 detects the occurrence of faults a/0, b/0, and\\nc/1. Similarly, if w1 = 0, the output should be f = 1. But if any of the faults a/1, b/1,\\nor c/0 is present, the output will be f = 0. Hence these three faults are detectable using\\nthe test 0101. The presence of any stuck-at fault along the sensitized path is detectable by\\napplying only two tests.\\nThe number of paths in a given circuit is likely to be much smaller than the number\\nof individual wires. This suggests that it may be attractive to derive a test set based on the\\nsensitized paths. This possibility is illustrated in the next example.\\nExample 11.1\\nPATH-SENSITIZED TESTS\\nConsider the circuit in Figure 11.3. This circuit has ve paths.\\nThe path w1  c  f is sensitized by setting w2 = 1 and w4 = 0. It doesnt matter whether\\nw3 is 0 or 1, because w2 = 1 causes the signal on wire b to be equal to 0, which forces\\nd = 0 regardless of the value of w3. Thus the path is sensitized by setting w2w3w4 = 1x0,\\nwhere the symbol x means that the value of w3 does not matter. Now the tests w1w2w3w4 =\\n01x0 and 11x0 detect all faults along this path. The second path, w2  c  f , is tested using\\n1000 and 1100. The path w2  b  d  f is tested using 0010 and 0110. The tests for the\\npath w3  d  f are x000 and x010. The fth path, w4  f , is tested with 0x00 and 0x01.\\nInstead of using all ten of these tests, we can observe that the test 0110 serves also as the\\ntest 01x0, the test 1100 serves also as 11x0, the test 1000 serves also as x000, and the test\\n0010 serves also as x010. Therefore, the complete test set is\\nTest set = {0110, 1100, 1000, 0010, 0x00, 0x01}\\nf\\nb\\nc\\nd\\nw1\\nw2\\nw3\\nw4\\nFigure 11.3\\nCircuit for Example 11.1.\\n11.3\\nPath Sensitizing\\n737\\nWhile this approach is simpler, it is still impractical for large circuits. But the concept of\\npath sensitizing is very useful, as we will see in the discussion that follows.\\n11.3.1\\nDetection of a Specic Fault\\nSuppose that we suspect that the circuit in Figure 11.3 has a fault where the wire b is stuck-\\nat-1. A test that determines the presence of this fault can be obtained by sensitizing a path\\nthat propagates the effect of the fault to the output, f , where it can be observed. The path\\ngoes from b to d to f . It is necessary to set w3 = 1, w4 = 0, and c = 0. The latter can be\\naccomplished by setting w1 = 0. If b is stuck-at-1, then it is necessary to apply an input\\nthat would normally produce the value of 0 on the wire b, so that the output values in good\\nand faulty circuits would be different. Hence w2 must be set to 1. Therefore, the test that\\ndetects the b/1 fault is w1w2w3w4 = 0110.\\nIn general, the fault on a given wire can be detected by propagating the effect of the\\nfault to the output, sensitizing an appropriate path. This involves assigning values to other\\ninputs of the gates along the path. These values must be obtainable by assigning specic\\nvalues to the primary inputs, which may not always be possible. Example 11.2 illustrates\\nthe process.\\nExample 11.2\\nFAULT PROPAGATION\\nAs the effect of a fault propagates through the gates along a\\nsensitized path, the polarity of the signal will change when passing through an inverting\\ngate. Let the symbol D denote a stuck-at-0 fault in general. The effect of the stuck-at-0\\nfault will be unaltered when passed through an AND or OR gate. If D is on an input of an\\nAND (OR) gate and the other inputs are set to 1 (0), then the output of the gate will behave\\nas having D on it. But if D is on an input of a NOT, NAND, or NOR gate, then the output\\nwill appear to be stuck-at-1, which is denoted as D.\\nFigure 11.4 shows how the effect of a fault can be propagated using the D and D\\nsymbols. Suppose rst that there is a stuck-at-0 fault on wire b; that is, b/0. We want to\\npropagate the effect of this fault along the path b  h  f . This can be done as indicated\\nin Figure 11.4b. Setting g = 1 propagates the fault to the wire h. Then h appears to be\\nstuck-at-1, denoted by D. Next the effect is propagated to f by setting k = 1. Since the last\\nNAND also inverts the signal, the output becomes equal to D, which is equivalent to f /0.\\nThus in a good circuit the output should be 1, but in a faulty circuit it will be 0. Next we must\\nascertain that it is possible to have g = 1 and k = 1 by assigning the appropriate values to\\nthe primary input variables. This is called the consistency check. By setting c = 0, both g\\nand k will be forced to 1, which can be achieved with w3 = w4 = 1. Finally, to cause the\\npropagation of the fault D on wire b, it is necessary to apply a signal that causes b to have\\nthe value 1, which means that either w1 or w2 has to be 0. Then the test w1w2w3w4 = 0011\\ndetects the fault b/0.\\nSuppose next that the wire g is stuck-at-1, denoted by D. We can try to propagate the\\neffect of this fault through the path g  h  f by setting b = 1 and k = 1. To make b = 1,\\n738\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nb\\nc\\ng\\nk\\nh\\nf\\nw1\\nw2\\nw3\\nw4\\n(a) Circuit\\nD\\n0\\n1\\n1\\nD\\nf\\nw1\\nw2\\nw3\\nw4\\n(b) Detection of\\nf\\nw1\\nw2\\nw3\\nw4\\nD\\nD\\n0\\n0\\n1\\n1\\n1\\n1\\nD\\nD\\n0\\n0\\n0\\n0\\nD\\nb 0\\n\\nfault\\n(c) Detection of g 1\\n\\nfault\\nFigure 11.4\\nDetection of faults.\\nwe set w1 = w2 = 0. To make k = 1, we have to make c = 0. But it is also necessary to\\ncause the propagation of the D fault on g by means of a signal that makes g = 0 in the good\\ncircuit. This can be done only if b = c = 1. The problem is that at the same time we need\\nc = 0, to make k = 1. Therefore, the consistency check fails, and the fault g/1 cannot be\\npropagated in this way.\\nAnother possibility is to propagate the effect of the fault along two paths simultaneously,\\nas shown in Figure 11.4c. In this case the fault is propagated along the paths g  h  f and\\n11.4\\nCircuits with Tree Structure\\n739\\ng  k  f . This requires setting b = 1 and c = 1, which also happens to be the condition\\nneeded to cause the propagation as explained above. The test 0000 achieves the desired\\nobjective of detecting g/1. Observe that if D (or D) appears on both inputs of a NAND\\ngate, the output value will be D (or D).\\nThe idea of propagating the effect of faults using path sensitizing has been exploited in\\na number of methods for derivation of test sets for fault detection. The scheme illustrated\\nin Figure 11.4 indicates the essence of the D-algorithm, which was one of the rst practical\\nschemes developed for fault detection purposes [7]. Other techniques have grown from this\\nbasic approach [8].\\n11.4\\nCircuits with Tree Structure\\nCircuits with a treelike structure, where each gate has a fan-out of 1, are particularly easy\\nto test. The most common forms of such circuits are the sum-of-products or product-of-\\nsums. Since there is a unique path from each primary input to the output of the circuit, it is\\nsufcient to derive the tests for faults on the primary inputs. We will illustrate this concept\\nby means of the sum-of-products circuit in Figure 11.5.\\nIf any input of an AND gate is stuck-at-0, this condition can be detected by setting all\\ninputs of the gate to 1 and ensuring that the other AND gates produce 0. This makes f = 1\\nin the good circuit, and f = 0 in the faulty circuit. Three such tests are needed because\\nthere are three AND gates.\\nTesting for stuck-at-1 faults is slightly more involved. An input of an AND gate is\\ntested for the stuck-at-1 fault by driving it with the logic value 0, while the other inputs of\\nthe gate have the logic value 1. Thus a good gate produces the output of 0, and a faulty\\nf\\nw1\\nw3\\nw4\\nw2\\nw3\\nw4\\nw1\\nw2\\nw3\\nFigure 11.5\\nCircuit with a tree structure.\\n740\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nProduct term\\nTest\\nNo.\\nw1w3w4\\nw2w3w4\\nw1w2w3\\nw1w2w3w4\\n1\\n1 1 1\\n0 1 0\\n0 0 0\\n1 0 0 0\\nStuck-at-0\\n2\\n0 1 0\\n1 1 1\\n1 1 0\\n0 1 0 1\\ntests\\n3\\n0 0 0\\n1 0 1\\n1 1 1\\n0 1 1 1\\n4\\n0 1 1\\n1 1 0\\n1 1 0\\n0 1 0 0\\n5\\n1 0 1\\n1 0 0\\n0 1 1\\n1 1 1 0\\nStuck-at-1\\n6\\n1 1 0\\n0 1 1\\n0 0 0\\n1 0 0 1\\ntests\\n7\\n1 0 0\\n1 0 1\\n0 1 1\\n1 1 1 1\\n8\\n0 0 0\\n0 0 1\\n1 0 1\\n0 0 1 1\\nFigure 11.6\\nDerivation of tests for the circuit in Figure 11.5.\\ngate generates 1. At the same time, the other AND gates must have the output of 0, which\\nis accomplished by making at least one input of these gates equal to 0.\\nFigure 11.6 shows the derivation of the necessary tests. The rst three tests are for\\nthe stuck-at-0 faults. Test 4 detects a stuck-at-1 fault on either the rst input of the top\\nAND gate or the third inputs of the other two gates. Observe that in each case the tested\\ninput is driven by logic 0, while the other inputs are equal to 1. This yields the test vector\\nw1w2w3w4 = 0100. Clearly, it is useful to test inputs on as many gates as possible using a\\nsingle test vector. Test 5 detects a fault on either the second input of the top gate or the rst\\ninput of the bottom gate; it does not test any inputs of the middle gate. The required test\\npattern is 1110. Three more tests are needed to detect stuck-at-1 faults on the remaining\\ninputs of the AND gates. Therefore, the complete test set is\\nTest set = {1000, 0101, 0111, 0100, 1110, 1001, 1111, 0011}\\n11.5\\nRandom Tests\\nSo far we have considered the task of deriving a deterministic test set for a given circuit,\\nprimarily relying on the path-sensitizing concept. In general, it is difcult to generate such\\ntest sets when circuits become larger. A useful alternative is to choose the tests at random,\\nwhich we will explore in this section.\\nFigure 11.7 gives all functions of two variables. For an n-variable function, there are\\n22n possible functions; hence there are 222 = 16 two-variable functions. Consider the XOR\\nfunction, implemented as shown in Figure 11.8. Let us consider the possible stuck-at-0 and\\nstuck-at-1 faults on wires b, c, d, h, and k in this circuit. Each fault transforms the circuit\\n11.5\\nRandom Tests\\n741\\nw1w2\\nf0\\nf1\\nf2\\nf3\\nf4\\nf5\\nf6\\nf7\\nf8\\nf9\\nf10\\nf11\\nf12\\nf13\\nf14\\nf15\\n00\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n1\\n01\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n10\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n0\\n0\\n1\\n1\\n11\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\nFigure 11.7\\nAll two-variable functions.\\ninto a faulty circuit that implements a function other than XOR, as indicated in Figure 11.9.\\nTo test the circuit, we can apply one or more input valuations to distinguish the good circuit\\nfrom the possible faulty circuits listed in Figure 11.9. Choose arbitrarily w1w2 = 01 as the\\nrst test. This test will distinguish the good circuit, which must generate f = 1, from the\\nfaulty circuits that realize f0, f2, f3, and f10, because each of these would generate f = 0.\\nNext, arbitrarily choose the test w1w2 = 11. This test distinguishes the good circuit from the\\nfaulty circuits that realize f5, f7, and f15, in addition to f3, which we have already tested for\\nusing w1w2 = 01. Let the third test be w1w2 = 10; it will distinguish the good circuit from\\nf4 and f12. These three tests, chosen in a seemingly random way, detect all faulty circuits\\nthat involve the faults in Figure 11.9. Moreover, note that the rst two tests distinguish\\nseven of the nine possible faulty circuits.\\nThis example suggests that it may be possible to derive a suitable test set by selecting\\nthe tests randomly. How effective can random testing be? Looking at Figure 11.7, we\\nsee that any of the four possible tests distinguishes the correct function from eight faulty\\nfunctions, because they produce different output values for this input valuation. These\\neight faulty functions detectable by a single test are one-half of the total number of possible\\nfunctions (2221 for the two-variable case). The test cannot distinguish between the correct\\nfunction and the seven faulty functions that produce the same output value. The application\\nof the second test distinguishes four of the remaining seven functions because they produce\\nw1\\nw2\\nd\\nb\\nc\\nh\\nk\\nf\\nFigure 11.8\\nThe XOR circuit.\\n742\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nFault\\nCircuit implements\\nb/0\\nf5 = w2\\nb/1\\nf10 = w2\\nc/0\\nf3 = w1\\nc/1\\nf12 = w1\\nd/0\\nf0 = 0\\nd/1\\nf7 = w1 + w2\\nh/0\\nf15 = 1\\nh/1\\nf4 = w1w2\\nk/0\\nf15 = 1\\nk/1\\nf2 = w1w2\\nFigure 11.9\\nThe effect of various faults.\\nan output value that is different from the correct function. Thus each application of a\\nnew test essentially cuts in half the number of faulty functions that have not been detected.\\nConsequently, the probability that the rst few tests will detect a large portion of all possible\\nfaults is high. More specically, the probability that each faulty circuit can be detected by\\nthe rst test is\\nP1 =\\n1\\n222  1\\n 2221 = 8\\n15 = 0.53\\nThis is the ratio of the number of faulty circuits that produce an output value different from\\nthe good circuit, to the total number of faulty circuits.\\nThis reasoning is readily extended to n-variable functions. In this case the rst test\\ndetects 22n1 out of a total of 22n  1 possible faulty functions. Therefore, if m tests are\\napplied, the probability that a faulty circuit will be detected is\\nPm =\\n1\\n22n  1 \\nm\\n\\ni=1\\n22ni\\nThis expression is depicted in graphical form in Figure 11.10. The conclusion is that random\\ntesting is very effective and that after a few tens of tests the existence of a fault is likely to\\nbe detected even in very large circuits.\\nRandom testing works particularly well for circuits that do not have high fan-in. If\\nfan-in is high, then it may be necessary to resort to other testing schemes. For example,\\nsuppose that an AND gate has a large number of inputs. Then there is a problem with\\ndetecting stuck-at-1 faults on its inputs, which may not be covered by random tests. But it\\nis possible to test for these faults using the approach described in section 11.4.\\n11.6\\nTesting of Sequential Circuits\\n743\\nPercent\\nfaults\\ndetected\\nNumber of tests\\nFigure 11.10\\nEffectiveness of random testing.\\nThe simplicity of random testing is a very attractive feature. For this reason, coupled\\nwith good effectiveness of tests, this technique is often used in practice.\\n11.6\\nTesting of Sequential Circuits\\nAs seen in the previous sections, combinational circuits can be tested effectively, using\\neither deterministic or random test sets. It is much more difcult to test sequential circuits.\\nThe presence of memory elements allows a sequential circuit to be in various states, and the\\nresponse of the circuit to externally applied test inputs depends on the state of the circuit.\\nA combinational circuit can be tested by comparing its behavior with the functionality\\nspecied in the truth table. An equivalent attempt would be to test a sequential circuit\\nby comparing its behavior with the functionality specied in the state table. This entails\\nchecking that the circuit performs correctly all transitions between states and that it produces\\na correct output. This approach may seem easy, but in reality it is extremely difcult. A\\nbig problem is that it is difcult to ascertain that the circuit is in a specic state if the state\\nvariables are not observable on the external pins of the circuit, which is usually the case.\\nYet for each transition to be tested, it is necessary to verify with complete certainty that the\\ncorrect destination state was reached. Such an approach may work for very small sequential\\ncircuits, but it is not feasible for practical-size circuits. A much better approach is to design\\nthe sequential circuits so that they are easily testable.\\n11.6.1\\nDesign for Testability\\nA synchronous sequential circuit comprises the combinational circuit that implements the\\noutput and next-state functions, as well as the ip-ops that hold the state information\\nduring a clock cycle. A general model for the sequential circuits is shown in Figure 8.90.\\n744\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nThe inputs to the combinational network are the primary inputs, w1 through wn, and the\\npresent state variables, y1 through yk. The outputs of the network are the primary outputs,\\nz1 through zm, and the next-state variables, Y1 through Yk. The combinational network\\ncould be tested using the techniques presented in the previous sections if it were possible\\nto apply tests on all of its inputs and observe the results on all of its outputs. Applying the\\ntest vectors to the primary inputs poses no difculty. Also, it is easy to observe the values\\non the primary outputs. The question is how to apply the test vectors on the present-state\\ninputs and how to observe the values on the next-state outputs.\\nApossible approach is to include a two-way multiplexer in the path of each present-state\\nvariable so that the input to the combinational network can be either the value of the state\\nvariable (obtained from the output of the corresponding ip-op) or the value that is a part\\nof the test vector. A signicant drawback of this approach is that the second input of each\\nmultiplexer must be directly accessible through external pins, which requires many pins if\\nthere are many state variables. An attractive alternative is to provide a connection that allows\\nshifting the test vector into the circuit one bit at a time, thus trading off pin requirements\\nfor the time it takes to perform a test. Several such schemes have been proposed, one of\\nwhich is described below.\\nScan-Path Technique\\nApopular technique, called the scan path, uses multiplexers on ip-op inputs to allow\\nthe ip-ops to be used either independently during normal operation of the sequential\\ncircuit, or as a part of a shift register for testing purposes. Figure 11.11 presents the general\\nscan-path structure for a circuit with three ip-ops. A 2-to-1 multiplexer connects the D\\ninput of each ip-op either to the corresponding next-state variable or to the serial path\\nthat connects all ip-ops into a shift register. The control signal Normal/Scan selects the\\nactive input of the multiplexer. During the normal operation the ip-op inputs are driven\\nby the next-state variables, Y1, Y2, and Y3.\\nFor testing purposes the shift-register connection is used to scan in the portion of each\\ntest vector that involves the present-state variables, y1, y2, and y3. This connection has Qi\\nconnected to Di+1. The input to the rst ip-op is the externally accessible pin Scan-in.\\nThe output comes from the last ip-op, which is provided on the Scan-out pin.\\nThe scan-path technique involves the following steps:\\n1.\\nThe operation of the ip-ops is tested by scanning into them a pattern of 0s and 1s,\\nfor example, 01011001, in consecutive clock cycles, and observing whether the same\\npattern is scanned out.\\n2.\\nThe combinational circuit is tested by applying test vectors on w1w2    wny1y2y3 and\\nobserving the values generated on z1z2    zmY1Y2Y3. This is done as follows:\\n\\nThe y1y2y3 portion of the test vector is scanned into the ip-ops during three\\nclock cycles, using Normal/Scan = 1.\\n\\nThe w1w2    wn portion of the test vector is applied as usual and the normal\\noperation of the sequential circuit is performed for one clock cycle, by setting\\nNormal/Scan = 0. The outputs z1z2    zm are observed. The generated values of\\nY1Y2Y3 are loaded into the ip-ops at this time.\\n\\nThe select input is changed to Normal/Scan = 1, and the contents of the\\nip-ops are scanned out during the next three clock cycles, which makes the\\n11.6\\nTesting of Sequential Circuits\\n745\\n0\\n1\\n0\\n1\\n0\\n1\\nCombinational\\ncircuit\\nz1\\nzk\\nw1\\nwn\\ny3\\ny2\\ny1\\nY3\\nY2\\nY1\\nClock\\nScan-in\\nNormal Scan\\n\\nScan-out\\nD\\nQ\\nD\\nQ\\nD\\nQ\\nFigure 11.11\\nScan-path arrangement.\\nY1Y2Y3 portion of the test result observable externally. At the same time, the next\\ntest vector can be scanned in to reduce the total time needed to test the circuit.\\nThe next example shows a specic circuit that is designed for scan-path testing.\\nExample 11.3\\nFigure 8.80 shows a circuit that recognizes a specic input sequence, which was discussed\\nin section 8.9. The circuit can be made easily testable by modifying it for scan path as\\nshown in Figure 11.12. The combinational part, consisting of four AND and two OR gates,\\nis the same in both gures.\\n746\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\n0\\n1\\n0\\n1\\nw\\ny1\\ny2\\nz\\nY1\\nY2\\nResetn\\nScan-out\\nNormal Scan\\n\\nScan-in\\nClock\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nFigure 11.12\\nCircuit for Example 11.3.\\nThe ip-ops can be tested by scanning through them a sequence of 0s and 1s as\\nexplained above. The combinational circuit can be tested by applying test vectors on w,\\ny1, and y2. Let us use the random-testing approach, choosing arbitrarily four test vectors\\nwy1y2 = 001, 110, 100, and 111. To apply the rst test vector, the pattern y1y2 = 01 is\\nscanned into the ip-ops during two clock cycles. Then for one clock cycle, the circuit\\nis made to operate in the normal mode with w = 0. This essentially applies the vector\\nwy1y2 = 001 to the AND-OR circuit. The result of this test should be z = 0, Y1 = 0, and\\nY2 = 0. The value of z can be observed directly. The values of Y1 and Y2 are loaded into the\\nrespective ip-ops, and they are scanned out during the next two clock cycles. As these\\nvalues are being scanned out, the next test pattern y1y2 = 10 can be scanned in. Thus it\\n11.7\\nBuilt-in Self-Test\\n747\\ntakes ve cycles to perform one test, but the last two cycles are overlapped with the second\\ntest. The third and fourth tests are performed in the same way. The total time needed to\\nperform all four tests is 14 clock cycles.\\nThe preceding approach is based on testing a sequential circuit by testing its combina-\\ntional part using the techniques developed in the previous sections. The scan-path facility\\nmakes it also possible to test the sequential circuit by making it go through all transitions\\nspecied in the state table. The circuit can be placed into a given state simply by scanning\\ninto the ip-ops the valuation of the state variables that denotes this state. The result of\\nthe transition can be checked by observing the primary outputs and by scanning out the\\nvaluation that presents the destination state. We leave it to the reader to develop the details\\nof this approach (see problem 11.16).\\nOne limitation of the scan-path technique is that it does not work well if the asyn-\\nchronous preset and reset features of the ip-ops are used during normal operation. We\\nhave already suggested that it is better to use synchronous preset and reset. If the designer\\nwishes to use the asynchronous preset and reset capability, then a testable circuit can be\\ndesigned using techniques such as the level-sensitive scan design [1, 9]. The reader can\\nconsult the references for a description of this technique.\\n11.7\\nBuilt-in Self-Test\\nUntil now we have assumed that testing of logic circuits is done by externally applying the\\ntest inputs and comparing the results with the expected behavior of the circuit. This requires\\nconnecting external equipment to the circuit under test. An interesting question is whether\\nit is possible to incorporate the testing capability within the circuit itself so that no external\\nequipment is needed. Such built-in capability would allow the circuit to be self-testable.\\nThis section presents a scheme that provides the built-in self-test (BIST) capability.\\nFigure 11.13 shows a possible BIST arrangement in which a test vector generator\\nproduces the test vectors that must be applied to the circuit under test. In section 11.5\\nwe explained that randomly chosen test vectors give good results, with the fault coverage\\ndepending on the number of tests performed. For each test vector applied to the circuit, it is\\nx0\\nTest\\nvector\\ngenerator\\nCircuit\\nunder\\ntest\\nTest\\nresult\\ncompressor\\nSignature\\nxn\\n1\\n\\np0\\npm\\n1\\n\\nFigure 11.13\\nThe testing arrangement.\\n748\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nnecessary to determine the required response of the circuit. The response of a good circuit\\nmay be determined using the simulator tool of a CAD system. The expected responses to\\nthe applied tests must be stored on the chip so that a comparison can be made when the\\ncircuit is being tested.\\nA practical approach for generating the test vectors on-chip is to use pseudorandom\\ntests, which have the same characteristics as random tests but are produced deterministically\\nand can be repeated at will. The generator for pseudorandom tests is easily constructed\\nusing a feedback shift-register circuit. A small example of a possible generator is given in\\nFigure 11.14. A four-bit shift register, with the signals from the rst and fourth stages fed\\nback through an XOR gate, generates 15 different patterns during successive clock cycles.\\nIf the shift register is set at the beginning to x3x2x1x0 = 1000, then the generated patterns\\nare as shown in part (b) of the gure. Observe that the pattern 0000 cannot be used, because\\nthe circuit would be locked in this pattern indenitely.\\nThe circuit in Figure 11.14 is representative of a class of circuits known as linear\\nfeedback shift registers (LFSRs). Using feedback from the various stages of an n-bit shift\\nx3\\nx2\\nx1\\nx0\\nClock\\nf\\nPRBS\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\n(a) Circuit\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\n0\\n0\\n1\\n1\\n(b) Generated sequence\\nFigure 11.14\\nPseudorandom binary sequence generator (PRBSG).\\n11.7\\nBuilt-in Self-Test\\n749\\nregister, connected to the rst stage by means of XOR gates, it is possible to generate a\\nsequence of 2n  1 patterns that have the characteristics of randomly generated numbers.\\nSuch circuits are used extensively in error-correcting codes. The theory of operation of these\\ncircuits is presented in a number of books [13, 10]. Atable of the feedback connections for\\nvarious values of n, which generate a maximum-length pseudorandom sequence, is given\\nin Peterson and Weldon [11].\\nThe pseudorandom binary sequence generator (PRBSG) gives a simple method of\\ngenerating tests. The required response of the circuit under test can be determined by using\\nthe simulator tool of the CAD system. The remaining question is how to check whether\\nthe circuit indeed produces the required response. It is not attractive to have to store a\\nlarge number of responses to the tests on a chip that also includes the main circuit. A\\npractical solution is to compress the results of the tests into a single pattern. This can\\nbe done using an LFSR circuit.\\nInstead of just providing the feedback signals as the\\ninput, a compressor circuit includes the output signals produced by the circuit under test.\\nFigure 11.15 shows a single-input compressor circuit (SIC), which uses the same feedback\\nconnections as the PRBSG of Figure 11.14. The input p is the output of a circuit under test.\\nAfter applying a number of test vectors, the resulting values of p drive the SIC and, coupled\\nwith the LFSR functionality, produce a four-bit pattern. The pattern generated by the SIC\\nis called a signature of the tested circuit for the given sequence of tests. The signature\\nrepresents a single pattern that may be interpreted as a result of all the applied tests. It can\\nbe compared against a predetermined pattern to see if the tested circuit is working properly.\\nStoring a single n-bit pattern for comparison purposes presents only a small overhead. The\\nrandomizing nature of the compressor circuits based on LFSRs provides a good coverage\\nof patterns that may result from a faulty circuit [12].\\nIf the circuit under test has more than one output, then an LSFR with multiple inputs\\ncan be used. Figure 11.16 illustrates how four inputs, p0 through p3, can be added to the\\nbasic circuit of Figure 11.14. Again the four-bit signature provides a good mechanism for\\ndistinguishing among different sequences of four-bit patterns that may appear on the inputs\\nof this multiple-input compressor circuit (MIC).\\np\\nClock\\nSignature\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nFigure 11.15\\nSingle-input compressor circuit (SIC).\\n750\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nClock\\nSignature\\np3\\np2\\np1\\np0\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nFigure 11.16\\nMultiple-input compressor circuit (MIC).\\nA complete BIST scheme for a sequential circuit may be implemented as indicated in\\nFigure 11.17. The scan-path approach is used to provide a testable circuit. The test patterns\\nthat would normally be applied on the primary inputs W = w1w2    wn are generated\\ninternally as the patterns on X = x1x2    xn. Multiplexers are needed to allow switching\\nfrom W to X , as inputs to the combinational circuit. A pseudorandom binary sequence\\nCombinational\\ncircuit\\nW\\nFlip-flops\\nand\\nmultiplexers\\nSIC\\nMIC\\nX\\n0\\n1\\nNormal Test\\n\\ny\\nY\\nZ-signature\\nY-signature\\nScan-out\\nScan-in\\nZ\\nPRBSG-X\\nPRBSG-y\\nFigure 11.17\\nBIST in a sequential circuit.\\n11.7\\nBuilt-in Self-Test\\n751\\ngenerator, PRBSG-X , generates the test patterns for X . The portion of the tests applied\\nvia the next-state signals, y, is generated by the second PRBS generator, PRBSG-y. These\\npatterns are scanned into the ip-ops as explained in section 11.6.\\nThe test outputs are compressed using the two compressor circuits. The patterns on\\nthe primary outputs, Z = z1z2    zm, are compressed using the MIC circuit, and those\\non the next-state wires Y = Y1Y2    Yk, by the SIC circuit. These circuits produce the\\nZ-signature and Y-signature, respectively. The testing procedure is the same as given in\\nExample 11.3 except that the comparison with the test result that a good circuit is supposed\\nto give is done only once; at the end of the testing process the two signatures are com-\\npared with the stored patterns. Figure 11.17 does not show the circuitry needed to store\\nthese patterns and perform the comparison. Instead of storing the signature patterns of the\\nrequired results as a part of the designed circuit, it is possible to shift out the contents of\\nMIC and SIC shift registers onto two output pins and to perform the necessary compari-\\nson with the expected signatures externally. Note that using signature testing in this way\\nreduces the testing time signicantly, compared to the time it would take to test the circuit\\nby scanning out the results of individual tests and comparing them with predetermined\\npatterns.\\nThe effectiveness of the BIST approach depends on the length of the LFSR generator\\nand compressor circuits. Longer shift registers give better results [13]. One reason for\\nfailing to detect that the circuit under test may be faulty is that the pseudorandomly generated\\ntests do not have perfect coverage of all possible faults. Another reason is that a signature\\ngenerated by compressing the outputs of a faulty circuit may coincidentally end up being\\nthe same as the signature of the good circuit. This can occur because the compression\\nprocess results in a loss of some information, such that two distinct output patterns may be\\ncompressed into the same signature. This is known as the aliasing problem.\\n11.7.1\\nBuilt-in Logic Block Observer\\nThe essence of BISTis to have internal capability for generation of tests and for compression\\nof the results. Instead of using separate circuits for these two functions, it is possible to\\ndesign a single circuit that serves both purposes. Figure 11.18 shows the structure of a\\npossible circuit, known as the built-in logic block observer (BILBO) [14]. This four-bit\\ncircuit has the same feedback connections as the circuit of Figure 11.14.\\nThe BILBO circuit has four modes of operation, which are controlled by the mode bits,\\nM1 and M2. The modes are as follows:\\n\\nM1M2 = 11Normalsystemmodeinwhichallip-opsareindependentlycontrolled\\nby the signals on inputs p0 through p3. In this mode each ip-op may be used to\\nimplement a state variable of a nite state machine by using p0 to p3 as y0 to y3.\\n\\nM1M2 = 00  Shift-register mode in which the ip-ops are connected into a shift\\nregister. This mode allows test vectors to be scanned in, and the results of applied tests\\nto be scanned out, if the control input G/S is equal to 1. If G/S = 0, then the circuit\\nacts as the PRBS generator.\\n\\nM1M2 = 10  Signature mode in which a series of patterns applied on inputs p0\\nthrough p3 are compressed into a signature available as a pattern on q0 through q3.\\n\\nM1M2 = 01  Reset mode in which all ip-ops are reset to 0.\\n752\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\nD\\nQ\\nQ\\n0\\n1\\nM2\\nM1\\nSin\\nG S\\n\\nClock\\np2\\np3\\np0\\np1\\nq2\\nq3\\nq0\\nq1\\nSout\\nFigure 11.18\\nA four-bit built-in logic block observer (BILBO).\\n11.7\\nBuilt-in Self-Test\\n753\\nAn efcient way of using BILBO circuits is presented in Figure 11.19. A combinational\\ncircuit can be tested by partitioning it into two (or more) parts. A BILBO circuit is used to\\nprovide inputs to one part and to accept outputs from the other part. The testing process\\ninvolves a two-phase approach. First, BILBO1 is used as a PRBS generator that provides\\ntest patterns for combinational network 1 (CN1).\\nDuring this time BILBO2 acts as a\\ncompressor and produces a signature for the test. The signature is shifted out by placing\\nBILBO2 into the shift-register mode. Next, the roles of BILBO1 and BILBO2 are reversed,\\nand the process is repeated to test CN2.\\nThe detailed steps in the testing process are\\n1.\\nScan the initial test pattern into BILBO1 and reset all ip-ops in BILBO2.\\n2.\\nUse BILBO1 as the PRBS generator for a given number of clock cycles and use\\nBILBO2 to produce a signature.\\n3.\\nScan out the contents of BILBO2 and externally compare the signature; then scan\\ninto it the initial test pattern for testing CN2. Reset the ip-ops in BILBO1.\\n4.\\nUse BILBO2 as the PRBS generator for a given number of clock cycles and use\\nBILBO1 to produce a signature.\\n5.\\nScan out the signature in BILBO1 and externally compare it with the required pattern.\\nThe BILBO circuits are used in this way for testing purposes. At other times the normal\\nsystem mode is used.\\n11.7.2\\nSignature Analysis\\nWe have explained the use of signatures in the context of implementing an efcient built-\\nin testing mechanism. The main idea of compressing a long sequence of test results into\\na single signature was originally developed as the basis for an instrument manufactured\\nby Hewlett-Packard in the 1970s, known as the Signature Analyzer [15]. Thus the name\\nsignature analysis was coined to refer to the testing schemes that use signatures to represent\\nthe results of applied tests.\\nCombinational\\nnetwork\\nScan-out\\nScan-in\\nBILBO1\\nCN1\\nBILBO2\\nCombinational\\nnetwork\\nCN2\\nFigure 11.19\\nUsing BILBO circuits for testing.\\n754\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\nSignature analysis is particularly suitable for digital systems that naturally include\\nan ability to generate the desired test patterns. Such is the case with computer systems in\\nwhich various parts of the system can be stimulated by test patterns produced under software\\ncontrol.\\n11.7.3\\nBoundary Scan\\nThe testing techniques discussed in the previous sections are equally applicable to circuits\\nthat are implemented on single chips or on printed circuit boards that contain a number of\\nchips. A circuit can be tested only if it is possible to apply the tests to it and observe the\\noutputs produced. This involves having access to the primary inputs and outputs.\\nWhen chips are soldered onto a printed circuit board, it often becomes impossible to\\nattach test probes to pins. This hinders the testing process unless some indirect access to the\\npins is provided. The scan-path concept can be extended to the board level to deal with the\\nproblem. Suppose that each primary input or output pin on a chip is connected through a D\\nip-op and that a provision is made for a test mode in which all ip-ops can be connected\\ninto a shift register. Then the test information can be scanned in and scanned out using the\\nshift-register path, via two pins that serve as serial input and output. Connecting the serial\\noutput pin of one chip to the serial input pin of another chip results in the pins of all chips\\nbeing connected into a board-wide shift register for testing purposes. This approach has\\nbecome popular in practice and has been embodied into the IEEE Standard 1149.1 [16].\\n11.8\\nPrinted Circuit Boards\\nDesign and testing techniques presented in this book can be applied to any logic circuit,\\nwhether the circuit is realized on a single chip or its implementation involves a number\\nof chips placed on a printed circuit board (PCB). In this section we discuss some practical\\nissues that arise when one or more circuits that form a larger digital system are implemented\\non a PCB.\\nAtypical PCB contains multiple layers of wiring. When the board is manufactured, the\\nwiring pattern on each layer is generated. The layers are separated by insulating material\\nand pressed together in sandwichlike fashion to form the board. Connections between\\ndifferent wiring levels are made through holes that are provided for this purpose. Chips\\nand other components are then soldered to the top and possibly to the bottom layers.\\nIn preceding chapters we have discussed in considerable detail the CAD tools used for\\ndesigning circuits that can be implemented on a single chip, such as a PLD. For a multiple-\\nchip implementation, we need a different set of CAD tools to design a PCB that incorporates\\nthe chips and connections needed to realize the complete digital system. Such tools are\\navailable from a number of companies, for example, Cadence Design Systems and Mentor\\nGraphics. These tools can automatically determine where each chip should be placed on\\nthe PCB, but the designer can also specify the location of particular chips. This is called\\nthe placement process. Given a specic placement of chips and other components (such\\nas connectors and capacitors), the tools generate a layout for each layer of wiring traces\\nthat provide the required connections on the board. This process is referred to as routing.\\n11.8\\nPrinted Circuit Boards\\n755\\nAgain the designer can intervene and manually route some connections. However, since\\nthe number of connections can be in the tens of thousands, it is crucial to obtain a good\\nautomated solution.\\nIn addition to the design issues discussed in the previous chapters, a large circuit\\nimplemented on a PCB is subject to some other constraints. Signals on the wiring traces\\nmay be affected by noise problems caused by crosstalk, spikes in the power supply voltage,\\nand reections from the end points of long traces.\\nCrosstalk\\nTwo closely spaced wires that run parallel to each other are capacitively coupled, and\\na pulse on one wire can induce a similar (but usually much smaller) pulse on the adjoining\\nwire. This is referred to as crosstalk. Its existence is undesirable because it contributes to\\nnoise problems.\\nWhen drawing timing diagrams, we usually draw ideal waveforms with sharp edges,\\nwhich have well-dened voltage levels for the logic values 0 and 1. In an actual circuit the\\ncorresponding signals may depart signicantly from the desired behavior. As explained in\\nsection 3.8.4, noise in a circuit can affect voltage levels, which can be troublesome. For\\nexample, if at some point in time the noise diminishes the value of a signal that should be\\nat logic 1 to a level where this signal is interpreted by the next gate as being logic 0, then a\\nmalfunction in the circuit is likely to occur. Since the noise effects tend to be random, they\\nare often difcult to detect.\\nTo minimize crosstalk, it is prudent to avoid having long wires running parallel in close\\nproximity to each other. This may be difcult to achieve because of limited space on a PCB\\nand the need to provide a large number of wires. Using additional layers (planes) of wiring\\nhelps in coping with crosstalk problems.\\nPower Supply Noise\\nWhen a CMOS circuit changes its state, there is a momentary ow of current in the\\ncircuit, which is manifested as a current pulse on the power supply (VDD and Ground) wires.\\nSince a wiring trace on a PCB has a small line inductance, such a current pulse causes a\\nvoltage spike (short pulse) on these lines. The cumulative effect of such voltage spikes can\\ncause a malfunction of the circuit.\\nThe induced voltage spikes can be reduced signicantly by connecting a small capacitor\\nbetween the VDD and Ground wires, in close proximity to the chip that causes the spikes\\nto occur. Since these spikes have the characteristic of a very high frequency signal, the\\npath through the capacitor is essentially a short circuit for them. Thus the voltage spikes\\nbypass the power supply lines and do not affect other chips connected to the same lines.\\nSuch capacitors are called bypass capacitors. They do not affect the DC voltage on the\\npower supply lines.\\nLarge chips, such as PLDs, often require more than one VDD and Ground connection.\\nIn this case it is advisable to use one bypass capacitor for each pair of VDD and Ground\\npins on the chip. For example, with PLDs the manufacturers recommend using a 0.2 F\\ncapacitor for each such pair of pins, placed as close as possible to the PLD chip.\\nReections and Terminations\\nWiring traces on a PCB act as simple wires in circuits when the clock frequency is\\nlow. However, at higher clock frequencies it becomes necessary to worry about so-called\\n756\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\ntransmission-line effects. When a signal propagates along a long wire, it is attenuated due\\nto the small resistance of the wire, it picks up crosstalk that manifests itself as noise, and it\\nmay be reected when it reaches the end of the wire. The reection causes a problem if its\\neffect does not die down before the next active clock edge. The discussion of transmission-\\nline effects is beyond the scope of this book. We will only mention that the reection of\\nsignals can be prevented by placing a suitable termination component on the line. This\\ntermination can be as simple as a resistor whose resistance matches the apparent resistance\\nof the line, known as the characteristic impedance of the line. Other forms of termination\\nare also possible. For details of such schemes, the reader may consult other references\\n[1718].\\n11.8.1\\nTesting of PCBs\\nThe manufactured PCB has to be tested thoroughly. Flaws in the manufacturing process\\nmay cause some connections to be broken and others to be shorted by a solder blob that\\ntouches two adjacent wires. There may be problems caused by design errors that were not\\ndiscovered during the design process. Finally, some chips and other components on the\\nPCB may be defective.\\nPower Up\\nThe rst step is to turn on the power supply. In the worst case this may cause some\\nchip to be destroyed because of a fatal short-circuit condition (in an extreme case a chip\\npackage may actually blow apart). Assuming that this is not the case, it is essential to check\\nif any of the chips is becoming inordinately hot. Overheating is a symptom of a serious\\nproblem that must be corrected.\\nIt is also necessary to check that the power and ground connections are properly made\\non each chip and that the voltage level is as specied.\\nReset\\nThe next step is to reset all circuitry on the PCB to reach a predetermined starting\\npoint. This typically implies resetting the ip-ops, which is usually achieved by asserting\\na common reset line. It is important to verify that the starting state is correctly established.\\nLow-Level Functional Testing\\nSince practical circuits can be extremely complex, it is prudent to test the basic func-\\ntionality rst. A key test is to verify that the control signals are working correctly.\\nUsing the divide-and-conquer approach, simple functions are tested rst, followed by\\nthe more complex ones.\\nFull Functional Testing\\nHaving veried the operation of smaller subcircuits, it is necessary to test the func-\\ntionality of the entire system on the PCB. The number of errors often depends on the\\nthoroughness of the simulation done during the design process. In general, it is difcult\\nto simulate large digital systems fully, so some errors are likely to be found on the PCB.\\nTypical errors are due to\\n11.8\\nPrinted Circuit Boards\\n757\\n\\nManufacturing errors, such as wrong wiring traces, blown components, or incorrect\\npower supply voltage.\\n\\nIncorrect specications.\\n\\nDesigners misinterpretation of information on the data sheets that describe some chips.\\n\\nIncorrect information on the data sheets provided by the chip manufacturer.\\nAs mentioned earlier, PCBs contain multiple layers of wiring. Each layer may have several\\nthousands of wires in it. Finding and xing errors can be a difcult and time-consuming\\ntask, especially if errors involve wires in internal (as opposed to the top or bottom) wiring\\nlayers.\\nTiming\\nIt is next necessary to verify the timing of the circuit. A good strategy is to start with\\na slow clock. If the circuit works properly, then the clock frequency is gradually increased\\nuntil the required operating frequency is reached.\\nTiming problems arise because of propagation delays through various paths in a circuit.\\nThese delays are caused by the logic gates and the wiring that interconnects them. It is\\nessential to ensure that all data inputs to ip-ops in the circuit are stable before the active\\nedge of the clock signal arrives, as required by the setup time.\\nReliability\\nA digital system is expected to operate reliably for a long time. Its reliability may be\\naffected by several factors, such as timing, noise, and crosstalk problems.\\nThe timing of signals has to provide some safety margin to allow for small changes in\\npropagation delays. If the timing is too tight, then it is likely that the circuit will operate\\ncorrectly for some period of time, but will eventually fail because of a timing error. The\\ntiming of chips may change with temperature, so failures can occur if thermal constraints\\nare not adhered to. Cooling is usually provided by means of fans.\\n11.8.2\\nInstrumentation\\nTesting of circuits implemented in PCBs requires some specialized instruments.\\nOscilloscope\\nThe details of individual signals can be examined using an oscilloscope. This instru-\\nment displays the voltage waveform of a signal, showing the potential problems with respect\\nto propagation delay and noise. The waveform displayed on an oscilloscope shows the ac-\\ntual voltage levels of the signal; it does not depict the simplied view of ideal waveforms\\nthat have perfectly square edges. If the user wants to see only the logic values of a signal\\n(0 or 1), then a different type of instrument called a logic analyzer can be used.\\nLogic Analyzer\\nWhile an oscilloscope allows simultaneous examination of a few signals, a logic an-\\nalyzer allows examination of tens or even hundreds of signals at the same time. It takes\\ninputs from a set of points in the circuit, by means of probes attached to these points, and\\n758\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\ndigitizes and displays the detected signals in the form of waveforms on a screen. Apowerful\\nfeature of the logic analyzer is that it has internal storage capable of recording a sequence\\nof changes in the signals over a substantial period of time. Then any segment of this infor-\\nmation can be displayed as desired by the operator. Typically, it is possible to record a few\\nmilliseconds worth of events, which involves many cycles of a normal digital clock.\\nLooking at the waveforms taken when the circuit under test is working properly is not\\nhelpful in the debugging process. It is essential to see the waveforms generated when a\\nmalfunction takes place. The logic analyzer can be triggered to record a window of events\\nthat occurred before and after the trigger event. The user must specify the trigger event.\\nFor example, suppose that a malfunction is suspected to be caused by two control signals,\\nA and B, being asserted at the same time, even though the design specication requires that\\nthese signals be mutually exclusive. A useful trigger point can then be established as the\\ntime when the AND of A and B has the value 1. Finding suitable trigger events can be\\ndifcult, and the user must rely on intuition and experience.\\nTo use a logic analyzer effectively, it must be possible to connect the probes to some\\nuseful (for testing purposes) points in the circuit. Thus it is important to provide such test\\npoints when a PCB is being designed.\\n11.9\\nConcluding Remarks\\nManufactured products must be tested to ensure that they perform as expected. All of the\\ntechniques discussed in this chapter are relevant for this type of testing. The development\\nof tests and the required responses is based on the assumption that the circuits are designed\\ncorrectly. Thus it is the validity of the physical implementation that is being tested.\\nAnotheraspectoftestingoccursduringthedesignprocess. Thedesignerhastoascertain\\nthat the designed circuit meets the specications. From the testing point of view, this poses\\na signicant problem because there exists no provably good circuit that can be used to\\ngenerate the desired tests. CAD tools are helpful in deriving tests for a designed circuit, but\\nthey cannot determine whether the circuit is indeed what the designer intended to achieve\\nin terms of its functionality. A design error usually results in a circuit that has somewhat\\ndifferent functionality than required by the specication.\\nSmall circuits can be tested fully to verify their functionality. A combinational circuit\\ncan be tested to see if it performs according to its truth table. A sequential circuit can be\\ntested by checking the transitions specied in the state table. This is much easier to do if the\\ncircuit is designed for testability, as explained in section 11.6.1. Large circuits cannot be\\ntested exhaustively, because a vast number of tests would have to be applied. In this case\\nthe designers ingenuity is needed to determine a manageable set of tests that will hopefully\\ndemonstrate the correctness of the circuit.\\nProblems\\n*11.1\\nDerive a table similar to Figure 11.1b for the circuit in Figure P11.1 to show the coverage\\nof the various stuck-at-0 and stuck-at-1 faults by the eight possible tests. Find a minimal\\ntest set for this circuit.\\nProblems\\n759\\nw1\\nw2\\nf\\nw3\\nFigure P11.1\\nCircuit for problem 11.1.\\n11.2\\nRepeat problem 11.1 for the circuit in Figure P11.2.\\nw1\\nw2\\nf\\nw3\\nw4\\nFigure P11.2\\nCircuit for problem 11.2.\\n*11.3\\nDevise a test to distinguish between two circuits that implement the following expressions\\nf = x1x2x3 + x2x3x4 + x1x2x4 + x1x3x4\\ng = (x1 + x2)(x3 + x4)\\n11.4\\nConsider the circuit in Figure P11.3. Sensitize each path in this circuit to obtain a complete\\ntest set that comprises a minimum number of tests.\\nw1\\nw2\\nf\\nw3\\nw4\\nw5\\nFigure P11.3\\nCircuit for problem 11.4.\\n*11.5\\nFor the circuit of Figure 11.4a, show the tests that can detect each of the faults: w1/0, w4/1,\\ng/0, and c/1.\\n760\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\n11.6\\nSuppose that the tests w1w2w3w4 = 0100, 1010, 0011, 1111, and 0110 are chosen randomly\\nto test the circuit in Figure 11.3. What percentage of single faults are detected using these\\ntests?\\n11.7\\nRepeat problem 11.6 for the circuit in Figure 11.4a.\\n11.8\\nRepeat problem 11.6 for the circuit in Figure 11.5.\\n*11.9\\nConsider the circuit in Figure P11.4. Are all single stuck-at-0 and stuck-at-1 faults in this\\ncircuit detectable? If not, explain why.\\nw1\\nw2\\nf\\nw3\\nFigure P11.4\\nCircuit for problem 11.9.\\n11.10\\nProve that in a circuit in which all gates have a fan-out of 1, any set of tests that detects all\\nsingle faults on the input wires detects all single faults in the entire circuit.\\n*11.11\\nThe circuit in Figure P11.5 determines the parity of a four-bit data unit. Derive a minimal\\ntest set that can detect all single stuck-at-0 and stuck-at-1 faults in this circuit. Would your\\ntest set work if the XOR gates are implemented using the circuit in Figure 4.26c? Can your\\nresult be extended to a general case that involves n-bit data units?\\nw1\\nw2\\np\\nw3\\nw4\\nFigure P11.5\\nCircuit for problem 11.11.\\n*11.12\\nDerive a test set that can detect all single faults in the decoder circuit in Figure 6.16c.\\n11.13\\nList all single faults in the circuit in Figure 11.4a that can be detected using each of the tests\\nw1w2w3w4 = 1100, 0010, and 0110.\\nReferences\\n761\\n11.14\\nSensitize each path in the combinational part of the circuit in Figure 11.12 to obtain a\\ncomplete test set that comprises as few tests as possible. Show how your test set can be\\napplied to test this circuit. How many clock cycles are needed to perform the necessary\\ntests?\\n11.15\\nDerive an ASM chart that represents the ow of control needed to test the circuit in Figure\\n11.12.\\n11.16\\nThe circuit in Figure 11.12 provides an easily testable implementation of the FSM in Figure\\n8.81. InExample11.3weshowedhowthiscircuitmaybetestedbytestingthecombinational\\npart using randomly chosen tests. A different approach to testing may be to attempt to\\ndetermine whether the circuit actually realizes the functionality specied in the state table\\nin Figure 8.81b. This can be done by making the circuit go through all transitions given\\nin the state table. For example, after applying the Resetn = 0 signal, the circuit begins in\\nstate A. It must be veried that the circuit is indeed forced into state A by scanning out\\nthe expected valuation y2y1 = 00. Next each transition must be checked. To verify the\\ntransition A  A if w = 0, it is necessary to make the input w equal to 0 and allow the\\nnormal operation to take place for one clock cycle by making Normal/Scan = 0. The value\\nof the output z must be observed. This is followed by scanning out the values of y2 and y1\\nto see if y2y1 = 00. At the same time, the valuation for the next test should be scanned in.\\nIf this test involves verifying that B  A if w = 0, then the valuation y2y1 = 01 is scanned\\nin. This process continues until all transitions have been veried.\\nIndicate in the form of a table the values of the signals Normal/Scan, Scan-in, Scan-out,\\nw, and z, as well as the transition tested, for each clock cycle necessary to perform the\\ncomplete test for this circuit.\\n11.17\\nWrite VHDL code that represents the circuit in Figure 11.12.\\n11.18\\nDerive an ASM chart that describes the control needed to test a digital system that uses the\\nBILBO structure in Figures 11.18 and 11.19.\\nReferences\\n1. A. Miczo, Digital Logic Testing and Simulation (Wiley: New York, 1986).\\n2. P. K. Lala, Practical Digital Logic Design and Testing (Prentice-Hall: Englewood\\nCliffs, NJ, 1996).\\n3. F. H. Hill and G. R. Peterson, Computer Aided Logical Design with Emphasis on\\nVLSI, 4th ed. (Wiley: New York, 1993).\\n4. Y. M. El Ziq, Automatic Test Generation for Stuck-Open Faults in CMOS VLSI,\\nProc. 18th Design Automation Conf., 1981, pp. 34754.\\n5. D. Baschiera and B. Courtois, Testing CMOS: A Challenge, VLSI Design, October\\n1984, pp. 5862.\\n6. P. S. Moritz and L. M. Thorsen, CMOS Circuit Testability, IEEE Journal of Solid\\nState Circuits SC-21 (April 1986), pp. 3069.\\n762\\nC H A P T E R\\n11\\n\\nTesting of Logic Circuits\\n7. J. P. Roth et al., Programmed Algorithms to Compute Tests to Detect and\\nDistinguish Between Failures in Logic Circuits, IEEE Transactions on Computers\\nEC-16, no. 5, (October 1967), pp. 56780.\\n8. J. Abraham and V. K. Agarwal, Test Generation for Digital Systems, in D. K.\\nPradhan, Fault-Tolerant Computing, vol. 1, (Prentice-Hall: Englewood Cliffs, NJ,\\n1986).\\n9. T. W. Williams and K. P. Parker, Design for Testabilitya Survey, IEEE\\nTransactions on Computers C-31 (January 1982), pp. 215.\\n10. V. P. Nelson, H. T. Nagle, B. D. Carroll, and J. D. Irwin, Digital Logic Circuit\\nAnalysis and Design (Prentice-Hall: Englewood Cliffs, NJ, 1995).\\n11. W. W. Peterson and E. J. Weldon Jr., Error-Correcting Codes, 2nd ed. (MIT Press:\\nBoston, MA, 1972).\\n12. J. E. Smith, Measures of Effectiveness of Fault Signature Analysis, IEEE\\nTransactions on Computers C-29, no. 7 (June 1980), pp. 5104.\\n13. R. David, Testing by Feedback Shift Register, IEEE Transactions on Computers\\nC-29, no. 7 (July 1980), pp. 66873.\\n14. B. Koenemann, J. Mucha, and G. Zwiehoff, Built-In Logic Block Observation\\nTechniques, Proceedings 1977 Test Conference, IEEE Pub. 79CH1609-9C, October\\n1979, pp. 3741.\\n15. A. Y. Chan, Easy-to-Use Signature Analyzer Accurately Troubleshoots Complex\\nLogic Circuits, Hewlett-Packard Journal, May 1997, pp. 914.\\n16. Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1, May 1990.\\n17. High-Speed Board Designs, Application Note 75, Altera Corporation, January 1998.\\n18. L. Y. Levesque, High-Speed Interconnection Techniques, Technical Report, Texas\\nInstruments Inc., 1994.\\n763\\nc h a p t e r\\n12\\nComputer Aided Design Tools\\nChapter Objectives\\nIn this chapter you will learn how CAD tools can be used to design\\nand implement a logic circuit. The discussion deals with the synthesis\\nand physical design stages in a typical CAD system, including\\n\\nNetlist extraction\\n\\nTechnology mapping\\n\\nPlacement\\n\\nRouting\\n\\nStatic timing analysis\\n764\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nWe introduced CAD tools in section 2.9, and have discussed them briey in other chapters. The word tool\\nin this context means a software program that allows a user to perform a particular task. In this chapter we\\ndescribe some of the tools in a typical CAD system in more detail, by showing how a small design example\\nis processed and optimized as it passes through different stages in the CAD ow.\\n12.1\\nSynthesis\\nFigure 12.1, which is reproduced from Figure 2.29, gives an overview of a CAD system. A\\ndescription of the desired circuit is prepared, usually in the form of a hardware description\\nlanguage like VHDL. The VHDL code is then processed by the synthesis stage of the CAD\\nsystem. Synthesis is the process of generating a logic circuit from the users specication.\\nFigure 12.2 shows three typical phases that are found in the synthesis process.\\n12.1.1\\nNetlist Generation\\nThe netlist generation phase checks the syntax of the code, and reports any errors such as\\nundened signals, missing parentheses, and wrong keywords. Once all errors are xed a\\ncircuit netlist is generated as determined by the semantics of the VHDL code. The netlist\\nuses logic expressions to describe the circuit, and includes components such as adders,\\nip-ops, and nite state machines.\\n12.1.2\\nGate Optimization\\nThe next phase is gate optimization, which performs the kinds of logic optimizations de-\\nscribed in Chapter 4. These optimizations manipulate the netlist to obtain an equivalent,\\nbut better circuit according to the optimization goals. As we said in section 2.9.2, the mea-\\nsurement of what makes one circuit better than another may be based on the cost of the\\ncircuit, its speed of operation, or a combination of both.\\nAs an example of results produced by the synthesis phases discussed so far, consider\\nthe VHDL code for the addersubtractor entity in Figure 12.3, which species a circuit that\\ncan add or subtract n-bit numbers and accumulate the result in a register. From this code\\nthe synthesis tool produces a netlist that corresponds to the circuit in Figure 12.4. The input\\nnumbers, A = a0, . . . , an1 and B = b0, . . . , bn1, are placed into registers Areg and Breg\\nprior to being used in addition or subtraction operations. These registers synchronize the\\noperation of the circuit if A and B are externally provided asynchronous inputs. The control\\ninput Sel determines the mode of operation. If Sel = 0, then A is selected as an input to\\nthe adder; if Sel = 1, then the result register Zreg is selected. The control input AddSub\\ndetermines whether the operation is addition or subtraction. The ip-ops in Figure 12.4 for\\nregisters A, B, Sel, AddSub, and Overow are inferred from the code at the bottom of Figure\\n12.3a. Multiplexers are produced from the mux2to1 entity in Figure 12.3b, and an adder\\nis generated from the adderk entity in Figure 12.3c. The exclusive-OR gates connected to\\n12.1\\nSynthesis\\n765\\nDesign conception\\nVHDL\\nSchematic capture\\nDESIGN ENTRY\\nDesign correct?\\nFunctional simulation\\nNo\\nYes\\nSynthesis\\nTiming requirements met?\\nPhysical design\\nTiming simulation\\nChip configuration\\nYes\\nNo\\nFigure 12.1\\nA typical CAD system.\\n766\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nNetlist Generation\\nGate Optimization\\nSynthesis\\nTechnology Mapping\\nFigure 12.2\\nThe stages included in a synthesis tool.\\nregister B, and the XOR function for the Overow output are generated from the code at\\nthe end of the addersubtractor entity.\\n12.1.3\\nTechnology Mapping\\nThe nal phase of synthesis is technology mapping. This phase determines how each com-\\nponent in the netlist can be realized in the resources available in the target chip. To see the\\nresults of technology mapping assume that we have selected an FPGAfor implementation of\\nour example circuit. We showed in section 3.6.5 that an FPGA contains a two-dimensional\\narray of logic blocks. Figure 3.38 gives a diagram of a simple logic block that contains\\na three-input lookup table (LUT) and a ip-op. The block has one output, which can be\\nselected from either the LUT or the ip-op.\\nA more exible logic block is depicted in Figure 12.5a. It contains a four-input LUT\\nand a ip-op, and has two outputs. A multiplexer is provided to allow loading of the\\nip-op from the LUT or directly from input In3. Another multiplexer allows the stored\\nvalue in the ip-op to be fed back to one input of the LUT. There are a number of different\\nways, or modes, in which this logic block can be used. The most straightforward choice is\\nto implement a function of up to four inputs in the LUT, and store this functions value in\\nthe ip-op; both the LUT and ip-op can provide outputs from the logic block. Parts b\\nto e of the gure illustrate four other modes of using the block. In parts b and c only the\\nLUT or the ip-op is used, but not both. In part d only the LUT provides an output of the\\nlogic block, and one of the LUTs inputs is connected to the ip-op.\\n12.1\\nSynthesis\\n767\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY addersubtractor IS\\nGENERIC ( n : INTEGER : 16 ) ;\\nPORT ( A, B\\n: IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nClock, Reset, Sel, AddSub : IN\\nSTD LOGIC ;\\nZ\\n: BUFFER STD LOGIC VECTOR(n\\n\\n\\n\\n\\n\\n1 DOWNTO 0) ;\\nOverflow\\n: OUT\\nSTD LOGIC ) ;\\nEND addersubtractor ;\\nARCHITECTURE Behavior OF addersubtractor IS\\nSIGNAL G, H, M, Areg, Breg, Zreg, AddSubR n : STD LOGIC VECTOR(n   1 DOWNTO 0) ;\\nSIGNAL SelR, AddSubR, carryout, over flow : STD LOGIC ;\\nCOMPONENT mux2to1\\nGENERIC ( k : INTEGER : 8 ) ;\\nPORT ( V, W : IN\\nSTD LOGIC VECTOR(k   1 DOWNTO 0) ;\\nSel\\n: IN\\nSTD LOGIC ;\\nF\\n: OUT STD LOGIC VECTOR(k   1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nCOMPONENT adderk\\nGENERIC ( k : INTEGER : 8 ) ;\\nPORT ( carryin\\n: IN\\nSTD LOGIC ;\\nX, Y\\n: IN\\nSTD LOGIC VECTOR(k   1 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(k   1 DOWNTO 0) ;\\ncarryout : OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nBEGIN\\nPROCESS ( Reset, Clock )\\nBEGIN\\nIF Reset  1 THEN\\nAreg < (OTHERS > 0); Breg < (OTHERS > 0);\\nZreg < (OTHERS > 0); SelR < 0; AddSubR < 0; Overflow < 0;\\nELSIF ClockEVENT AND Clock  1 THEN\\nAreg < A; Breg < B; Zreg < M;\\nSelR < Sel; AddSubR < AddSub; Overflow < over flow;\\nEND IF ;\\nEND PROCESS ;\\ncontinued in Part b\\nFigure 12.3\\nVHDL code for an accumulator circuit (Part a).\\nIn Chapter 5 we said that FPGAs often contain dedicated circuitry for implementation\\nof fast adder circuits. Figure 12.5e shows one way in which such circuitry can be realized.\\nThe LUT is used in two halves, where one half produces the sum function of three LUT\\ninputs and the other half produces the carry function of these inputs (recall from section\\n3.6.5 that a four-input LUT is built by using two three-input LUTs). The sum function can\\nprovide an output of the block or be stored in the ip-op, and the carry function provides a\\nspecial output signal. This carry output connects directly to a neighboring logic block that\\nuses it as a carry input. This block in turn generates the next stage of carry output, and so\\n768\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nnbit adder: adderk\\nGENERIC MAP ( k > n )\\nPORT MAP ( AddSubR, G, H, M, carryout ) ;\\nmultiplexer: mux2to1\\nGENERIC MAP ( k > n )\\nPORT MAP ( Areg, Z, SelR, G ) ;\\nAddSubR n < (OTHERS > AddSubR) ;\\nH < Breg XOR AddSubR n ;\\nover flow < carryout XOR G(n1) XOR H(n1) XOR M(n1) ;\\nZ < Zreg ;\\nEND Behavior;\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mux2to1 IS\\nGENERIC ( k : INTEGER : 8 ) ;\\nPORT ( V, W : IN\\nSTD LOGIC VECTOR(k1 DOWNTO 0) ;\\nSel\\n: IN\\nSTD LOGIC ;\\nF\\n: OUT STD LOGIC VECTOR(k1 DOWNTO 0) ) ;\\nEND mux2to1 ;\\nARCHITECTURE Behavior OF mux2to1 IS\\nBEGIN\\nPROCESS ( V, W, Sel)\\nBEGIN\\nIF Sel  0 THEN\\nF < V ;\\nELSE\\nF < W ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\ncontinued in Part c\\nFigure 12.3\\nVHDL code for an accumulator circuit (Part b).\\non. In this way, direct connections between neighboring logic blocks are used to form fast\\ncarry chains.\\nFigure 12.6 shows a part of the results of technology mapping for the netlist generated\\nfor Figure 12.4. Each logic block is highlighted with a blue square, and has a label on the\\nlower left corner that indicates which mode in Figure 12.5 is being used. The gure shows\\nbit h0 from Figure 12.4, which is produced by a logic block in mode d. This block uses\\na ip-op to store the value of primary input b0, and implements an XOR function in its\\nLUT, which is needed in subtraction operations to complement the number B. One input of\\nthe XOR is provided by the logic block in mode c that stores in a ip-op the value of the\\nAddSub input. This ip-op also drives 15 other logic blocks that implement h1, . . . , h15,\\nbut these blocks are not shown in the gure.\\n12.1\\nSynthesis\\n769\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY adderk IS\\nGENERIC ( k : INTEGER : 8 ) ;\\nPORT ( carryin : IN\\nSTD LOGIC ;\\nX, Y\\n: IN\\nSTD LOGIC VECTOR(k1 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(k1 DOWNTO 0) ;\\ncarryout : OUT STD LOGIC ) ;\\nEND adderk ;\\nARCHITECTURE Behavior OF adderk IS\\nSIGNAL Sum : STD LOGIC VECTOR(k DOWNTO 0) ;\\nBEGIN\\nSum < (0 & X) + Y + carryin ;\\nS < Sum(k1 DOWNTO 0) ;\\ncarryout < Sum(k) ;\\nEND Behavior ;\\nFigure 12.3\\nVHDL code for an accumulator circuit (Part c).\\nThe AddSub ip-op is connected to the carry-in of the rst logic block in the adder.\\nThis block uses mode e to produce sum and carry outputs. The sum is stored in a ip-op\\nthat produces z0, and the carry feeds the next stage of the adder. The gure shows the carry\\nfunction in the form\\nc1 = (c0  h0)  h0 + (c0  h0)  g0\\nThis expression is functionally equivalent to the one used in Chapter 5, which has the form\\nc1 = c0h0 + c0g0 + h0g0, but it represents more closely how the carry chain is built in an\\nFPGA. The last logic block of the adder in Figure 12.6 does not use its ip-op, because\\nthe sum output has to be connected directly to the logic block that implements the Overow\\nsignal. The sum output cannot be provided from both the combinational and registered\\noutputs concurrently, so a separate logic block in mode c is needed for the z15 signal.\\nFigure 12.6 shows only a few of the logic blocks that a technology mapping tool would\\ncreate for implementing our circuit. In general, there are many different ways in which\\ntechnology mapping can be done, and each method will lead to equivalent, but different\\ncircuits. The reader can consult references [13] for a detailed discussion of technology\\nmapping approaches.\\n770\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nm0\\nmn\\n1\\n\\na0\\nan\\n1\\n\\nn-bit adder\\nn-bit register\\nF/F\\nn-bit register\\nF/F\\nareg0\\naregn\\n1\\n\\nn-bit register\\nz0\\nzn\\n1\\n\\ng0\\ngn\\n1\\n\\nn-bit 2-to-1 MUX\\nA =\\nG =\\nM =\\nZ =\\nAreg =\\nbreg0\\nbregn\\n1\\n\\nBreg =\\nSelR\\ncarryin\\nb0\\nbn\\n1\\n\\nB =\\nh0\\nhn\\n1\\n\\nH =\\nSel\\nAddSub\\nhn\\n1\\n\\ncarryout\\nF/F\\nOverflow\\nAddSubR\\nZreg\\nzreg0\\nzregn\\n1\\n\\nZreg =\\nover_flow\\nFigure 12.4\\nCircuit specied by the code in Figure 12.3.\\n12.2\\nPhysical Design\\nThe next stages following synthesis in Figure 12.1 are functional simulation and physical\\ndesign. As we said in section 2.9, functional simulation involves applying test patterns to\\nthe synthesized netlist and checking to see if it produces the correct outputs. The simulation\\nassumes that there are no propagation delays in the circuit, because the intent is to evaluate\\n12.2\\nPhysical Design\\n771\\nIn1\\nIn2\\nIn3\\nLUT\\nIn4\\n(a) An FPGA logic element.\\n(b) Combinational mode\\n(c) Synchronous mode\\n(d) Synchronous feedback mode\\n(e) Arithmetic (synchronous) mode\\nD\\nQ\\nOut1\\nOut2\\nFigure 12.5\\nDifferent modes of an FPGA logic block.\\nthe basic functionality rather than timing. The netlist used by a functional simulator could\\nbe either the version before technology mapping, or after. An example of performing\\nfunctional simulation using the software included with the book is provided in Appendix\\nB, and we will not discuss it further here.\\nOnce the netlist produced by synthesis is functionally correct, the physical design\\nstage can be performed. This stage determines exactly how the synthesized netlist will be\\nimplemented in the target chip. As illustrated in Figure 12.7, three phases are involved:\\nplacement, routing, and static timing analysis.\\n772\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\n0\\n1\\nz0\\nh0\\n0\\n1\\nz1\\nh1\\ng1\\n0\\n1\\nz15\\nh15\\ng15\\nAddSub\\nOverow\\nb0\\n(d)\\n(e)\\n(c)\\n(e)\\n(e)\\n(c)\\nc0\\nc1\\nc15\\ng0\\n(a)\\nFigure 12.6\\nA part of the circuit in Figure 12.4 after technology mapping.\\n12.2\\nPhysical Design\\n773\\nPlacement\\nRouting\\nPhysical Design\\nStatic Timing Analysis\\nFigure 12.7\\nPhases in physical design.\\n12.2.1\\nPlacement\\nThe placement phase chooses a location on the target device for each logic block in the\\ntechnology-mapped netlist. An example of a placement result is given in Figure 12.8. It\\nshows an array of logic blocks in a small portion of an FPGA chip. The white squares\\nrepresent unoccupied blocks and the grey squares show the placement of blocks that imple-\\nment the circuit of Figure 12.4. There is a total of 53 logic blocks in this circuit, including\\nthe ones shown in Figure 12.6. Also shown in Figure 12.8 is the placement of some of the\\nprimary inputs to the circuit, which are assigned to pins around the chip periphery.\\nTo nd a good placement solution a number of different locations have to be considered\\nfor each logic block. For a large circuit, which may contain tens of thousands of blocks,\\nthis is a hard problem to solve. To appreciate the complexity involved, consider how many\\ndifferent placement solutions are possible for a given circuit. Assume that the circuit has\\nN logic blocks, and it is to be placed in an FPGA that also contains exactly N blocks. A\\nplacement tool has N choices for the location of the rst block that it selects. Their remain\\nN  1 choices for the second block, N  2 choices for the third, and so on. Multiplying\\nthese choices gives a total of (N)(N  1)    (1) = N! possible placement solutions. For\\neven moderate values, N! is a huge number, which means that heuristic techniques must be\\nused to nd a good solution while considering only a small fraction of the total number of\\nchoices. Atypical commercial placement tool operates by constructing an initial placement\\nconguration and then moving logic blocks to different locations in an iterative manner.\\nFor each iteration the quality of the solution is assessed by using metrics that estimate the\\n774\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nFigure 12.8\\nPlacement of the circuit in Figure 12.6.\\nspeed of operation of the implemented circuit, or its cost. The placement problem has been\\nstudied extensively and is described in detail in references [47].\\n12.2.2\\nRouting\\nOnce a location in the chip is chosen for each logic block in a circuit, the routing phase\\nconnects the blocks together by using the wires that exist in the chip. An example of a\\nrouting solution for the placement in Figure 12.8 is given in Figure 12.9. In addition to\\nshowing the logic blocks, this gure also displays some of the wires in the chip. Wires\\n12.2\\nPhysical Design\\n775\\nFigure 12.9\\nRouting for the placement in Figure 12.8.\\nthat are being used by the implemented circuit are shaded in grey. The gure depicts both\\nindividual wires, which may be of various lengths, and bundles of wires, which are shown as\\ngrey rectangles. The routing CAD tool tries to make the best use of various kinds of wires,\\nsuch as efcient connections for carry chains. Figure 12.9 shows an example of the carry\\nchain path from Figure 12.6. Black lines highlight the carry chain wires, which connect\\nthrough the stages of the adder, ending at the Overow register. A detailed discussion of\\nrouting tools can be found in references [3], [56], and [8].\\n12.2.3\\nStatic Timing Analysis\\nAfter routing is complete the timing delays for the implemented circuit are known, because\\nthe CAD system computes the timing delays of all blocks and wires in the chip. A static\\ntiming analysis tool examines this delay information and produces a set of tables that\\n776\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\nquantify the circuits performance. An example of a timing analysis result is given in Table\\n12.1, which lists four parameters: fmax, tsu, tco, and th. The fmax value species the maximum\\noperating frequency of the circuits clock. This value is determined by the path with the\\nlongest propagation delay, often called the critical path, between any two ip-ops in the\\ncircuit. As shown in section 10.3, the path delay must account for the delays through logic\\nblocks and wires, as well as the ip-op clock-to-Q delay (tcQ) and setup (tsu) parameters.\\nIn our example the critical path delay is 1/261.1  106 = 3.83 ns. The last two columns\\nin the fmax row show that the path starts at the AddSub ip-op and ends at the Overow\\nip-op shown in Figure 12.6.\\nMost CAD systems allow users to specify the timing requirements for their circuit. In\\nTable 12.1 we assume the user has specied that the circuit clock has to operate correctly\\nup to a frequency of 200 MHz. The difference between this requirement and the result that\\nis obtained by the CAD tools is referred to as slack. In the table, the requirement is that\\nthe propagation delays must not exceed 1/200  106 = 5 ns; the result is 3.83 ns, which\\ngives a slack value of 1.17 ns. This positive slack means that the constraints have been\\nmet with some room to spare. If the obtained result had a negative slack, then the users\\nrequirements would not have been met, and it would be necessary to modify the VHDL\\ncode or settings used in the CAD tool to try to meet the constraints.\\nThe other rows in Table 12.1 show the timing results for the designs primary inputs\\nand outputs. The tsu result indicates the worst-case setup requirement is 2.356 ns, from\\npin b0 to ip-op breg0. This parameter means that the b0 signal must have a stable value\\nat least 2.356 ns before each active edge of the clock signal at its assigned pin. Since\\nthe designer specied a worst-case setup requirement of 10 ns, the obtained result means\\nthat the implemented circuit exceeds the requirement by a slack value of 7.644 ns. The\\nworst-case clock-to-output delay for our circuit is 6.772 ns, from ip-op zreg0 to pin z0.\\nThis means that the propagation delay from an active edge of the clock signal at its pin to a\\ncorresponding change in the z0 signal at its pin is 6.772 ns. Since the designers constraint\\nspecies that a 10 ns tco is allowed, the available slack is 3.228 ns.\\nThe last row in Table 12.1 gives a maximum hold time of 0.24 ns, for the path from\\npin b1 to ip-op breg1. Hence, the signal at pin b1 must maintain a stable value for at least\\n0.24 ns after each active edge at the clock pin. We assume that no constraint was set for\\nthis parameter, thus no slack value is shown.\\nTable 12.1\\nA summary of static timing analysis results.\\nParameter\\nActual\\nRequired\\nSlack\\nFrom\\nTo\\nfmax\\n261.1 MHz\\n200 MHz\\n1.17 ns\\nAddSub\\nOverow\\ntsu\\n2.356 ns\\n10.0 ns\\n7.644 ns\\nb0\\nbreg0\\ntco\\n6.772 ns\\n10.0 ns\\n3.228 ns\\nzreg0\\nz0\\nth\\n0.240 ns\\nN/A\\nN/A\\nb1\\nbreg1\\nReferences\\n777\\nTable 12.1 lists only the worst-case paths for fmax, tsu, tco, and th. The implemented\\ncircuit will have a number of other paths that have smaller delays and greater slack values.\\nA static timing analysis tool typically provides additional tables for each parameter, which\\nlist more paths.\\nThe nal stage of the CAD ow in Figure 12.1 is timing simulation. We show in Ap-\\npendix C how timing simulation is performed by applying test patterns to the implemented\\ncircuit and observing both its functional and timing behavior.\\n12.3\\nConcluding Remarks\\nIn this chapter we explained briey a typical design ow made possible by the existence of\\npowerful CAD tools. We considered only the most important subset of the tools available\\nin commercial CAD systems. To learn more the reader can consult references [18], or\\nvisit the web sites of CAD tool suppliers. Table 12.2 lists some of the major vendors of\\nCAD tools, and shows their web addresses and the names of some popular products.\\nTable 12.2\\nMajor CAD tool products.\\nVendor Name\\nWWW Locator\\nProduct Names\\nAltera\\naltera.com\\nQuartus II\\nMentor Graphics\\nmentorgraphics.com\\nModelSim, Precision\\nSynplicity\\nsynplicity.com\\nSynplify\\nSynopsys\\nsynopsys.com\\nDesign Compiler, VCS\\nXilinx\\nxilinx.com\\nISE\\nReferences\\n1.\\nR. Murgai, R. Brayton, A. Sangiovanni-Vincentelli, Logic Synthesis for\\nField-Programmable Gate Arrays, (Kluwer Academic Publishers, 1995).\\n2.\\nJ. Cong and Y. Ding, FlowMap: An Optimal Technology Mapping Algorithm for\\nDelay Optimization in Lookup-Table Based FPGA Designs, (in IEEE Transactions on\\nComputer-aided Design 13 (1), January 1994).\\n3.\\nS. Brown, R. Francis, J. Rose, Z. Vranesic, Field-Programmable Gate Arrays,\\n(Kluwer Academic Publishers, 1995).\\n4.\\nM. Breuer, A Class of Min-cut Placement Algorithms, (in Design Automation\\nConference, pages 284290, IEEE/ACM, 1977).\\n778\\nC H A P T E R\\n12\\n\\nComputer Aided Design Tools\\n5.\\nCarl Sechen, VLSI Placement and Global Routing Using Simulated Annealing,\\n(Kluwer Academic Publishers, 1988).\\n6.\\nV. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron\\nFPGAs, (Kluwer Academic Publishers, 1999).\\n7.\\nM. Sarrafzadeh, M. Wang, and X. Yang, Modern Placement Techniques, (Kluwer\\nAcademic Publishers, 2003).\\n8.\\nL. McMurchie and C. Ebeling, PathFinder: A Negotiation-Based\\nPerformance-Driven Router for FPGAs, (in International Symposium on Field\\nProgrammable Gate Arrays, Monterey, Ca., Feb. 1995).\\n779\\na p p e n d i x\\nA\\nVHDL Reference\\nThis appendix describes the features of VHDL that are used in this book. It is meant to\\nserve as a convenient reference for the reader. Hence only brief descriptions are provided,\\nalong with examples. The reader is encouraged to rst study the introduction to VHDL in\\nsections 2.10 and 4.12.\\nIn some ways VHDL uses an unusual syntax for describing logic circuits. The prime\\nreason is that VHDL was originally intended to be a language for documenting and simulat-\\ning circuits, rather than for describing circuits for synthesis. This appendix is not meant to\\nbe a comprehensive VHDL manual. While we discuss almost all the features of VHDL that\\nare useful in the synthesis of logic circuits, we do not discuss any of the features that are\\nuseful only for simulation of circuits or for other purposes. Although the omitted features\\nare not needed for any of the examples used in this book, a reader who wishes to learn more\\nabout using VHDL can refer to specialized books [18].\\nHow Not to Write VHDL Code\\nIn section 2.10 we mentioned the most common problem encountered by designers\\nwho are just beginning to write VHDL code. The tendency for the novice is to write code\\nthat resembles a computer program, containing many variables and loops. It is difcult\\nto determine what logic circuit the CAD tools will produce when synthesizing such code.\\nThis book contains more than 150 examples of complete VHDL code that represents a wide\\nrange of logic circuits. In all of these examples, the code is easily related to the described\\nlogic circuit. The reader is encouraged to adopt the same style of code. A good general\\nguideline is to assume that if the designer cannot readily determine what logic circuit is\\ndescribed by the VHDL code, then the CAD tools are not likely to synthesize the circuit\\nthat the designer is trying to describe.\\nSince VHDL is a complex language, errors in syntax and usage are quite common.\\nSome problems encountered by our students, as novice designers, are listed at the end of\\nthis appendix in section A.11. The reader may nd it useful to examine these errors in an\\neffort to avoid them when writing code.\\nOnce complete VHDL code is written for a particular design, it is useful to analyze the\\nresulting circuit synthesized by the CAD tools. Much can be learned about VHDL, logic\\ncircuits, and logic synthesis by studying the circuits that are produced automatically by the\\nCAD tools.\\n780\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nA.1\\nDocumentation in VHDL Code\\nDocumentation can be included in VHDL code by writing a comment. The two characters\\n-, - denote the beginning of the comment. The VHDL compiler ignores any text on a\\nline after the - -.\\nExample A.1\\n- - this is a VHDL comment\\nA.2\\nData Objects\\nInformation is represented in VHDL code as data objects. Three kinds of data objects\\nare provided: signals, constants, and variables. For describing logic circuits, the most\\nimportant data objects are signals. They represent the logic signals (wires) in the circuit.\\nThe constants and variables are also sometimes useful for describing logic circuits, but they\\nare used infrequently.\\nA.2.1\\nData Object Names\\nThe rules for specifying data object names are simple: any alphanumeric character may\\nbe used in the name, as well as the _ underscore character. There are four caveats. A\\nname cannot be a VHDL keyword, it must begin with a letter, it cannot end with an _\\nunderscore, and it cannot have two successive _ underscores. Thus examples of legal\\nnames are x, x1, x_ y, and Byte. Some examples of illegal names are 1x, _ y, x_ _ y, and\\nentity. The latter name is not allowed because it is a VHDL keyword. We should note that\\nVHDL is not case sensitive. Hence x is the same as X, and ENTITY is the same as entity.\\nTo make the examples of VHDL code in this book more readable, we use uppercase letters\\nin all keywords.\\nTo avoid confusion when using the word signal, which can mean either a VHDL data\\nobject or a logic signal in a circuit, we sometimes write the VHDL data object as SIGNAL.\\nA.2.2\\nData Object Values and Numbers\\nWe use SIGNALdata objects to represent individual logic signals in a circuit, multiple logic\\nsignals, and binary numbers (integers). The value of an individual SIGNAL is specied\\nusing apostrophes, as in 0 or 1. The value of a multibit SIGNAL is given with double\\nquotes. An example of a four-bit SIGNAL value is 1001, and an eight-bit value is\\n10011000. Double quotes can also be used to denote a binary number. Hence while\\n1001 can represent the four SIGNAL values 1, 0, 0, 1, it can also mean the integer\\n(1001)2 = (9)10. Integers can alternatively be specied in decimal by not using quotes,\\nas in 9 or 152. The values of CONSTANT or VARIABLE data objects are specied in the\\nsame way as for SIGNAL data objects.\\nA.2\\nData Objects\\n781\\nA.2.3\\nSIGNAL Data Objects\\nSIGNAL data objects represent the logic signals, or wires, in a circuit. There are three\\nplaces in which signals can be declared in VHDL code: in an entity declaration (see section\\nA.4.1), in the declarative section of an architecture (see sectionA.4.2), and in the declarative\\nsection of a package (see section A.5). A signal has to be declared with an associated type,\\nas follows:\\nSIGNAL signal_name : type_name ;\\nThe signals type_name determines the legal values that the signal can have and its le-\\ngal uses in VHDL code. In this section we describe 10 signal types: BIT, BIT_VECTOR,\\nSTD_LOGIC,\\nSTD_LOGIC_VECTOR,\\nSTD_ULOGIC,\\nSIGNED,\\nUNSIGNED,\\nINTEGER, ENUMERATION, and BOOLEAN.\\nA.2.4\\nBIT and BIT_VECTOR Types\\nThese types are predened in the VHDL Standards IEEE 1076 and IEEE 1164. Hence no\\nlibrary is needed to use these types in the code. Objects of BIT type can have the values 0\\nor 1. An object of BIT_VECTOR type is a linear array of BIT objects.\\nExample A.2\\nSIGNAL x1\\n: BIT ;\\nSIGNAL C\\n: BIT_VECTOR (1 TO 4) ;\\nSIGNAL Byte : BIT_VECTOR (7 DOWNTO 0) ;\\nThe signals C and Byte illustrate the two possible ways of dening a multibit data object.\\nThe syntax lowest_index TO highest_index is useful for a multibit signal that is simply\\nan array of bits. In the signal C the most-signicant (left-most) bit is referenced using\\nlowest_index, and the least-signicant (right-most) bit is referenced using highest_index.\\nThe syntax highest_index DOWNTO lowest_index is useful if the signal represents a\\nbinary number. In this case the most-signicant (left-most) bit has the index highest_index,\\nand the least-signicant (right-most) bit has the index lowest_index.\\nThe multibit signal C represents four BIT objects. It can be used as a single four-bit\\nquantity, or each bit can be referred to individually. The syntax for referring to the signals\\nindividually is C (1), C (2), C (3), or C (4). An assignment statement such as\\nC <= 1010 ;\\nresults in C (1) = 1, C (2) = 0, C (3) = 1, and C (4) = 0.\\nThe signal Byte comprises eight BIT objects. The assignment statement\\nByte <= 10011000 ;\\nresults in Byte(7) = 1, Byte(6) = 0, and so on to Byte(0) = 0.\\n782\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nA.2.5\\nSTD_LOGIC and STD_LOGIC_VECTOR Types\\nThe STD_LOGIC type was added to the VHDL Standard in IEEE 1164. It provides more\\nexibility than the BIT type. To use this type, we must include the two statements\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all ;\\nThese statements provide access to the std_logic_1164 package, which denes the\\nSTD_LOGIC type. We describe VHDL packages in section A.5. In general, they are\\nused as a place to store VHDL code, such as the code that denes a type, which can then\\nbe used in other source code les. The following values are legal for a STD_LOGIC data\\nobject: 0, 1, Z, , L, H, U, X, and W. Only the rst four are useful for synthesis of logic\\ncircuits. The value Z represents high impedance, and  stands for dont care. The value\\nL stands for weak 0, H means weak 1, U means uninitialized, X means unknown,\\nand W means weak unknown. The STD_LOGIC_VECTOR type represents an array of\\nSTD_LOGIC objects.\\nExample A.3\\nSIGNAL x1, x2, Cin, Cout, Sel : STD_LOGIC ;\\nSIGNAL C\\n: STD_LOGIC_VECTOR (1 TO 4) ;\\nSIGNAL X, Y, S\\n: STD_LOGIC_VECTOR (3 DOWNTO 0) ;\\nSTD_LOGIC\\nobjects\\nare\\noften\\nused\\nin\\nlogic\\nexpressions\\nin\\nVHDL\\ncode.\\nSTD_LOGIC_VECTOR signals can be used as binary numbers in arithmetic circuits by\\nincluding in the code the statement\\nUSE ieee.std_logic_signed.all ;\\nThe std_logic_signed package species that it is legal to use the STD_LOGIC_VECTOR\\nsignals with arithmetic operators, like + (see section A.7.1). The VHDL compiler should\\ngenerate a circuit that works for signed numbers. An alternative is to use the package\\nstd_logic_unsigned. In this case the compiler should generate a circuit that works for\\nunsigned numbers.\\nA.2.6\\nSTD_ULOGIC Type\\nIn this book we use the STD_LOGIC type in most examples of VHDL code. This type\\nis actually a subtype of the STD_ULOGIC type. Signals that have the STD_ULOGIC\\ntype can take the same values as the STD_LOGIC signals that we have been using. The\\nA.2\\nData Objects\\n783\\nonly difference between STD_ULOGIC and STD_LOGIC has to do with the concept of\\na resolution function. In VHDL a resolution function is used to determine what value a\\nsignal should take if there are two sources for that signal. For example, two tri-state buffers\\ncould both have their outputs connected to a signal, x. At some given time one buffer might\\nproduce the output value Z and the other buffer might produce the value 1. A resolution\\nfunction is used to determine that the value of x should be 1 in this case. The STD_LOGIC\\ntype allows multiple sources for a signal; it resolves the correct value using a resolution\\nfunction that is provided as part of the std_logic_1164 package. The STD_ULOGIC type\\ndoes not permit signals to have multiple sources. We have introduced STD_ULOGIC for\\ncompleteness only; it is not used in this book.\\nA.2.7\\nSIGNED and UNSIGNED Types\\nThe std_logic_signed and std_logic_unsigned packages mentioned in section A.2.5 make\\nuse of another package, called std_logic_arith. This package denes the type of circuit\\nthat should be used to implement the arithmetic operators, such as +. The std_logic_arith\\npackage denes two signal types, SIGNED and UNSIGNED. These types are identical to\\nthe STD_LOGIC_VECTOR type because they represent an array of STD_LOGIC signals.\\nThe purpose of the SIGNED and UNSIGNED types is to allow the user to indicate in the\\nVHDL code what kind of number representation is being used. The SIGNED type is used\\nin code for circuits that deal with signed (2s complement) numbers, and the UNSIGNED\\ntype is used in code that deals with unsigned numbers.\\nExample A.4\\nAssume that A and B are signals with the SIGNED type. Assume that A is assigned the\\nvalue 1000, and B is assigned the value 0001. VHDL provides relational operators\\n(see Table A.1 in section A.3) that can be used to compare the values of two signals. The\\ncomparison A < B evaluates to true because the signed values are A = 8 and B = 1. On\\nthe other hand, if A and B are dened with the UNSIGNED type, then A < B evaluates to\\nfalse because the unsigned values are A = 8 and B = 1.\\nThe std_logic_signed package species that STD_LOGIC_VECTOR signals should\\nbe treated like SIGNED signals. Similarly, the std_logic_unsigned package species that\\nSTD_LOGIC_VECTOR signals should be treated like UNSIGNED signals. It is an arbi-\\ntrary choice whether code is written using STD_LOGIC_VECTOR signals in conjunction\\nwith the std_logic_signed or std_logic_unsigned packages or using SIGNED and UN-\\nSIGNED signals with the std_logic_arith package.\\nThe std_logic_arith package, and hence the std_logic_signed and std_logic_unsigned\\npackages, are not actually a part of the VHDL standards. They are provided by Synopsys\\nInc., which is a vendor of CAD software. However, these packages are included with most\\nCAD systems that support VHDL, and they are widely used in practice.\\n784\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nA.2.8\\nINTEGER Type\\nThe VHDL standard denes the INTEGER type for use with arithmetic operators. In this\\nbook the STD_LOGIC_VECTOR type is usually preferred in code for arithmetic circuits,\\nbut the INTEGER type is used occasionally. An INTEGER signal represents a binary\\nnumber. The code does not specically give the number of bits in the signal, as it does\\nfor STD_LOGIC_VECTOR signals. By default, an INTEGER signal has 32 bits and can\\nrepresent numbers from (231  1) to 231  1. This is one number less than the normal 2s\\ncomplement range; the reason is simply that the VHDL standard species an equal number\\nof negative and positive numbers. Integers with fewer bits can also be declared, using the\\nRANGE keyword.\\nExample A.5\\nSIGNAL X : INTEGER RANGE 127 TO 127 ;\\nThis denes X as an eight-bit signed number.\\nA.2.9\\nBOOLEAN Type\\nAn object of type BOOLEAN can have the values TRUE or FALSE, where TRUE is\\nequivalent to 1 and FALSE is 0.\\nExample A.6\\nSIGNAL Flag : Boolean ;\\nA.2.10\\nENUMERATION Type\\nA SIGNAL of ENUMERATION type is one for which the possible values that the signal\\ncan have are user specied. The general form of an ENUMERATION type is\\nTYPE enumerated_type_name IS (name {, name}) ;\\nThe curly brackets indicate that one or more additional items can be included. We use these\\nbrackets in this manner in several places in the appendix. The most common example of\\nusing the ENUMERATION type is for specifying the states for a nite-state machine.\\nA.2\\nData Objects\\n785\\nExample A.7\\nTYPE State_type IS (stateA, stateB, stateC) ;\\nSIGNAL y : State_type ;\\nThis declares a signal named y, for which the legal values are stateA, stateB, and stateC.\\nWhen the code is translated by the VHDL compiler, it automatically assigns bit patterns\\n(codes) to represent stateA, stateB, and stateC.\\nA.2.11\\nCONSTANT Data Objects\\nA CONSTANT is a data object whose value cannot be changed. Unlike a SIGNAL, a\\nCONSTANT does not represent a wire in a circuit. The general form of a CONSTANT\\ndeclaration is\\nCONSTANT constant_name : type_name := constant_value ;\\nThe purpose of a constant is to improve the readability of code, by using the name of the\\nconstant in place of a value or number.\\nExample A.8\\nCONSTANT Zero : STD_LOGIC_VECTOR (3 DOWNTO 0) := 0000 ;\\nThen the word Zero can be used in the code to indicate the constant value 0000.\\nA.2.12\\nVARIABLE Data Objects\\nA VARIABLE, unlike a SIGNAL, does not necessarily represent a wire in a circuit. VARI-\\nABLE data objects are sometimes used to hold the results of computations and for the index\\nvariables in loops. We will give some examples in section A.9.7.\\nA.2.13\\nType Conversion\\nVHDL is a strongly type-checked language, which means that it does not permit the value\\nof a signal of one type to be assigned to another signal that has a different type. Even for\\nsignals that intuitively seem compatible, such as BIT and STD_LOGIC, using the two types\\ntogether is not permitted. To avoid this problem, we generally use only the STD_LOGIC\\n786\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nand STD_LOGIC_VECTOR types in this book. When it is necessary to use code that has a\\nmixture of types, type-conversion functions can be used to convert from one type to another.\\nAssume that X is dened as an eight-bit STD_LOGIC_VECTOR signal and Y is an\\nINTEGER signal dened with the range from 0 to 255. An example of a conversion function\\nthat allows the value of Y to be assigned to X is\\nX <= CONV_STD_LOGIC_VECTOR(Y, 8) ;\\nThis conversion function has two parameters: the name of the signal to be converted and\\nthe number of bits in X . The function is provided as part of the std_logic_arith package;\\nhence that package must be included in the code using the appropriate LIBRARY and USE\\nclauses.\\nA.2.14\\nArrays\\nWe said above that the BIT_VECTOR and STD_LOGIC_VECTOR types are arrays of BIT\\nand STD_LOGIC signals, respectively. The denitions of these arrays, which are provided\\nas part of the VHDL standards, are\\nTYPE BIT_VECTOR IS ARRAY (NATURAL RANGE < >) OF BIT ;\\nTYPE STD_LOGIC_VECTOR IS ARRAY (NATURAL RANGE < >) OF STD_LOGIC ;\\nThe sizes of the arrays are not set in the denitions; the syntax (NATURAL RANGE < >)\\nhas the effect of allowing the user to set the size of the array when a data object of either\\ntype is declared. Arrays of any type can be dened by the user. For example\\nTYPE Byte IS ARRAY (7 DOWNTO 0) OF STD_LOGIC ;\\nSIGNAL X : Byte ;\\ndeclares the signal X with the type Byte, which is an eight-element array of STD_LOGIC\\ndata objects.\\nAn example that denes a two-dimensional array is\\nTYPE RegArray IS ARRAY(3 DOWNTO 0) OF STD_LOGIC_VECTOR(7 DOWNTO 0) ;\\nSIGNAL R : RegArray ;\\nThis code denes R as an array with four elements.\\nEach element is an eight-bit\\nSTD_LOGIC_VECTOR signal. The syntax R(i), where 3  i  0, is used to refer to\\nelement i of the array. The syntax R(i)(j), where 7  j  0, is used to refer to one bit in\\nthe array R(i). This bit has the type STD_LOGIC. An example using the RegArray type is\\ngiven in section 10.2.6.\\nA.3\\nOperators\\n787\\nA.3\\nOperators\\nVHDL provides a number of operators that are useful for synthesizing, simulating, and\\ndocumenting logic circuits. In section 6.6.8 we discussed the operators that are used for\\nsynthesis purposes. We listed them according to their functionality. The VHDL Standard\\ngroups all operators into formal classes as shown in Table A.1. Operators in a given class\\nhave the same precedence. The precedence of classes is indicated in the table. Observe\\nthat the NOT operator is in the Miscellaneous class rather than Logical class. Hence, NOT\\nhas higher precedence than AND and OR.\\nIn a logic expression, the operators of the same class are evaluated from left to right.\\nParentheses should always be used to ensure the correct interpretation of the expression.\\nFor example, the expression\\nx1 AND x2 OR x3 AND x4\\ndoes not have the x1x2 + x3x4 meaning that would be expected because AND does not have\\nprecedence over OR. To have the desired meaning, it must be written as\\n(x1 AND x2) OR (x3 AND x4)\\nTable A.1\\nThe VHDL operators.\\nOperator Class\\nOperator\\nHighest precedence\\nMiscellaneous\\n, ABS, NOT\\nMultiplying\\n, /, MOD, REM\\nSign\\n+, \\nAdding\\n+, , &\\nRelational\\n=, / =, <, <=, >, >=\\nLowest precedence\\nLogical\\nAND, OR, NAND, NOR, XOR, XNOR\\nA.4\\nVHDL Design Entity\\nA circuit or subcircuit described with VHDL code is called a design entity, or just entity.\\nFigure A.1 shows the general structure of an entity. It has two main parts: the entity\\ndeclaration, which species the input and output signals for the entity, and the architecture,\\nwhich gives the circuit details.\\n788\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nEntity declaration\\nArchitecture\\nEntity\\nFigure A.1\\nThe general structure of a VHDL design entity.\\nA.4.1\\nENTITY Declaration\\nThe input and output signals in an entity are specied using the ENTITY declaration, as\\nindicated in Figure A.2. The name of the entity can be any legal VHDL name. The square\\nbrackets indicate an optional item. The input and output signals are specied using the\\nkeyword PORT. Whether each port is an input, output, or bidirectional signal is specied\\nby the mode of the port. The available modes are summarized in Table A.2. If the mode of\\na port is not specied, it is assumed to have the mode IN.\\nA.4.2\\nArchitecture\\nAn ARCHITECTURE provides the circuit details for an entity. The general structure of an\\narchitecture is shown in Figure A.3. It has two main parts: the declarative region and the\\narchitecture body. The declarative region appears preceding the BEGIN keyword. It can\\nbe used to declare signals, user-dened types, and constants. It can also be used to declare\\nENTITY entity name IS\\nPORT ( [SIGNAL] signal name {, signal name} : [mode] type name {;\\nSIGNAL] signal name {, signal name} : [mode] type name } ) ;\\nEND entity name ;\\nFigure A.2\\nThe general form of an entity declaration.\\nA.4\\nVHDL Design Entity\\n789\\nTable A.2\\nThe possible modes for signals that are entity ports.\\nMode\\nPurpose\\nIN\\nUsed for a signal that is an input to an entity.\\nOUT\\nUsed for a signal that is an output from an entity. The value of the signal can not be used\\ninside the entity. This means that in an assignment statement, the signal can appear only\\nto the left of the <= operator.\\nINOUT\\nUsed for a signal that is both an input to an entity and an output from the entity.\\nBUFFER\\nUsed for a signal that is an output from an entity. The value of the signal can be used\\ninside the entity, which means that in an assignment statement, the signal can appear both\\non the left and right sides of the <= operator.\\nARCHITECTURE architecture name OF entity name IS\\n[SIGNAL declarations]\\n[CONSTANT declarations]\\n[TYPE declarations]\\n[COMPONENT declarations]\\n[ATTRIBUTE specifications]\\nBEGIN\\n{COMPONENT instantiation statement ;}\\n{CONCURRENT ASSIGNMENT statement ;}\\n{PROCESS statement ;}\\n{GENERATE statement ;}\\nEND [architecture name] ;\\nFigure A.3\\nThe general form of an architecture.\\ncomponents and to specify attributes; we discuss the COMPONENT and ATTRIBUTE\\nkeywords in sections A.6 and A.10.13, respectively.\\nThe functionality of the entity is specied in the architecture body, which follows the\\nBEGIN keyword. This specication involves statements that dene the logic functions in\\nthe circuit, which can be given in a variety of ways. We will discuss a number of possibilities\\nin the sections that follow.\\nExample A.9\\nFigure A.4 gives the VHDL code for an entity named fulladd, which represents a full-adder\\ncircuit. (The full-adder is discussed in section 5.2.) The entity declaration species the\\ninput and output signals. The input port Cin is the carry-in, and the bits to be added are the\\ninput ports x and y. The output ports are the sum, s, and the carry-out, Cout. The input and\\n790\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY fulladd IS\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC ) ;\\nEND fulladd ;\\nARCHITECTURE LogicFunc OF fulladd IS\\nBEGIN\\ns < x XOR y XOR Cin ;\\nCout < (x AND y) OR (x AND Cin) OR (y AND Cin) ;\\nEND LogicFunc ;\\nFigure A.4\\nCode for a full-adder.\\noutput signals are called the ports of the entity. This term is adopted from the electrical\\njargon in which it refers to an input or output connection in an electrical circuit.\\nThe architecture denes the functionality of the full-adder using logic equations. The\\nname of the architecture can be any legal VHDL name. We chose the name LogicFunc for\\nthis simple example. In terms of the general form of the architecture in Figure A.3, a logic\\nequation is a type of concurrent assignment statement. These statements are described in\\nsection A.7.\\nA.5\\nPackage\\nA VHDL package serves as a repository. It is used to hold VHDL code that is of general\\nuse, like the code that denes a type. The package can be included for use in any number of\\nother source code les, which can then use the denitions provided in the package. Like an\\narchitecture, introduced in section A.4.2, a package can have two main parts: the package\\ndeclaration and the package body. The package_body is an optional part, which we do\\nnot use in this book; one use of a package body is to dene VHDL functions, such as the\\nconversion functions introduced in section A.2.13.\\nThe general form of a package declaration is depicted in Figure A.5.\\nDenitions\\nprovided in the package, such as the denition of a type, can be used in any source code\\nle that includes the statements\\nLIBRARY library_name ;\\nUSE library_name.package_name.all ;\\nA.6\\nUsing Subcircuits\\n791\\nPACKAGE package name IS\\n[TYPE declarations]\\n[SIGNAL declarations]\\n[COMPONENT declarations]\\nEND package name ;\\nFigure A.5\\nThe general form of a PACKAGE declaration.\\nThe library_name represents the location in the computer le system where the package is\\nstored. A library can either be provided as part of a CAD system, in which case it is termed\\na system library, or be created by the user, in which case it is called a user library. An\\nexample of a system library is the ieee library. We discussed four packages in that library in\\nsection A.2: std_logic_1164, std_logic_signed, std_logic_unsigned, and std_logic_arith.\\nA special case of a user library is represented by the le-system directory where the\\nVHDL source code le that declares a package is stored. This directory can be referred\\nto by the library name work, which stands for working directory. Hence, if a source code\\nle that contains a package declaration called user_ package_name is compiled, then the\\npackage can be used in another source code le (which is stored in the same le-system\\ndirectory) by including the statements\\nLIBRARY work ;\\nUSE work.user_package_name.all ;\\nActually, for the special case of the work library, the LIBRARY clause is not required,\\nbecause the work library is always accessible.\\nFigure A.5 shows that the package declaration can be used to declare signals and\\ncomponents. Components are discussed in the next section. A signal declared in a package\\ncan be used by any design entity that accesses the package. Such signals are similar in\\nconcept to global variables used in computer programming languages. In contrast, a signal\\ndeclared in an architecture can be used only inside that architecture. Such signals are\\nanalogous to local variables in a programming language.\\nA.6\\nUsing Subcircuits\\nAVHDL entity dened in one source code le can be used as a subcircuit in another source\\ncode le. In VHDL jargon the subcircuit is called a component. A subcircuit must be\\ndeclared using a component declaration. This statement species the name of the subcircuit\\nand gives the names of its input and output ports. The component declaration can appear\\neither in the declaration region of an architecture or in a package declaration. The general\\nform of the statement is shown in Figure A.6. The syntax used is similar to the syntax in\\nan entity declaration.\\nOnce a component declaration is given, the component can be instantiated as a subcir-\\ncuit. This is done using a component instantiation statement. It has the general form\\n792\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nCOMPONENT component name\\n[GENERIC ( parameter name : integer : default value {;\\nparameter name : integer : default value} ) ;]\\nPORT ( [SIGNAL] signal name {, signal name} : [mode] type name {;\\nSIGNAL] signal name {, signal name} : [mode] type name } ) ;\\nEND COMPONENT ;\\nFigure A.6\\nThe general form of a component declaration.\\ninstance_name : component_name PORT MAP (\\nformal_name => actual_name {, formal_name => actual_name} ) ;\\nEach formal_name is the name of a port in the subcircuit. Each actual_name is the name\\nof a signal in the code that instantiates the subcircuit. The syntax formal_name => is\\nprovided so that the order of the signals listed after the PORT MAP keywords does not have\\nto be the same as the order of the ports in the corresponding COMPONENT declaration.\\nIn VHDL jargon this is called the named association. If the signal names following the\\nPORT MAP keywords are given in the same order as in the COMPONENT declaration,\\nthen formal_name => is not needed. This is called the positional association.\\nAn example using a component (subcircuit) is shown in Figure A.7. It gives the code\\nfor a four-bit ripple-carry adder built using four instances of the fulladd subcircuit. The\\ninputs to the adder are the carry-in, Cin, and the 2 four-bit numbers X and Y. The output\\nis the four-bit sum, S, and the carry-out, Cout. We have chosen the name Structure in the\\narchitecture because the hierarchical style of code that uses subcircuits is often called the\\nstructural style. Observe that a three-bit signal, C, is declared to represent the carry-outs\\nfrom stages 0, 1, and 2. This signal is declared in the architecture, rather than in the entity\\ndeclaration, because it is used internally in the circuit and is not an input or output port.\\nThe next statement in the architecture gives the component declaration for the fulladd\\nsubcircuit. The architecture body instantiates four copies of the full-adder subcircuit. In the\\nrst three instantiation statements, we have used positional association because the signals\\nare listed in the same order as given in the declaration for the fulladd component in Figure\\nA.4. The last instantiation statement gives an example of named association. Note that it\\nis legal to use the same name for a signal in the architecture that is used for a port name\\nin a component. An example of this is the Cout signal. The signal names used in the\\ninstantiation statements implicitly specify how the component instances are interconnected\\nto create the adder entity.\\nAsecond example of component instantiation is shown in FigureA.8. Apackage called\\nlpm_components in the library named lpm is included in the code. This package represents\\na collection of components called the Library of Parameterized Modules (LPM), which is\\na standardized library of circuit building blocks that are generally useful for implementing\\nlogic circuits.\\nThe code in Figure A.8 instantiates the LPM component called lpm_add_sub, which\\nis introduced in section 5.5.1. It represents an adder/subtractor circuit. The GENERIC\\nkeyword is used to set the number of bits in the adder/subtractor to 4. We discuss generics\\nA.6\\nUsing Subcircuits\\n793\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY adder IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adder ;\\nARCHITECTURE Structure OF adder IS\\nSIGNAL C : STD LOGIC VECTOR(1 TO 3) ;\\nCOMPONENT fulladd\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC) ;\\nEND COMPONENT ;\\nBEGIN\\nstage0: fulladd PORT MAP ( Cin , X(0), Y(0), S(0), C(1) ) ;\\nstage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) ) ;\\nstage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ;\\nstage3: fulladd PORT MAP (\\nx > X(3), y > Y(3), Cin > C(3), s > S(3), Cout > Cout ) ;\\nEND Structure ;\\nFigure A.7\\nCode for a four-bit adder, using component instantiation.\\nin section A.8. The function of each PORT on the lpm_add_sub component is self-evident\\nfrom the port names used in the instantiation statement.\\nA.6.1\\nDeclaring a COMPONENT in a Package\\nFigure A.5 shows that a component declaration can be given in a package. An example is\\nshown in Figure A.9. It denes the package named fulladd_package, which provides the\\ncomponent declaration for the fulladd entity. This package can be stored in a separate source\\ncode le or can be included at the end of the le that denes the fulladd entity (see Figure\\nA.4). Any source code that includes the statement USE work.fulladd_package.all can use\\nthe fulladd component as a subcircuit. Figure A.10 shows how a four-bit ripple-carry adder\\nentity can be written to use the package. The code is the same as that in Figure A.7 except\\nthat it includes the extra USE clause for the package and deletes the component declaration\\nstatement from the architecture.\\n794\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nLIBRARY lpm ;\\nUSE lpm.lpm components.all ;\\nENTITY adderLPM IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adderLPM ;\\nARCHITECTURE Structure OF adderLPM IS\\nBEGIN\\ninstance: lpm add sub\\nGENERIC MAP ( LPM WIDTH > 4)\\nPORT MAP (\\ndataa > X, datab > Y, Cin > Cin, result > S, Cout > Cout ) ;\\nEND Structure ;\\nFigure A.8\\nInstantiating a four-bit adder from the LPM library.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE fulladd package IS\\nCOMPONENT fulladd\\nPORT ( Cin, x, y : IN\\nSTD LOGIC ;\\ns, Cout\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nEND fulladd package ;\\nFigure A.9\\nAn example of a package declaration.\\nA.7\\nConcurrent Assignment Statements\\nA concurrent assignment statement is used to assign a value to a signal in an architecture\\nbody. An example was given in Figure A.4, in which the logic expressions illustrate one\\ntype of concurrent assignment statement. VHDLprovides four different types of concurrent\\nassignment statements: simple signal assignment, selected signal assignment, conditional\\nsignal assignment, and generate statements.\\nA.7\\nConcurrent Assignment Statements\\n795\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY adder IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adder ;\\nARCHITECTURE Structure OF adder IS\\nSIGNAL C : STD LOGIC VECTOR(1 TO 3) ;\\nBEGIN\\nstage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) ) ;\\nstage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) ) ;\\nstage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ;\\nstage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout ) ;\\nEND Structure ;\\nFigure A.10\\nUsing a component dened in a package.\\nA.7.1\\nSimple Signal Assignment\\nA simple signal assignment statement is used for a logic or an arithmetic expression. The\\ngeneral form is\\nsignal_name <= expression ;\\nwhere <= is the VHDL assignment operator. The following examples illustrate its use.\\nSIGNAL x1, x2, x3, f : STD_LOGIC ;\\n\\n\\n\\nf <= (x1 AND x2) OR x3 ;\\nThis denes f in a logic expression, which involves single-bit quantities.\\nVHDL also\\nsupports multibit logic expressions, as in\\n796\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nSIGNAL A, B, C : STD_LOGIC_VECTOR (1 TO 3) ;\\n\\n\\n\\nC <= AAND B ;\\nThis results in C(1) = A(1)  B(1), C(2) = A(2)  B(2), and C(3) = A(3)  B(3).\\nAn example of an arithmetic expression is\\nSIGNAL X, Y, S\\n: STD_LOGIC_VECTOR (3 DOWNTO 0) ;\\n\\n\\n\\nS <= X + Y ;\\nThis represents a four-bit adder, without carry-in and carry-out. We can alternatively declare\\na carry-in signal, Cin, and a ve-bit signal, Sum, as follows\\nSIGNAL Cin\\n: STD_LOGIC ;\\nSIGNAL Sum : STD_LOGIC_VECTOR (4 DOWNTO 0) ;\\nThen the statement\\nSum <= (0 & X) + Y + Cin ;\\nrepresents the four-bit adder with carry-in and carry-out. The four sum bits are Sum(3)\\nto Sum(0), while the carry-out is the bit Sum(4). The syntax (0 & X) uses the VHDL\\nconcatenate operator, &, to put a 0 on the left end of the signal X. The reader should\\nnot confuse this use of the & symbol with the logical AND operation, which is the usual\\nmeaning of this symbol; in VHDL the logical AND is indicated by the word AND, and &\\nmeans concatenate. The concatenate operation prepends a 0 digit onto X , creating a ve-bit\\nnumber. VHDL requires at least one of the operands of an arithmetic expression to have the\\nsame number of bits as the signal used to hold the result. The complete code for the four-bit\\nadder with carry signals is given in Figure A.11. We should note that this is a different way\\n(it is actually a better way) to describe a four-bit adder, in comparison with the structural\\ncode in Figure A.7. Observe that the statement S <= Sum(3 DOWNTO 0) assigns the\\nlower four bits of the Sum signal, which are the four sum bits, to the output S.\\nA.7.2\\nAssigning Signal Values Using OTHERS\\nAssume that we wish to set all bits in the signal S to 0. As we already know, one way to do\\nso is to write S <= 0000 ;. If the number of bits in S is large, a more convenient way\\nof expressing the assignment statement is to use the OTHERS keyword, as in\\nS <= (OTHERS => 0) ;\\nThis statement also sets all bits in S to 0. But it has the benet of working for any number\\nof bits, not just four. In general, the meaning of (OTHERS => Value) is to set each bit of\\nthe destination operand to Value. An example of code that uses this construct is shown in\\nFigure A.28.\\nA.7\\nConcurrent Assignment Statements\\n797\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic signed.all ;\\nENTITY adder IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adder ;\\nARCHITECTURE Behavior OF adder IS\\nSIGNAL Sum : STD LOGIC VECTOR(4 DOWNTO 0) ;\\nBEGIN\\nSum < (0 & X) + Y + Cin ;\\nS < Sum(3 DOWNTO 0) ;\\nCout < Sum(4) ;\\nEND Behavior ;\\nFigure A.11\\nCode for a four-bit adder, using arithmetic expressions.\\nA.7.3\\nSelected Signal Assignment\\nA selected signal assignment statement is used to set the value of a signal to one of several\\nalternatives based on a selection criterion. The general form is\\n[label:] - - an optional label can be placed here\\nWITH expression SELECT\\nsignal_name <= expression WHEN constant_value{,\\nexpression WHEN constant_value} ;\\nExample A.10\\nSIGNAL x1, x2, Sel, f : STD_LOGIC ;\\n\\n\\n\\nWITH Sel SELECT\\nf <=\\nx1 WHEN 0,\\nx2 WHEN OTHERS ;\\nThis code describes a 2-to-1 multiplexer with Sel as the select input. In a selected signal\\nassignment, all possible values of the select input, Sel in this case, must be explicitly listed\\nin the code. The word OTHERS provides an easy way to meet this requirement. OTHERS\\nrepresents all possible values not already listed. In this case the other possible values are\\n798\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\n1, Z, , and so on. Another requirement for the selected signal assignment is that each\\nWHEN clause must specify a criterion that is mutually exclusive of the criteria in all other\\nWHEN clauses.\\nA.7.4\\nConditional Signal Assignment\\nSimilar to the selected signal assignment, the conditional signal assignment is used to set a\\nsignal to one of several alternative values. The general form is\\n[label:]\\nsignal_name <= expression WHEN logic_expression ELSE\\n{expression WHEN logic_expression ELSE}\\nexpression ;\\nAn example is\\nf <= 1 WHEN x1 = x2 ELSE 0 ;\\nOne key difference in comparison with the selected signal assignment has to be noted.\\nThe conditions listed after each WHEN clause need not be mutually exclusive, because the\\nconditions are given a priority from the rst listed to the last listed. This is illustrated by\\nthe example in Figure A.12. The code represents a priority encoder in which the highest-\\npriority request is indicated as the output of the circuit. (Encoder circuits are described in\\nChapter 6.) The output, f, of the priority encoder comprises two bits whose values depend\\non the three inputs, req1, req2, and req3. If req1 is 1, then f is set to 01. If req2 is 1,\\nthen f is set to 10, but only if req1 is not also 1. Hence req1 has higher priority than req2.\\nLIBRARY ieee;\\nUSE ieee.std logic 1164.all;\\nENTITY priority IS\\nPORT ( req1, req2, req3 : IN\\nSTD LOGIC ;\\nf\\n: OUT STD LOGIC VECTOR(1 DOWNTO 0) ) ;\\nEND priority ;\\nARCHITECTURE Behavior OF priority IS\\nBEGIN\\nf < 01 WHEN req1  1 ELSE\\n10 WHEN req2  1 ELSE\\n11 WHEN req3  1 ELSE\\n00 ;\\nEND Behavior;\\nFigure A.12\\nA priority encoder described with a conditional signal assignment.\\nA.8\\nDening an Entity with GENERICs\\n799\\ngenerate label:\\nFOR index variable IN range GENERATE\\nstatement ;\\n{statement ;}\\nEND GENERATE ;\\ngenerate label:\\nIF expression GENERATE\\nstatement ;\\n{statement ;}\\nEND GENERATE ;\\nFigure A.13\\nThe general forms of the GENERATE statement.\\nSimilarly, req1 and req2 have higher priority than req3. Thus if req3 is 1, then f is 11, but\\nonly if neither req1 nor req2 is also 1. For this priority encoder, if none of the three inputs\\nis 1, then f is assigned the value 00.\\nA.7.5\\nGENERATE Statement\\nThere are two variants of the GENERATE statement: the FOR GENERATE and the IF\\nGENERATE. The general form of both types is shown in FigureA.13. The IF GENERATE\\nstatement is seldom needed, but FOR GENERATE is often used in practice. It provides a\\nconvenient way of repeating either a logic expression or a component instantiation. Figure\\nA.14 illustrates its use for component instantiation. The code in the gure is equivalent to\\nthe code given in Figure A.7.\\nA.8\\nDening an Entity with GENERICs\\nThe code in FigureA.14 represents an adder for four-bit numbers. It is possible to make this\\ncode more general by introducing a parameter in the code that represents the number of bits\\nin the adder. In VHDL jargon such a parameter is called a GENERIC. FigureA.15 gives the\\ncode for an n-bit adder entity, named addern. The GENERIC keyword is used to dene the\\nnumber of bits, n, to be added. This parameter is used in the code, both in the denitions\\nof the signals X , Y, and S and in the FOR GENERATE statement that instantiates the n\\nfull-adders.\\nIt is possible to use the GENERIC feature with components that are instantiated as\\nsubcircuits in other code. In section A.10.9 we give an example that uses the addern entity\\nas a subcircuit.\\n800\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY adder IS\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND adder ;\\nARCHITECTURE Structure OF adder IS\\nSIGNAL C : STD LOGIC VECTOR(0 TO 4) ;\\nBEGIN\\nC(0) < Cin ;\\nGenerate label:\\nFOR i IN 0 TO 3 GENERATE\\nbit: fulladd PORT MAP ( C(i), X(i), Y(i), S(i), C(i+1)) ;\\nEND GENERATE ;\\nCout < C(4) ;\\nEND Structure ;\\nFigure A.14\\nAn example of component instantiation with FOR GENERATE.\\nA.9\\nSequential Assignment Statements\\nThe order in which the concurrent assignment statements in an architecture body appear\\ndoes not affect the meaning of the code. Many types of logic circuits can be described\\nusing these statements. However, VHDL also provides another type of statements, called\\nsequential assignment statements, for which the order of the statements in the code can\\naffect the semantics of the code. There are three variants of the sequential assignment\\nstatements: IF statement, CASE statement, and LOOP statements.\\nA.9.1\\nPROCESS Statement\\nSince the order in which the sequential statements appear in VHDL code is signicant,\\nwhereas the ordering of concurrent statements is not, the sequential statements must be\\nseparated from the concurrent statements. This is accomplished using a PROCESS state-\\nment. The PROCESS statement appears inside an architecture body, and it encloses other\\nstatements within it. The IF, CASE, and LOOP statements can appear only inside a pro-\\ncess. The general form of a PROCESS statement is shown in Figure A.16. Its structure is\\nsomewhat similar to an architecture. VARIABLE data objects can be declared (only) inside\\nA.9\\nSequential Assignment Statements\\n801\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.fulladd package.all ;\\nENTITY addern IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(n1 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND addern ;\\nARCHITECTURE Structure OF addern IS\\nSIGNAL C : STD LOGIC VECTOR(0 TO n) ;\\nBEGIN\\nC(0) < Cin ;\\nGenerate label:\\nFOR i IN 0 TO n1 GENERATE\\nstage: fulladd PORT MAP ( C(i), X(i), Y(i), S(i), C(i+1)) ;\\nEND GENERATE ;\\nCout < C(4) ;\\nEND Structure ;\\nFigure A.15\\nAn n-bit adder.\\n[process label:]\\nPROCESS [( signal name {, signal name} )]\\n[VARIABLE declarations]\\nBEGIN\\n[WAIT statement]\\n[Simple Signal Assignment Statements]\\n[Variable Assignment Statements]\\n[IF Statements]\\n[CASE Statements]\\n[LOOP Statements]\\nEND PROCESS [process label] ;\\nFigure A.16\\nThe general form of a PROCESS statement.\\nthe process. Any variable declared can be used only by the code within the process; we say\\nthat the scope of the variable is limited to the process. To use the value of such a variable\\noutside the process, the variables value can be assigned to a signal. The various elements\\nof the process are best explained by giving some examples. But rst we need to introduce\\nthe IF, CASE, and LOOP statements.\\n802\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nThe IF, CASE, and LOOP statements can be used to describe either combinational or\\nsequential circuits. We will introduce these statements by giving some examples of com-\\nbinational circuits because they are easier to understand. Sequential circuits are described\\nin section A.10.\\nA.9.2\\nIF Statement\\nThe general form of an IF statement is given in Figure A.17. An example using an IF\\nstatement for combinational logic is\\nIF Sel = 0 THEN\\nf <= x1 ;\\nELSE\\nf <= x2 ;\\nEND IF ;\\nThis code denes the 2-to-1 multiplexer that was used as an example of a selected sig-\\nnal assignment in the previous section. Examples of sequential logic described with IF\\nstatements are given in section A.10.\\nA.9.3\\nCASE Statement\\nThe general form of a CASE statement is shown in Figure A.18. The constant_value can\\nbe a single value, such as 2, a list of values separated by the | pipe, such as 2|3, or a range,\\nsuch as 2 to 4. An example of a CASE statement used to describe combinational logic is\\nIF expression THEN\\nstatement ;\\n{statement ;}\\nELSIF expression THEN\\nstatement ;\\n{statement ;}\\nELSE\\nstatement ;\\n{statement ;}\\nEND IF ;\\nFigure A.17\\nThe general form of an IF statement.\\nA.9\\nSequential Assignment Statements\\n803\\nCASE expression IS\\nWHEN constant value >\\nstatement ;\\n{statement ;}\\nWHEN constant value >\\nstatement ;\\n{statement ;}\\nWHEN OTHERS >\\nstatement ;\\n{statement ;}\\nEND CASE ;\\nFigure A.18\\nThe general form of a CASE statement.\\nCASE Sel IS\\nWHEN 0 =>\\nf <= x1 ;\\nWHEN OTHERS =>\\nf <= x2 ;\\nEND CASE ;\\nThis code represents the same 2-to-1 multiplexer described in section A.9.2 using the IF\\nstatement. Similar to a selected signal assignment, all possible valuations of the expression\\nused for the WHEN clauses must be listed; hence the OTHERS keyword is needed. Also, all\\nWHEN clauses in the CASE statement must be mutually exclusive. Examples of sequential\\ncircuits described with the CASE statement are given in section A.10.10.\\nA.9.4\\nLoop Statements\\nVHDL provides two types of loop statements: the FOR-LOOP statement and the WHILE-\\nLOOP statement. Their general forms are shown in FigureA.19. These statements are used\\nto repeat one or more sequential assignment statements in much the same way as a FOR\\nGENERATE statement is used to repeat concurrent assignment statements. Examples of\\nthe FOR-LOOP are given in section A.9.7.\\nA.9.5\\nUsing a Process for a Combinational Circuit\\nAn example of a PROCESS statement is shown in Figure A.20. It includes the code for\\nthe IF statement from section A.9.2. The signals Sel, x1, and x2 are shown in parentheses\\nafter the PROCESS keyword. They indicate which signals the process depends on and are\\ncalled the sensitivity list of the process. For a process that describes combinational logic,\\nas in this example, the sensitivity list includes all input signals used inside the process.\\n804\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\n[loop label:]\\nFOR variable name IN range LOOP\\nstatement ;\\n{statement ;}\\nEND LOOP [loop label] ;\\n[loop label:]\\nWHILE boolean expression LOOP\\nstatement ;\\n{statement ;}\\nEND LOOP [loop label] ;\\nFigure A.19\\nThe general forms of FOR-LOOP and\\nWHILE-LOOP statements.\\nPROCESS ( Sel, x1, x2 )\\nBEGIN\\nIF Sel 0 THEN\\nf < x1 ;\\nELSE\\nf < x2 ;\\nEND IF ;\\nEND PROCESS ;\\nFigure A.20\\nA PROCESS statement.\\nIn VHDL jargon a process is described as follows. When the value of a signal in the\\nsensitivity list changes, the process becomes active. Once active, the statements inside the\\nprocess are evaluated in sequential order. Any signal assignments made in the process\\ntake effect only after all the statements inside the process have been evaluated. We say that\\nthe signal assignment statements inside the process are scheduled and will take effect at the\\nend of the process.\\nThe process describes a logic circuit and is translated into logic expressions in the same\\nmanner as the concurrent assignment statements in an architecture body. The concept of the\\nprocess statements being evaluated in sequence provides a convenient way of understanding\\nthe semantics of the code inside a process. In particular, a key concept is that if multiple\\nassignments are made to a signal inside a process, only the last one to be evaluated has any\\neffect. This is illustrated in the next example.\\nA.9\\nSequential Assignment Statements\\n805\\nA.9.6\\nStatement Ordering\\nThe IF statement in Figure A.20 describes a multiplexer that assigns either of two inputs,\\nx1 or x2, to the output f. Another way of describing the multiplexer with an IF statement\\nis shown in Figure A.21. The statement f <= x1 ; is evaluated rst. However, the\\nsignal f may not actually be changed to the value of x1, because there may be a subsequent\\nassignment to f in the code inside the process statement. At this point in the process, x1\\nrepresents the default value for f if no other assignment to f is evaluated. If we assume\\nthat Sel = 1, then the statement f <= x2 ; will be evaluated. The effect of this second\\nassignment to f is to override the default assignment. Hence the result of the process is that\\nf is set to the value x2 when Sel = 1. If we assume that Sel = 0, then the IF condition fails\\nand f is assigned its default value, x1.\\nThis example illustrates the effect of the ordering of statements inside a process. If the\\ntwo statements were reversed in order, then the IF statement would be evaluated rst and\\nthe statement f <= x1 ; would be evaluated last. Hence the process would always result\\nin f being set to the value of x1.\\nImplied Memory\\nConsider the process in FigureA.22. It is the same as the process in FigureA.21 except\\nthat the default assignment statement f <= x1 ; has been removed. Because the process\\ndoes not specify a default value for f, and there is no ELSE clause in the IF statement, the\\nmeaning of the process is that f should retain its present value when the IF condition is not\\nPROCESS ( Sel, x1, x2 )\\nBEGIN\\nf < x1 ;\\nIF Sel  1 THEN\\nf < x2 ;\\nEND IF ;\\nEND PROCESS ;\\nFigure A.21\\nAn example illustrating the ordering of\\nstatements within a PROCESS.\\nPROCESS ( Sel, x2 )\\nBEGIN\\nIF Sel  1 THEN\\nf < x2 ;\\nEND IF ;\\nEND PROCESS ;\\nFigure A.22\\nAn example of implied memory.\\n806\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nsatised. The following expression is generated by the VHDL compiler for this process\\nf = Sel  x2 + Sel  f\\nHence when Sel = 0, the value of x2 is remembered at the output f. In VHDL jargon this\\nis called implied memory or implicit memory. Although it is rarely useful for combinational\\ncircuits, we will show shortly that implied memory is the key concept used to describe\\nsequential circuits.\\nA.9.7\\nUsing a VARIABLE in a PROCESS\\nWe mentioned earlier that VHDLprovides VARIABLE data objects, in addition to SIGNAL\\ndata objects. Unlike a signal, a variable data object does not represent a wire in a circuit.\\nTherefore, a variable can be used to describe the functionality of a logic circuit in ways that\\nare not possible using a signal. This concept is illustrated in Figure A.23. The intent of\\nthe code is to describe a logic circuit that counts the number of bits in the three-bit signal\\nX that are equal to 1. The count is output using the signal called Count, which is a two-bit\\nunsigned integer. Notice that Count is declared with the mode Buffer because it is used in\\nthe architecture body on both the left and right sides of an assignment operator. Table A.2\\nexplains the meaning of the Buffer mode.\\nInside the process, Count is initially set to 0. No quotes are used for the number 0 in this\\ncase, because VHDL allows a decimal number, which we said in section A.2.2 is denoted\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY numbits IS\\nPORT ( X\\n: IN\\nSTD LOGIC VECTOR(1 TO 3) ;\\nCount : BUFFER INTEGER RANGE 0 TO 3 ) ;\\nEND numbits ;\\nARCHITECTURE Behavior OF numbits IS\\nBEGIN\\nPROCESS ( X )\\n- - count the number of bits in X with the value 1\\nBEGIN\\nCount < 0 ;\\n- - the 0 with no quotes is a decimal number\\nFOR i IN 1 TO 3 LOOP\\nIF X(i)  1 THEN\\nCount < Count + 1 ;\\nEND IF ;\\nEND LOOP ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.23\\nA FOR-LOOP that does not represent a sensible circuit.\\nA.9\\nSequential Assignment Statements\\n807\\nwith no quotes, to be assigned to an INTEGER signal. The code gives a FOR-LOOP with\\nthe loop index variable i. For the values of i from 1 to 3, the IF statement inside the FOR-\\nLOOP checks the value of bit X(i); if it is 1, then the value of Count is incremented. The\\ncode given in the gure is legal VHDL code and can be compiled without generating any\\nerrors. However, it will not work as intended, and it does not represent a sensible logic\\ncircuit.\\nTherearetworeasonswhythecodeinFigureA.23willnotworkasintended. First, there\\nare multiple assignment statements for the signal Count within the process. As explained\\nfor the previous example, only the last of these assignments will have any effect. Hence\\nif any bit in X is 1, then the statement Count <= 0 ; will not have the desired effect\\nof initializing Count to 0, because it will be overridden by the assignment statement in\\nthe FOR-LOOP. Also, the FOR-LOOP will not work as desired, because each iteration for\\nwhich X (1) is 1 will override the effect of the previous iteration. The second reason why\\nthe code is not sensible is that the statement Count <= Count + 1 ; describes a circuit\\nwith feedback. Since the circuit is combinational, such feedback will result in oscillations\\nand the circuit will not be stable.\\nThe desired behavior of theVHDLcode in FigureA.23 can be achieved using a variable,\\ninstead of a signal. This is illustrated in Figure A.24, in which the variable Tmp is used\\ninstead of the signal Count inside the process. The value of Tmp is assigned to Count at the\\nend of the process. Observe that the assignment statements to Tmp are indicated with the :=\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY Numbits IS\\nPORT ( X\\n: IN\\nSTD LOGIC VECTOR(1 TO 3) ;\\nCount : OUT INTEGER RANGE 0 TO 3 ) ;\\nEND Numbits ;\\nARCHITECTURE Behavior OF Numbits IS\\nBEGIN\\nPROCESS ( X )\\n- - count the number of bits in X equal to 1\\nVARIABLE Tmp : INTEGER ;\\nBEGIN\\nTmp : 0 ;\\nFOR i IN 1 TO 3 LOOP\\nIF X(i)  1 THEN\\nTmp : Tmp + 1 ;\\nEND IF ;\\nEND LOOP ;\\nCount < Tmp ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.24\\nThe FOR-LOOP from Figure A.23 using a variable.\\n808\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\noperator, as opposed to the <= operator. The := is called the variable assignment operator.\\nUnlike <=, it does not result in the assignment being scheduled until the end of the process.\\nThe variable assignment takes place immediately. This immediate assignment solves the\\nrst of the two problems with the code in Figure A.23. The second problem is also solved\\nby using a variable instead of a signal. Because the variable does not represent a wire in\\na circuit, the FOR-LOOP need not be literally interpreted as a circuit with feedback. By\\nusing the variable, the FOR-LOOP represents only a desired behavior, or functionality, of\\nthe circuit. When the code is translated, the VHDL compiler will generate a combinational\\ncircuit that implements the functionality expressed in the FOR-LOOP.\\nWhen the code in Figure A.24 is translated by the VHDL compiler, it produces the\\ncircuit with 2 two-bit adders shown in Figure A.25. It is possible to see how this circuit\\ncorresponds to the FOR-LOOP in the code. The result of the rst iteration of the loop is\\nthat Count is set to the value of X (1). The second iteration then adds X (1) to X (2). This is\\nrealized by the top adder in the gure. The third iteration adds X (3) to the sum produced\\nfrom the second iteration. This corresponds to the bottom adder. When this circuit is\\noptimized by the logic synthesis algorithms, the resulting expressions for Count are\\nCount(1) = X(1)X(2) + X(1)X(3) + X(2)X(3)\\nCount(0) = X(1)  X(2)  X(3)\\nThese expressions represent a full-adder circuit, with Count(0) as the sum output and\\nCount(1) as the carry-out. It is interesting to note that even though the VHDLcode describes\\nthe desired behavior of the circuit in an abstract way, using a FOR-LOOP, in this example\\nx0\\nx1\\ny0\\n0\\ny1\\ns0\\ns1\\nTwo-bit adder\\nX(2)\\n0 X(1)\\nx0\\nx1\\ny0\\ny1\\ns0\\ns1\\nTwo-bit adder\\n0 X(3)\\nCount (0)\\nCount (1)\\nFigure A.25\\nThe circuit generated from the code in\\nFigure A.24.\\nA.9\\nSequential Assignment Statements\\n809\\nthe logic synthesis algorithms produce the most efcient circuit, which is the full-adder. As\\nwe said at the beginning of this appendix and in section 2.10, the style of code in Figure\\nA.24 should be avoided, because it is often difcult for the designer to envisage what logic\\ncircuit the code represents.\\nAs another example of the use of a variable, Figure A.26 gives the code for an n-bit\\nNAND gate entity, named NANDn. The number of inputs to the NAND gate is set by the\\nGENERIC parameter n. The inputs are the n-bit signal X , and the output is f . The variable\\nTmp is dened in the architecture and originally set to the value of the input signal X (1). In\\nthe FOR LOOP, Tmp is ANDed successively with input signals X (2) to X (n). Since Tmp\\nis a variable data object, assignments to it take effect immediately; they are not scheduled\\nto take effect at the end of the process. The complement of Tmp is assigned to f , thus\\ncompleting the description of the n-input NAND operation.\\nFigure A.27 shows the same code given in Figure A.26 but with the data object Tmp\\ndened as a signal, instead of as a variable. This code gives a wrong result, because only\\nthe last statement included in the process has any effect on Tmp. The code results in Tmp =\\nTmp  X (4), as determined by the last iteration of the FOR LOOP. Also, since Tmp is never\\ninitialized, its value is unknown. Hence the value of the output f = Tmp is unknown.\\nFigure A.28 shows one way to describe the n-input NAND gate using signals. Here\\nTmp is dened as an n-bit signal, which is set to contain n 1s using the (OTHERS => 1)\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY NANDn IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(1 TO n) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND NANDn ;\\nARCHITECTURE Behavior OF NANDn IS\\nBEGIN\\nPROCESS ( X )\\nVARIABLE Tmp : STD LOGIC ;\\nBEGIN\\nTmp : X(1) ;\\nAND bits: FOR i IN 2 TO n LOOP\\nTmp : Tmp AND X(i) ;\\nEND LOOP AND bits ;\\nf < NOT Tmp ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.26\\nUsing a variable to describe an n-input NAND gate.\\n810\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY NANDn IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(1 TO n) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND NANDn ;\\nARCHITECTURE Behavior OF NANDn IS\\nSIGNAL Tmp : STD LOGIC ;\\nBEGIN\\nPROCESS ( X )\\nBEGIN\\nTmp < X(1) ;\\nAND bits: FOR i IN 2 TO n LOOP\\nTmp < Tmp AND X(i) ;\\nEND LOOP AND bits ;\\nf < NOT Tmp ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.27\\nThe code from Figure A.26 using a signal.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY NANDn IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(1 TO n) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND NANDn ;\\nARCHITECTURE Behavior OF NANDn IS\\nSIGNAL Tmp : STD LOGIC VECTOR(1 TO n) ;\\nBEGIN\\nTmp < (OTHERS > 1) ;\\nf < 0 WHEN X  Tmp ELSE 1 ;\\nEND Behavior ;\\nFigure A.28\\nUsing a signal to describe an n-input NAND gate.\\nA.10\\nSequential Circuits\\n811\\nconstruct. The conditional signal assignment species that f is 0 only if all bits in the input\\nX are 1, thus describing the NAND operation.\\nA nal example of variables used in a sequential circuit is given in section A.10.7. In\\ngeneral, using both variables and signals in VHDL code can lead to confusion because they\\nimply different semantics. Since variables do not necessarily represent wires in a circuit,\\nthe meaning of code that uses variables is sometimes ill dened. To avoid confusion, in\\nthis book we use variables only for the loop indices in FOR GENERATE and FOR LOOP\\nstatements. Except for similar purposes, the reader should avoid using variables because\\nthey are not needed for describing logic circuits.\\nA.10\\nSequential Circuits\\nAlthough combinational circuits can be described using either concurrent or sequential\\nassignment statements, sequential circuits can be described only with sequential assignment\\nstatements. We now give some representative examples of sequential circuits.\\nA.10.1\\nA Gated D Latch\\nFigure A.29 gives the code for a gated D latch. The process sensitivity list includes both\\nthe latchs data input, D, and clock, clk. Hence whenever a change occurs in the value of\\neither D or clk, the process becomes active. The IF statement species that Q should be set\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY latch IS\\nPORT ( D, clk : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND latch ;\\nARCHITECTURE Behavior OF latch IS\\nBEGIN\\nPROCESS ( D, clk )\\nBEGIN\\nIF clk  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.29\\nA gated D Latch.\\n812\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nto the value of D whenever the clock is 1. There is no ELSE clause in the IF statement. As\\nwe explained for Figure A.22, this implies that Q should retain its present value when the\\nIF condition is not met.\\nA.10.2\\nD Flip-Flop\\nFigure A.30 gives a process that is slightly different from the one in Figure A.29. The\\nsensitivity list includes only the Clock signal, which means that the process is active only\\nwhen the value of Clock changes. The condition in the IF statement looks unusual. The\\nsyntax ClockEVENT represents a change in the value of the clock signal. In VHDL jargon\\nEVENT is called an attribute, and combining EVENT with a signal name, such as Clock,\\nyields a logical condition. The combination in the IF statement of the two conditions\\nClockEVENT and Clock = 1 species that Q should be assigned the value of D when\\na change occurs in the value of Clock, and Clock is now 1. This describes a low-to-high\\ntransition of the clock signal; hence the code describes a positive-edge-triggered D ip-op.\\nThe std_logic_1164 package denes the two functions named rising_edge and\\nfalling_edge. They can be used as a short-form notation for the condition that checks for\\nthe occurrence of a clock edge. In FigureA.30 we could replace the line IF ClockEVENT\\nAND Clock = 1 THEN with the equivalent line IF rising_edge(Clock) THEN. We do\\nnot use rising_edge or falling_edge in this book; they are mentioned for completeness.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS ( Clock )\\nBEGIN\\nIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.30\\nD ip-op.\\nA.10\\nSequential Circuits\\n813\\nA.10.3\\nUsing a WAIT UNTIL Statement\\nThe process in FigureA.31 uses a different syntax to describe a D ip-op. Synchronization\\nwith the clock edge is specied by using the statement WAIT UNTIL ClockEVENTAND\\nClock = 1 ;. A process that uses a WAIT UNTIL statement is a special case because the\\nsensitivity list is omitted. Use of this WAIT UNTIL statement implicitly species that the\\nsensitivity list includes only Clock. For our purposes, which is using VHDL for synthesis\\nof circuits, a process can include a WAIT UNTIL statement only if it is the rst statement\\nin the process.\\nThe WAIT UNTIL statement above can be written more simply as\\nWAIT UNTIL Clock = 1 ;\\nwhich means wait for the next positive edge of the Clock signal. But, since some CAD\\nsynthesis tools require the inclusion of the EVENT attribute, we include the attribute in\\nour examples.\\nAs seen in Figures A.30 and A.31, both IF and WAIT UNTIL statements can be used\\nto describe ip-ops. If a process only denes ip-ops, then it makes no difference which\\nconstruct is used. However, in practical designs a process often includes many statements.\\nIf one or more of these statements specify a combinational subcircuit, then it is necessary to\\nuse IF statements to infer ip-ops where desired. If the WAIT UNTIL statement is used,\\nwhich has to be the rst statement in the process, then there will be ip-ops inferred for\\nall statements in the process. For this reason, designers prefer using the IF statement.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nQ < D ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.31\\nEquivalent code to Figure A.30, using a WAIT UNTIL statement.\\n814\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nA.10.4\\nA Flip-Flop with Asynchronous Reset\\nFigure A.32 gives a process that is similar to the one in Figure A.30. It describes a D\\nip-op with an asynchronous reset, or clear, input. The reset signal has the name Resetn.\\nWhen Resetn = 0, the ip-op output Q is set to 0. Appending the letter n to a signal name\\nis a widely used convention to denote an active-low signal.\\nA.10.5\\nSynchronous Reset\\nFigureA.33 shows how a ip-op with a synchronous reset input can be described by using\\nthe IF statement. FigureA.34 presents a specication based on the WAIT UNTILstatement.\\nA.10.6\\nRegisters\\nOne possible approach for describing a multibit register is to create an entity that instantiates\\nmultiple ip-ops. A more convenient method is illustrated in Figure A.35. It gives the\\nsame code shown in Figure A.32 but using the four-bit STD_LOGIC_VECTOR input D\\nand the four-bit output Q. The code describes a four-bit register with asynchronous clear.\\nFigure A.36 gives the code for an entity named regn. It shows how the code in Figure\\nA.35 can be extended to represent an n-bit register. The number of ip-ops is set by the\\ngeneric parameter n.\\nThe code in Figure A.37 shows how an enable input can be added to the n-bit register\\nfrom Figure A.36. When the active clock edge occurs, the ip-ops in the register cannot\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Resetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.32\\nD ip-op with asynchronous reset.\\nA.10\\nSequential Circuits\\n815\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Resetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF ClockEVENT AND Clock  1 THEN\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSE\\nQ < D ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.33\\nD ip-op with synchronous reset, using an IF statement.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY flipflopIS\\nPORT ( D, Resetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC ) ;\\nEND flipflop;\\nARCHITECTURE Behavior OF flipflopIS\\nBEGIN\\nPROCESS\\nBEGIN\\nWAIT UNTIL ClockEVENT AND Clock  1 ;\\nIF Resetn  0 THEN\\nQ < 0 ;\\nELSE\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.34\\nD ip-op with synchronous reset, using a WAIT UNTIL statement.\\n816\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY reg4 IS\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(3 DOWNTO 0) ;\\nResetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(3 DOWNTO 0) ) ;\\nEND reg4 ;\\nARCHITECTURE Behavior OF reg4 IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < 0000 ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.35\\nCode for a four-bit register with asynchronous clear.\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY regn IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nResetn, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(n1 DOWNTO 0) ) ;\\nEND regn ;\\nARCHITECTURE Behavior OF regn IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < (OTHERS > 0) ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nQ < D ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.36\\nCode for an n-bit register with asynchronous clear.\\nA.10\\nSequential Circuits\\n817\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY regne IS\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nResetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(n1 DOWNTO 0) ) ;\\nEND regne ;\\nARCHITECTURE Behavior OF regne IS\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\nQ < (OTHERS > 0) ;\\nELSIF ClockEVENT AND Clock  1 THEN\\nIF E  1 THEN\\nQ < D ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.37\\nVHDL code for an n-bit register with an enable input.\\nchange their stored values if the enable E is 0. If E = 1, the register responds to the active\\nclock edge in the normal way.\\nA.10.7\\nShift Registers\\nAn example of code that denes a four-bit shift register is shown in Figure A.38. The lines\\nof code are numbered for ease of reference. The shift register has a serial input, w, and\\nparallel outputs, Q. The right-most bit in the register is Q(4), and the left-most bit is Q(1);\\nshifting is performed in the right-to-left direction. The architecture declares the signal Sreg,\\nwhich is used to describe the shift operation. All assignments to Sreg are synchronized to\\nthe clock edge by the IF condition; hence Sreg represents the outputs of ip-ops. The\\nstatement in line 13 species that Sreg(4) is assigned the value of w. As we explained\\npreviously, this assignment does not take effect immediately but is scheduled to occur at\\nthe end of the process. In line 14 the current value of Sreg(4), before it is shifted as a result\\nof line 13, is assigned to Sreg(3). Lines 15 and 16 complete the shift operation. They assign\\nthe current values of Sreg(3) and Sreg(2), before they are changed as a result of lines 14\\nand 15, to Sreg(2) and Sreg(1), respectively. Finally, Sreg is assigned to the Q outputs.\\n818\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY shift4 IS\\n4\\nPORT ( w, Clock : IN\\nSTD LOGIC ;\\n5\\nQ\\n: OUT STD LOGIC VECTOR(1 TO 4) ) ;\\n6\\nEND shift4 ;\\n7\\nARCHITECTURE Behavior OF shift4 IS\\n8\\nSIGNAL Sreg : STD LOGIC VECTOR(1 TO 4) ;\\n9\\nBEGIN\\n10\\nPROCESS ( Clock )\\n11\\nBEGIN\\n12\\nIF ClockEVENT AND Clock  1 THEN\\n13\\nSreg(4) < w ;\\n14\\nSreg(3) < Sreg(4) ;\\n15\\nSreg(2) < Sreg(3) ;\\n16\\nSreg(1) < Sreg(2) ;\\n17\\nEND IF ;\\n18\\nEND PROCESS ;\\n19\\nQ < Sreg ;\\n20\\nEND Behavior ;\\nFigure A.38\\nCode for a four-bit shift register.\\nThe key point that has to be appreciated in the code in FigureA.38 is that the assignment\\nstatements in lines 13 to 16 do not take effect until the end of the process. Hence all ip-\\nops change their values at the same time, as required in the shift register. We could write\\nthe statements in lines 13 to 16 in any order without changing the meaning of the code.\\nIn section A.9.7 we introduced variables and showed how they differ from signals. As\\nanother example of the semantics involved using variables, FigureA.39 gives the code from\\nFigure A.38 but with Sreg declared as a variable, instead of as a signal. The statement in\\nline 13 assigns the value of w to Sreg (4). Since Sreg is a variable, the assignment takes\\neffect immediately. In line 14 the value of Sreg (4), which has already been changed to w,\\nis assigned to Sreg (3). Hence line 14 results in Sreg (3) = w. Similarly, lines 15 and 16\\nset Sreg (2) and Sreg (1) to the value of w. The code does not describe the desired shift\\nregister, but rather loads all ip-ops with the value on the input w.\\nFor the code in Figure A.39 to correctly describe a shift register, the ordering of lines\\n13 to 16 has to be reversed. Then the rst assignment sets Sreg (1) to the value of Sreg (2),\\nthe second sets Sreg (2) to the value of Sreg (3), and so on. Each successive assignment\\nis not affected by the one that precedes it; hence the semantics of using variables does not\\ncause a problem. As we said in section A.9.7, it can be confusing to use both signals and\\nvariables at the same time because they imply different semantics.\\nA.10\\nSequential Circuits\\n819\\n1\\nLIBRARY ieee ;\\n2\\nUSE ieee.std logic 1164.all ;\\n3\\nENTITY shift4 IS\\n4\\nPORT ( w, Clock : IN\\nSTD LOGIC ;\\n5\\nQ\\n: OUT STD LOGIC VECTOR(1 TO 4) ) ;\\n6\\nEND shift4 ;\\n7\\nARCHITECTURE Behavior OF shift4 IS\\n8\\nBEGIN\\n9\\nPROCESS ( Clock )\\n10\\nVARIABLE Sreg : STD LOGIC VECTOR(1 TO 4) ;\\n11\\nBEGIN\\n12\\nIF ClockEVENT AND Clock  1 THEN\\n13\\nSreg(4) : w ;\\n14\\nSreg(3) : Sreg(4) ;\\n15\\nSreg(2) : Sreg(3) ;\\n16\\nSreg(1) : Sreg(2) ;\\n17\\nEND IF ;\\n18\\nQ < Sreg ;\\n19\\nEND PROCESS ;\\n20\\nEND Behavior ;\\nFigure A.39\\nThe code from Figure A.38, using a variable.\\nA.10.8\\nCounters\\nFigure A.40 shows the code for a four-bit counter with an asynchronous reset input. The\\ncounter also has an enable input. On the positive clock edge, if the enable E is 1, the\\ncount is incremented. If E = 0, the counter holds its current value. Because counters are\\ncommonly needed in logic circuits, most CAD systems provide a selection of counters that\\ncan be instantiated in a design.\\nA.10.9\\nUsing Subcircuits with GENERIC Parameters\\nWe have shown several examples of VHDL entities that include generic parameters. When\\nthese subcircuits are used as components in other code, the generic parameters can be\\nset to whatever values are needed. To give an example of component instantiation using\\ngenerics, consider the circuit shown in Figure A.41. The circuit adds the binary number\\nrepresented by the k-bit input X to itself a number of times. Such a circuit is often called\\nan accumulator. To store the result of each addition operation, the circuit includes a k-bit\\n820\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE ieee.std logic unsigned.all ;\\nENTITY count4 IS\\nPORT ( Resetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR (3 DOWNTO 0) ) ;\\nEND count4 ;\\nARCHITECTURE Behavior OF count4 IS\\nSIGNAL Count : STD LOGIC VECTOR (3 DOWNTO 0) ;\\nBEGIN\\nPROCESS ( Clock, Resetn )\\nBEGIN\\nIF Resetn  0 THEN\\nCount < 0000 ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nIF E  1 THEN\\nCount < Count + 1 ;\\nEND IF ;\\nEND IF ;\\nEND PROCESS ;\\nQ < Count ;\\nEND Behavior ;\\nFigure A.40\\nAn example of a counter.\\nregister. The register has an asynchronous reset input, Resetn. It also has an enable input,\\nE, which is controlled by a four-bit counter. The counter has an asynchronous clear input\\nand a count enable input. The circuit operates by rst clearing all bits in the register and\\ncounter to 0. Then in each clock cycle, the counter is incremented, and the sum outputs\\nfrom the adder are stored in the register. When the counter reaches the value 1111, the\\nenable inputs on both the register and counter are set to 0 by the NAND gate. Hence the\\ncircuit remains in this state until it is reset again. The nal value stored in the register is\\nequal to 15X .\\nWe can represent the accumulator circuit using several subcircuits described in this\\nappendix: addern (Figure A.15), NANDn (Figure A.28), regne, and count4. We placed\\nthe component declaration statements for all of these subcircuits in one package, named\\ncomponents, which is shown in Figure A.42.\\nCompletecodefortheaccumulatorisgiveninFigureA.43. Itusesthegenericparameter\\nk to represent the number of bits in the input X . Using this parameter in the code makes it\\neasy to change the bit-width at a later time if desired. The architecture denes the signal Sum\\nto represent the outputs of the adder; for simplicity, we ignore the possibility of arithmetic\\noverow and assume that the sum can be represented using k bits. The four-bit signal C\\nA.10\\nSequential Circuits\\n821\\n+\\nE\\nResetn\\nCounter\\nk\\nSum\\nX\\nk\\nResult\\nE\\nResetn\\nRegister\\nClock\\nResetn\\nFigure A.41\\nThe accumulator circuit.\\nrepresents the outputs from the counter. The Stop signal is connected to the enable inputs\\non the register and counter.\\nThe statement labeled adder instantiates the addern subcircuit. The GENERIC MAP\\nkeywords are used to specify the value of the adders generic parameter, n. The syntax\\n(n => k) sets the number of bits in the adder to k. We do not need the carry-in port on\\nthe adder, but a signal must be connected to it. The signal Zero_bit, which is set to 0 in\\nthe code, is used as a placeholder for the carry-in port (the VHDL syntax does not permit\\na constant value, such as 1, to be associated directly with a port; hence a signal must be\\ndened for this purpose). The k-bit data inputs to the adder are X and the output of the\\nregister, which is named Result. The sum output from the adder is named Sum, and the\\ncarry-out, which is not used in the circuit, is named Cout.\\nThe regne subcircuit is instantiated in the statement labeled reg. GENERIC MAP is\\nused to set the number of bits in the register to k. The k-bit register input is provided by the\\nSum output from the adder. The registers output is named Result; this signal represents the\\noutput of the accumulator circuit. It has the mode BUFFER in the entity declaration. This\\nis required in the VHDL syntax for the signal to be connected to a port on an instantiated\\ncomponent.\\n822\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nPACKAGE components IS\\nCOMPONENT addern - - n-bit adder\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( Cin\\n: IN\\nSTD LOGIC ;\\nX, Y : IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nS\\n: OUT STD LOGIC VECTOR(n1 DOWNTO 0) ;\\nCout : OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nCOMPONENT regne - - n-bit register with enable\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( D\\n: IN\\nSTD LOGIC VECTOR(n1 DOWNTO 0) ;\\nResetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR(n1 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nCOMPONENT count4 - - 4-bit counter with enable\\nPORT ( Resetn\\n: IN\\nSTD LOGIC ;\\nE, Clock : IN\\nSTD LOGIC ;\\nQ\\n: OUT STD LOGIC VECTOR (3 DOWNTO 0) ) ;\\nEND COMPONENT ;\\nCOMPONENT NANDn - - n-bit AND gate\\nGENERIC ( n : INTEGER : 4 ) ;\\nPORT ( X : IN\\nSTD LOGIC VECTOR(1 TO n) ;\\nf\\n: OUT STD LOGIC ) ;\\nEND COMPONENT ;\\nEND components ;\\nFigure A.42\\nComponent declarations for the accumulator circuit.\\nThe count4 and NANDn components are instantiated in the statements labeled Counter\\nand NANDgate. We do not have to use the GENERIC MAP keyword for NANDn, because\\nthe default value of its generic parameter is 4, which is the value needed in this application.\\nA.10.10\\nA Moore-Type Finite State Machine\\nFigureA.44 shows the state diagram of a simple Moore machine. The code for this machine\\nis shown in Figure A.45. The signal named y represents the state of the machine. It is\\nA.10\\nSequential Circuits\\n823\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nUSE work.components.all ;\\nENTITY accum IS\\nGENERIC ( k : INTEGER : 8 ) ;\\nPORT ( Resetn, Clock : IN\\nSTD LOGIC ;\\nX\\n: IN\\nSTD LOGIC VECTOR(k   1 DOWNTO 0) ;\\nResult\\n: BUFFER STD LOGIC VECTOR(k   1 DOWNTO 0) ) ;\\nEND accum ;\\nARCHITECTURE Structure OF accum IS\\nSIGNAL Sum : STD LOGIC VECTOR(k   1 DOWNTO 0) ;\\nSIGNAL C : STD LOGIC VECTOR(3 DOWNTO 0) ;\\nSIGNAL Zero bit, Cout, Stop : STD LOGIC ;\\nBEGIN\\nZero bit < 0 ;\\nadder: addern\\nGENERIC MAP ( n > k )\\nPORT MAP ( Zero bit, X, Result, Sum, Cout ) ;\\nreg: regne\\nGENERIC MAP ( n > k )\\nPORT MAP ( Sum, Resetn, Stop, Clock, Result ) ;\\nCounter: count4\\nPORT MAP ( Clock, Resetn, Stop, C ) ;\\nNANDgate: NANDn\\nPORT MAP ( C, Stop ) ;\\nEND Structure ;\\nFigure A.43\\nCode for the accumulator circuit.\\ndeclared with an enumerated type, State_type, that has the three possible valuesA, B, and C.\\nWhen the code is compiled, the VHDL compiler automatically performs a state assignment\\nto select appropriate bit patterns for the three states. The behavior of the machine is dened\\nby the process with the sensitivity list that comprises the reset and clock signals.\\nThe VHDL code includes an asynchronous reset input that puts the machine in state\\nA. The state table for the machine is dened using a CASE statement. Each WHEN clause\\ncorresponds to a present state of the machine, and the IF statement inside the WHEN clause\\nspecies the next state to be reached after the next positive edge of the clock signal. Since\\nthe machine is of the Moore type, the output z can be dened as a separate concurrent\\nassignment statement that depends only on the present state of the machine. Alternatively,\\nthe appropriate value for z could have been specied within each WHEN clause of the\\nCASE statement.\\n824\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nC z\\n1\\n=\\n\\nReset\\nB z\\n0\\n=\\n\\nA z\\n0\\n=\\n\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nFigure A.44\\nState diagram of a simple Moore-type FSM.\\nAn alternative way to describe a Moore-type nite state machine is given in the archi-\\ntecture in Figure A.46. Two signals are used to describe how the machine moves from one\\nstate to another state. The signal y_present represents the outputs of the state ip-ops,\\nand the signal y_next represents the inputs to the ip-ops. The code has two processes.\\nThe top process describes a combinational circuit. It uses a CASE statement to specify the\\nvalues that y_next should have for each value of y_present. The other process represents\\na sequential circuit, which species that y_present is assigned the value of y_next on the\\npositive clock edge. The process also species that y_present should take the value A when\\nResetn is 0, which provides the asynchronous reset.\\nA.10.11\\nA Mealy-Type Finite State Machine\\nA state diagram for a simple Mealy machine is shown in Figure A.47. The corresponding\\ncode is given in Figure A.48. The code is the same as in Figure A.45 except that the output\\nz is specied using a separate CASE statement. The CASE statement states that when the\\nFSM is in state A, z should be 0, but when in state B, z should take the value of w. This\\nCASE statement properly describes the logic needed for z. However, it is not obvious why\\nwe have used a second CASE statement in the code, rather than specify the value of z inside\\nthe CASE statement that denes the state table for the machine. This approach would\\nnot work properly because the CASE statement for the state table is nested inside the IF\\nstatement that waits for a clock edge to occur. Hence if we placed the code for z inside this\\nCASE statement, then the value of z could change only as a result of a clock edge. This\\ndoes not meet the requirements of the Mealy-type FSM, because the value of z depends not\\nonly on the state of the machine but also on the value of the input w.\\nA.10\\nSequential Circuits\\n825\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY moore IS\\nPORT ( Clock\\n: IN\\nSTD LOGIC ;\\nw\\n: IN\\nSTD LOGIC ;\\nResetn : IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND moore ;\\nARCHITECTURE Behavior OF moore IS\\nTYPE State type IS (A, B, C) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN A >\\nIF w  0 THEN\\ny < A ;\\nELSE\\ny < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN\\ny < A ;\\nELSE\\ny < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN\\ny < A ;\\nELSE\\ny < C ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN y  C ELSE 0 ;\\nEND Behavior ;\\nFigure A.45\\nAn example of a Moore-type nite state machine.\\n826\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nARCHITECTURE Behavior OF moore IS\\nTYPE State type IS (A, B, C) ;\\nSIGNAL y present, y next : State type ;\\nBEGIN\\nPROCESS ( w, y present )\\nBEGIN\\nCASE y present IS\\nWHEN A >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN\\ny next < A ;\\nELSE\\ny next < C ;\\nEND IF ;\\nEND CASE ;\\nEND PROCESS ;\\nPROCESS ( Clock, Resetn )\\nBEGIN\\nIF Resetn  0 THEN\\ny present < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\ny present < y next ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN y present  C ELSE 0;\\nEND Behavior ;\\nFigure A.46\\nCode equivalent to Figure A.45, using two processes.\\nA.11\\nCommon Errors in VHDL Code\\n827\\nA\\nw\\n0\\n=\\nz\\n0\\n=\\n\\nw\\n1\\n=\\nz\\n1\\n=\\n\\nB\\nw\\n0\\n=\\nz\\n0\\n=\\n\\nReset\\nw\\n1\\n=\\nz\\n0\\n=\\n\\nFigure A.47\\nState diagram of a Mealy-type FSM.\\nA.11\\nCommon Errors in VHDL Code\\nThis section lists some common errors that our students have made when writing VHDL\\ncode.\\nENTITY and ARCHITECTURE Names\\nThe name used in an ENTITY declaration and the corresponding ARCHITECTURE\\nmust be identical. The code\\nENTITY adder IS\\n...\\nEND adder ;\\nARCHITECTURE Structure OF adder4 IS\\n...\\nEND Structure ;\\nis erroneous because the ENTITYdeclaration uses the name adder, whereas the architecture\\nuses the name adder4.\\nMissing Semicolon\\nEvery VHDL statement must end with a semicolon.\\nUse of Quotes\\nSingle quotes are used for single-bit data, double quotes for multibit data, and no quotes\\nare used for integer data. Examples are given in section A.2.\\nCombinational versus Sequential Statements\\nCombinational statements include simple signal assignments, selected signal assign-\\nments, and generate statements. Simple signal assignments can be used either outside or\\ninside a PROCESS statement. The other types of combinational statements can be used\\nonly outside a PROCESS statement.\\n828\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY mealy IS\\nPORT ( Clock, Resetn : IN\\nSTD LOGIC ;\\nw\\n: IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND mealy ;\\nARCHITECTURE Behavior OF mealy IS\\nTYPE State type IS (A, B) ;\\nSIGNAL y : State type ;\\nBEGIN\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\nCASE y IS\\nWHEN A >\\nIF w  0 THEN y < A ;\\nELSE y < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y < A ;\\nELSE y < B ;\\nEND IF ;\\nEND CASE ;\\nEND IF ;\\nEND PROCESS ;\\nPROCESS ( y, w )\\nBEGIN\\nCASE y IS\\nWHEN A >\\nz < 0 ;\\nWHEN B >\\nz < w ;\\nEND CASE ;\\nEND PROCESS ;\\nEND Behavior ;\\nFigure A.48\\nAn example of a Mealy-type machine.\\nA.11\\nCommon Errors in VHDL Code\\n829\\nSequential statements include IF, CASE, and LOOP statements. Each of these types\\nof statements can be used only inside a process statement.\\nComponent Instantiation\\nThe following statement contains two errors\\ncontrol: shiftr GENERIC MAP ( K => 3 ) ;\\nPORT MAP ( 1, Clock, w, Q ) ;\\nThere should be no semicolon at the end of the rst line, because the two lines represent a\\nsingle VHDL statement. Also, it is illegal to associate a constant value (1) with a port on\\na component. The following code shows how the two errors can be xed\\nSIGNAL High ;\\n...\\nHigh <= 1 ;\\ncontrol: shiftr GENERIC MAP ( K => 3 )\\nPORT MAP ( High, Clock, w, Q ) ;\\nLabel, Signal, and Variable Names\\nIt is illegal to use any VHDLkeyword as a label, signal, or variable name. For example,\\nit is illegal to name a signal In or Out. Also, it is illegal to use the same name multiple\\ntimes for any label, signal, or variable in a given VHDL design. A common error is to use\\nthe same name for a signal and a variable used as the index in a generate or loop statement.\\nFor instance, if the code uses the generate statement\\nGenerate_label:\\nFOR i IN 0 TO 3 GENERATE\\nbit: fulladd PORT MAP ( C(i), X(i), Y(i), S(i), C(i+1) ) ;\\nEND GENERATE ;\\nthen it is illegal to dene a signal named i (or I, because VHDLdoes not distinguish between\\nlower and uppercase letters).\\nImplied Memory\\nAs shown in section A.10, implied memory is used to describe storage elements. Care\\nmust be taken to avoid unintentional implied memory. The code\\nIF LA = 1 THEN\\nEA <= 1 ;\\nEND IF ;\\n830\\nA P P E N D I X\\nA\\n\\nVHDL Reference\\nresults in implied memory for the EA signal. If this is not desired, then the code can be\\nxed by writing\\nIF LA = 1 THEN\\nEA <= 1 ;\\nELSE\\nEA <= 0 ;\\nEND IF ;\\nImplied memory also applies to CASE statements. The statement\\nCASE y IS\\nWHEN S1 =>\\nEA <= 1 ;\\nWHEN S2 =>\\nEB <= 1 ;\\nEND CASE ;\\ndoes not specify the value of the EA signal when y is not equal to S1, and it does not specify\\nthe value of EB when y is not equal to S2. To avoid having implied memory for both EA\\nand EB, these signals should be assigned default values, as in the code\\nEA <= 0 ; EB <= 0 ;\\nCASE y IS\\nWHEN S1 =>\\nEA <= 1 ;\\nWHEN S2 =>\\nEB <= 1 ;\\nEND CASE ;\\nIn general, the designer should attempt to write VHDL code that contains as few errors\\nas possible because nding the source of an error can often be difcult.\\nA.12\\nConcluding Remarks\\nThis appendix describes all the important VHDL constructs that are useful for the synthesis\\nof logic circuits. As mentioned earlier, we do not discuss any features of VHDL that are\\nuseful only for simulation of circuits, or for other purposes. A reader who wishes to learn\\nmore about using VHDL can refer to specialized books [18].\\nA.12\\nConcluding Remarks\\n831\\nReferences\\n1.\\nInstitute of Electrical and Electronics Engineers, 1076-1993 IEEE Standard VHDL\\nLanguage Reference Manual, 1993.\\n2.\\nD. L. Perry, VHDL, 3rd ed. (McGraw-Hill: New York, 1998).\\n3.\\nZ. Navabi, VHDLAnalysis and Modeling of Digital Systems, 2nd ed.\\n(McGraw-Hill: New York, 1998).\\n4.\\nJ. Bhasker, A VHDL Primer, 3rd ed. (Prentice-Hall: Englewood Cliffs, NJ, 1998).\\n5.\\nK. Skahill, VHDL for Programmable Logic (Addison-Wesley: Menlo Park, CA,\\n1996).\\n6.\\nA. Dewey, Analysis and Design of Digital Systems with VHDL (PWS Publishing Co.:\\nBoston, MA, 1997).\\n7.\\nS. Yalamanchili, VHDL Starters Guide (Prentice-Hall: Upper Saddle River, NJ,\\n1998).\\n8.\\nP. Ashenden, The Designers Guide to VHDL, 2nd ed. (Morgan Kaufmann: San\\nFrancisco, CA, 2001).\\n833\\na p p e n d i x\\nB\\nTutorial 1Introduction to\\nQuartus II CAD Software\\nQuartus II is a sophisticated CAD system. As most commercial CAD tools are continuously\\nbeing improved and updated, Quartus II has gone through a number of releases. In this\\ntutorial we assume that the reader is using the version of the software known as Quartus II\\n7.2 or later. For simplicity, in our discussion we will refer to this software package simply\\nas Quartus II.\\nIn this tutorial we introduce the design of logic circuits using Quartus II. Step-by-step\\ninstructions are presented for performing design entry with two methods: using schematic\\ncapture and writing VHDL code, as well as with a combination of the two. The tutorial also\\nillustrates the process of simulation.\\nB.1\\nIntroduction\\nThistutorialassumesthatthereaderhasaccesstoacomputeronwhichQuartusIIisinstalled.\\nInstructions for installing Quartus II are provided with the software. The Quartus II software\\nwill run on several different types of computer systems. For this tutorial a computer running\\nMicrosoft Windows XP is assumed. Although Quartus II operates similarly on all of the\\nsupported types of computers, there are some minor differences. A reader who is not\\nusing Microsoft Windows XP may experience some slight discrepancies from this tutorial.\\nExamples of potential differences are the locations of les in the computers le system\\nand the exact appearance of windows displayed by the software. All such discrepancies are\\nminor and will not affect the readers ability to follow the tutorial.\\nThis tutorial does not describe how to use the operating system provided on the com-\\nputer. We assume that the reader already knows how to perform actions such as running\\nprograms, operating a mouse, moving, resizing, minimizing and maximizing windows,\\ncreating directories (folders) and les, and the like. A reader who is not familiar with these\\nprocedures will need to learn how to use the computers operating system before proceeding.\\n834\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nB.1.1\\nGetting Started\\nEach logic circuit, or subcircuit, being designed in Quartus II is called a project. The\\nsoftware works on one project at a time and keeps all information for that project in a single\\ndirectory in the le system (we use the traditional term directory for a location in the le\\nsystem, but in Microsoft Windows the term folder is used). To begin a new logic circuit\\ndesign, the rst step is to create a directory to hold its les. As part of the installation of\\nthe Quartus II software, a few sample projects are placed into a directory called qdesigns.\\nTo hold the design les for this tutorial, we will use a directory tutorial1. The location and\\nname of the directory is not important; hence the reader may use any valid directory.\\nStart the Quartus II software. You should see a display similar to the one in Figure B.1.\\nThis display consists of several windows that provide access to all features of Quartus II,\\nwhich the user selects with the computer mouse.\\nMost of the commands provided by Quartus II can be accessed by using a set of menus\\nthat are located below the title bar. For example, in Figure B.1 clicking the left mouse\\nbutton on the menu named File opens the menu shown in Figure B.2. Clicking the left\\nFigure B.1\\nThe main Quartus II display.\\nB.1\\nIntroduction\\n835\\nFigure B.2\\nAn example of the File menu.\\nmouse button on the item Exit exits from Quartus II. In general, whenever the mouse is\\nemployed to select something, the left button is used. Hence we will not normally specify\\nwhich button to press. In the few cases when it is necessary to use the right mouse button,\\nit will be specied explicitly. For some commands it is necessary to access two or more\\nmenus in sequence. We use the convention Menu1 > Menu2 > Item to indicate that to\\nselect the desired command the user should rst click the left mouse button on Menu1, then\\nwithin this menu click on Menu2, and then within Menu2 click on Item. For example, File\\n> Exit uses the mouse to exit from the Quartus II system. Many Quartus II commands have\\nan associated icon displayed in one of the toolbars. To see the list of available toolbars,\\nselect Tools > Customize > Toolbars. Once a toolbar is opened, it can be moved with\\nthe mouse, and icons can be dragged from one toolbar to another. To see the Quartus II\\ncommand associated with an icon, position the mouse cursor on top of the icon and a tooltip\\nwill appear that displays the command name.\\n836\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nIt is possible to modify the appearance of the Quartus II display in Figure B.1 in many\\nways. Section B.6 shows how to move, resize, close, and open windows within the main\\nQuartus II display.\\nQuartus II On-Line Help\\nQuartus II provides comprehensive on-line documentation that answers many of the\\nquestions that may arise when using the software. The documentation is accessed from the\\nmenu in the Help window. To get some idea of the extent of documentation provided, it is\\nworthwhile for the reader to browse through the Help topics. For instance, selecting Help\\n> How to Use Help gives an indication of what type of help is provided.\\nThe user can quickly search through the Help topics by selecting Help > Search, which\\nopens a dialog box into which key words can be entered. Another method, context-sensitive\\nhelp, is provided for quickly nding documentation for specic topics. While using any\\napplication, pressing the F1 function key on the keyboard opens a Help display that shows\\nthe commands available for that application.\\nB.2\\nStarting a New Project\\nTo start working on a new design we rst have to dene a new design project. Quartus II\\nmakes the designers task easier by providing support in the form of a wizard. Select\\nFile > New Project Wizard to reach a window that indicates the capability of this wiz-\\nard. Press Next to get the window shown in Figure B.3. Set the working directory to be\\ntutorial1\\\\designstyle1. The project must have a name, which may optionally be the same\\nas the name of the directory. We have chosen the name example_schematic because our\\nrst example involves design entry by means of schematic capture. Observe that Quartus II\\nautomatically suggests that the name example_schematic be also the name of the top-level\\ndesign entity in the project. This is a reasonable suggestion, but it can be ignored if the\\nuser wants to use a different name. Press Next. Since we have not yet created the directory\\ntutorial1\\\\designstyle1, Quartus II displays the pop-up box in Figure B.4 asking if it should\\ncreate the desired directory. Click Yes, which leads to the window in Figure B.5. In this\\nwindow the designer can specify which existing les (if any) should be included in the\\nproject. We have no existing les, so click Next.\\nIn the window shown in Figure B.6 we can specify the type of device in which the\\ndesigned circuit will be implemented. Although the choice of device is unimportant for\\nthe purpose of this tutorial, choose the device family called Cyclone II, which is a type of\\nFPGA that we will use in Appendix C. We do not need to choose a specic device within\\nthe Cyclone II family, so click on the selection Auto device selected by the Fitter.\\nNow, the window in Figure B.7 appears, which allows the designer to specify third-\\nparty CAD tools (i.e. those that are not a part of the Quartus II software) that should be used.\\nIn this book, we have used the term CAD tools to refer to software packages developed for\\nuse in computer aided design tasks. Another term for software of this type is EDA tools,\\nwhere the acronym stands for electronic design automation. This term is used in Quartus II\\nB.2\\nStarting a New Project\\n837\\nFigure B.3\\nSpecifying the project directory and name.\\nFigure B.4\\nQuartus II can create the desired directory.\\nmessages that refer to third party tools, which are the tools developed and marketed by\\ncompanies other than Altera. Since we will rely solely on Quartus II, we will not choose\\nany other tools. Press Next to advance to a summary screen, and then press Finish to return\\nto the main Quartus II display in Figure B.1, but with example_schematic specied as the\\nnew project.\\n838\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.5\\nA window for inclusion of design les.\\nB.3\\nDesign Entry Using Schematic Capture\\nAs explained in Chapter 2, commonly used design entry methods include schematic capture\\nand VHDL code. This section illustrates the process of using the schematic capture tool\\nprovided in Quartus II, which is called the Block Editor. As a simple example, we will draw\\na schematic for the logic function f = x1x2 + x2x3. A circuit diagram for f was shown in\\nFigure 2.30 and is reproduced as Figure B.8a. The truth table for f is given in Figure B.8b.\\nChapter 2 also introduced functional simulation. After creating the schematic, we show\\nhow to use the simulator in Quartus II to verify the correctness of the designed circuit.\\nB.3.1\\nUsing the Block Editor\\nThe rst step is to draw the schematic. In the Quartus II display select File > New. A\\nwindow that appears, shown in Figure B.9, allows the designer to choose the type of le\\nB.3\\nDesign Entry Using Schematic Capture\\n839\\nFigure B.6\\nSpecication of the device family.\\nthat should be created. The possible le types include schematics, VHDL code, and other\\nhardware description language les such as Verilog andAHDL (Alteras proprietary HDL).\\nIt is also possible to use a third-party synthesis tool to generate a le that represents the\\ncircuit in a standard format called EDIF (Electronic Design Interface Format). The EDIF\\nstandard provides a convenient mechanism for exchanging information between EDAtools.\\nSince we want to illustrate the schematic-entry approach in this section, choose Block\\nDiagram/Schematic File and click OK. This selection opens the Block Editor window\\nshown on the right side of Figure B.10. Drawing a circuit in this window will produce the\\ndesired block diagram le.\\nImporting Logic Gate Symbols\\nThe Block Editor provides several libraries that contain circuit elements which can be\\nimported into a schematic. For our simple example we will use a library called primitives,\\nwhich contains basic logic gates. To access the library, double-click on the blank space\\ninside the Block Editor display to open the window in Figure B.11 (another way to open\\nthis window is to select Edit > Insert Symbol or by clicking on the AND gate symbol in the\\ntoolbar). In the gure, the box labeled Libraries lists several libraries that are provided with\\n840\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.7\\nInclusion of other EDA tools.\\nx3\\n(a) Circuit\\n(b) Truth table\\nf\\nx3\\nx1\\nx2\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\nx2\\nf\\n0\\n0\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\nx1\\n1\\n1\\n1\\n1\\nx3\\n(a) Circuit\\n(b) Truth table\\nf\\nx3\\nx1\\nx2\\n0\\n0\\n1\\n1\\n0\\n1\\n0\\n1\\n0\\n1\\n0\\n0\\nx2\\nf\\n0\\n0\\n1\\n0\\n1\\n0\\n0\\n1\\n1\\n1\\n1\\n1\\n0\\n0\\n0\\n0\\nx1\\n1\\n1\\n1\\n1\\nFigure B.8\\nThe logic function of Figure 2.30.\\nB.3\\nDesign Entry Using Schematic Capture\\n841\\nFigure B.9\\nChoosing the type of design le.\\nQuartus II. To expand the list, click on the small + symbol next to c:\\\\quartus\\\\libraries, then\\nclick on the + next to primitives, and nally click on the + next to logic. Now, double-click\\non the and2 symbol to import it into the schematic (you can alternatively click on and2 and\\nthen click OK). A two-input AND-gate symbol now appears in the Block Editor window.\\nUsing the mouse, move the symbol to the position where it should appear in the diagram\\nand place it there by clicking the mouse.\\nAny symbol in a schematic can be selected by using the mouse. Position the mouse\\npointer on top of the AND-gate symbol in the schematic and click the mouse to select it.\\nThe symbol is highlighted in color. To move a symbol, select it and, while continuing to\\npress the mouse button, drag the mouse to move the symbol. To make it easier to position\\nthe graphical symbols, a grid of guidelines can be displayed in the Block Editor window\\nby selecting View > Show Guidelines.\\nThe logic function f requires a second two-input AND gate, a two-input OR gate, and\\na NOT gate. Use the following steps to import them into the schematic.\\nPosition the mouse pointer over the AND-gate symbol that has already been imported.\\nPress and hold down the Ctrl keyboard key and click and drag the mouse on the AND-\\ngate symbol. The Block Editor automatically imports a second instance of the AND-gate\\nsymbol. This shortcut procedure for making a copy of a circuit element is convenient when\\nyou need many instances of the same element in a schematic. Of course, an alternative\\napproach is to import each instance of the symbol by opening the primitives library as\\ndescribed above.\\nTo import the OR-gate symbol, again double-click on a blank space in the Block Editor\\nto get to the primitives library. Use the scroll bar to scroll down through the list of gates\\n842\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.10\\nBlock Editor window.\\nto nd the symbol named or2. Import this symbol into the schematic. Next import the\\nNOT gate using the same procedure. To orient the NOT gate so that it points downward,\\nas depicted in Figure B.8a, select the NOT-gate symbol and then use the command Edit >\\nRotate by Degrees > 270 to rotate the symbol 270 degrees counterclockwise. The symbols\\nin the schematic can be moved by selecting them and dragging the mouse, as explained\\nabove. More than one symbol can be selected at the same time by clicking the mouse\\nand dragging an outline around the symbols. The selected symbols are moved together by\\nclicking on any one of them and moving it. Experiment with this procedure. Arrange the\\nsymbols so that the schematic appears similar to the one in Figure B.12.\\nImporting Input and Output Symbols\\nNow that the logic-gate symbols have been entered, it is necessary to import symbols\\nto represent the input and output ports of the circuit. Open the primitives library again.\\nScroll down past the gates until you reach pins. Import the symbol named input into the\\nschematic. Import two additional instances of the input symbol. To represent the output of\\nthe circuit, open the primitives library and import the symbol named output. Arrange the\\nsymbols to appear as illustrated in Figure B.13.\\nB.3\\nDesign Entry Using Schematic Capture\\n843\\nFigure B.11\\nSelection of logic symbols.\\nAssigning Names to Input and Output Symbols\\nPoint to the word pin_name on the input pin symbol in the upper-left corner of the\\nschematic and double-click the mouse. The pin name is selected, allowing a new pin name\\nto be typed. Type x1 as the pin name. Hitting carriage return immediately after typing the\\npin name causes the mouse focus to move to the pin directly below the one currently being\\nnamed. This method can be used to name any number of pins. Assign the names x2 and\\nx3 to the middle and bottom input pins, respectively. Finally, assign the name f to the out-\\nput pin.\\nConnecting Nodes with Wires\\nThe next step is to draw lines (wires) to connect the symbols in the schematic together.\\nClick on the icon that looks like a big arrowhead in the vertical toolbar. This icon is called\\nthe Selection tool, and it allows the Block Editor to change automatically between the\\nmodes of selecting a symbol on the screen or drawing wires to interconnect symbols. The\\nappropriate mode is chosen depending on where the mouse is pointing.\\nMove the mouse pointer on top of the x1 input symbol. When pointing anywhere\\non the symbol except at the right edge, the mouse pointer appears as crossed arrowheads.\\nThis indicates that the symbol will be selected if the mouse button is pressed. Move the\\n844\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.12\\nImported gate symbols.\\nFigure B.13\\nThe desired arrangement of gates and pins.\\nmouse to point to the small line, called a pinstub, on the right edge of the x1 input symbol.\\nThe mouse pointer changes to a crosshair, which allows a wire to be drawn to connect the\\npinstub to another location in the schematic. A connection between two or more pinstubs\\nin a schematic is called a node. The name derives from electrical terminology, where the\\nterm node refers to any number of points in a circuit that are connected together by wires.\\nConnect the input symbol for x1 to theAND gate at the top of the schematic as follows.\\nWhile the mouse is pointing at the pinstub on the x1 symbol, click and hold the mouse\\nB.3\\nDesign Entry Using Schematic Capture\\n845\\nbutton. Drag the mouse to the right until the line (wire) that is drawn reaches the pinstub on\\nthe top input of theAND gate; then release the button. The two pinstubs are now connected\\nand represent a single node in the circuit.\\nUse the same procedure to draw a wire from the pinstub on the x2 input symbol to\\nthe other input on the AND gate. Then draw a wire from the pinstub on the input of the\\nNOT gate upward until it reaches the wire connecting x2 to the AND gate. Release the\\nmouse button and observe that a connecting dot is drawn automatically. The three pinstubs\\ncorresponding to the x2 input symbol, the AND-gate input, and the NOT-gate input now\\nrepresent a single node in the circuit. Figure B.14 shows a magnied view of the part of the\\nschematic that contains the connections drawn so far. To increase or decrease the portion\\nof the schematic displayed on the screen, use the icon that looks like a magnifying glass in\\nthe toolbar.\\nTo complete the schematic, connect the output of the NOT gate to the lower AND gate\\nand connect the input symbol for x3 to thatAND gate as well. Connect the outputs of the two\\nAND gates to the OR gate and connect the OR gate to the f output symbol. If any mistakes\\nare made while connecting the symbols, erroneous wires can be selected with the mouse\\nand then removed by pressing the Delete key or by selecting Edit > Delete. The nished\\nschematic is depicted in Figure B.15. Save the schematic using File > Save As and choose\\nthe name example_schematic. Note that the saved le is called example_schematic.bdf.\\nTry to rearrange the layout of the circuit by selecting one of the gates and moving it.\\nObserve that as you move the gate symbol all connecting wires are adjusted automatically.\\nThis takes place because Quartus II has a feature called rubberbanding which was activated\\nby default when you chose to use the Selection tool. There is a rubberbanding icon, which\\nis the icon in the toolbar that looks like an L-shaped wire with small tick marks on the\\nFigure B.14\\nExpanded view of the circuit.\\n846\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.15\\nThe completed schematic.\\ncorner. Observe that this icon is highlighted to indicate the use of rubberbanding. Turn the\\nicon off and move one of the gates to see the effect of this feature.\\nSince our example schematic is quite simple, it is easy to draw all the wires in the\\ncircuit without producing a messy diagram. However, in larger schematics some nodes that\\nhave to be connected may be far apart, in which case it is awkward to draw wires between\\nthem. In such cases the nodes are connected by assigning labels to them, instead of drawing\\nwires. See Help for a more detailed description.\\nB.3.2\\nSynthesizing a Circuit from the Schematic\\nAfter a schematic is entered into a CAD system, it is processed by a number of CAD tools.\\nWe showed in Chapter 2 that the rst step in the CAD ow uses the synthesis tool to translate\\nthe schematic into logic expressions. Then, the next step in the synthesis process, called\\ntechnology mapping, determines how each logic expression should be implemented in the\\nlogic elements available in the target chip.\\nUsing the Compiler\\nThe CAD tools available in Quartus II are divided into a number of modules. Select\\nProcessing > Compiler Tool to open the window in Figure B.16, which shows four of the\\nmain modules. TheAnalysis & Synthesis module performs the synthesis step in Quartus II.\\nIt produces a circuit of logic elements, where each element can be directly implemented in\\nthe target chip. The Fitter module determines the exact location on the chip where each of\\nthese elements produced by synthesis will be implemented. A detailed discussion of CAD\\nmodules is provided in Chapter 12.\\nThese Quartus II modules are controlled by an application program called the Compiler.\\nThe Compiler can be used to run a single module at a time, or it can invoke multiple modules\\nB.3\\nDesign Entry Using Schematic Capture\\n847\\nFigure B.16\\nThe Compiler Tool window.\\nin sequence. There are several ways to access the Compiler in the Quartus II user interface.\\nIn Figure B.16 clicking on the leftmost button under Analysis & Synthesis will run this\\nmodule. Similarly, the Fitter module can be executed by clicking its leftmost button in the\\ngure. Pressing the Start button runs the modules in Figure B.16 in sequence.\\nAnother convenient way of accessing the Compiler is to use the Processing > Start\\nmenu. The command for running the synthesis module is Processing > Start > Start\\nAnalysis & Synthesis. Part of the synthesis module can also be invoked by using the\\ncommand Processing > Start > Start Analysis & Elaboration. This command runs only\\nthe early part of synthesis, which checks the design project for syntax errors, and identies\\nthe major subdesign names that are present in the project. The command Processing >\\nStart Compilation is equivalent to pressing the Start button in Figure B.16. There is also a\\ntoolbar icon for this command, which looks like a purple triangle.\\nAn efcient way of using the CAD tools is to run only the modules that are needed at\\nany particular phase of the design process. This approach is pragmatic because some of the\\nCAD tools may require a long time, on the order of hours, to complete when processing\\na large design project. For the purpose of this tutorial, we wish to perform functional\\nsimulation of our schematic. Since only the output of synthesis is needed to perform this\\ntask, we will run only the synthesis module.\\nSelect Processing > Start > Start Analysis & Synthesis, use the corresponding icon in\\nthe toolbar, or use the shortcut Ctrl-k. As the compilation proceeds, its progress is reported\\nin the lower-right corner of the Quartus II display, and also in the Status utility window\\non the left side (if this window is not open it can be accessed by selecting View > Utility\\nWindows > Status). Successful (or unsuccessful) compilation is indicated in a pop-up box.\\nAcknowledge it by clicking OK and examine the compilation report depicted in Figure B.17\\n(if the report is not already opened, it can be accessed by clicking on the Report icon in\\nthe Compiler Tool window, using the corresponding toolbar icon which looks like a white\\nsheet on top of a blue chip or by selecting Processing > Compilation Report).\\nThe compilation report provides a lot of information that may be of interest to the\\ndesigner. For example, it shows that our small design uses only four pins and one logic\\nelement in a Cyclone II FPGA.\\n848\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.17\\nThe compilation report summary.\\nErrors\\nQuartus II displays messages produced during compilation in the Messages window.\\nThis window is at the bottom of the Quartus II display in Figure B.1. If the schematic is\\ndrawn correctly, one of the messages will state that the compilation was successful and that\\nthere are no errors.\\nTo see what happens if an error is made, remove the wire that connects input x3 to\\nthe bottom AND gate and compile the modied schematic. Now, the compilation is not\\nsuccessful and two error messages are displayed. The rst one tells the designer that the\\naffected AND gate is missing a source. The second states that there is one error and one\\nwarning. In a large circuit it may be difcult to nd the location of an error. Quartus II\\nprovides help whereby if the user double-clicks on the error message, the corresponding\\nlocation (AND gate in our case) will be highlighted. Reconnect the removed wire and\\nrecompile the corrected circuit.\\nB.3.3\\nSimulating the Designed Circuit\\nQuartus II includes a simulation tool that can be used to simulate the behavior of the designed\\ncircuit. Before the circuit can be simulated, it is necessary to create the desired waveforms,\\ncalled test vectors, to represent the input signals. We will use the Quartus II Waveform\\nEditor to draw test vectors.\\nUsing the Waveform Editor\\nOpen the Waveform Editor window by selecting File > New, which gives the window\\nin Figure B.9. Click on the Other Files tab to reach the window displayed in Figure B.18.\\nChoose Vector Waveform File and click OK.\\nThe Waveform Editor window is depicted in Figure B.19. Save the le under the name\\nexample_schematic.vwf, and note that this changes the name in the displayed window. Set\\nthe desired simulation to run from 0 to 160 ns by selecting Edit > End Time and entering\\nB.3\\nDesign Entry Using Schematic Capture\\n849\\nFigure B.18\\nChoose to prepare a test-vector le.\\nFigure B.19\\nThe Waveform Editor window.\\n160 ns in the dialog box that pops up. In the Waveform Editor, select View > Fit in Window\\nto display the entire simulation range of 0 to 160 ns in the window. You may want to resize\\nthe window to its maximum size.\\nNext, we want to include the input and output nodes of the circuit to be simulated.\\nThis is done by using the Node Finder utility. Click Edit > Insert Node or Bus to open the\\nwindow in Figure B.20. It is possible to type the name of a signal (pin) into the Name box,\\n850\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.20\\nThe Insert Node or Bus dialogue.\\nFigure B.21\\nThe Node Finder window.\\nbut it is more convenient to click on the button labeled Node Finder to open the window in\\nFigure B.21. The Node Finder utility has a lter used to indicate what type of nodes are to\\nbe found. Since we are interested in input and output pins, set the lter to Pins: all. Click\\nthe List button to nd the input and output nodes.\\nThe Node Finder displays on the left side of the window the nodes f, x1, x2, and x3.\\nClick on x3 and then click the > sign to add it to the Selected Nodes box on the right side\\nof the gure. Do the same for x2, x1, and f . Click OK to close the Node Finder window,\\nand then click OK in the window of Figure B.20. This leaves a fully displayed Waveform\\nEditor window, as shown in Figure B.22. If you did not select the nodes in the same order\\nas displayed in Figure B.22, it is possible to rearrange them. To move a waveform up or\\ndown in the Waveform Editor window, click on the node name (in the Name column) and\\nrelease the mouse button. The waveform is now highlighted to show the selection. Click\\nagain on the waveform and drag it up or down in the Waveform Editor.\\nB.3\\nDesign Entry Using Schematic Capture\\n851\\nFigure B.22\\nThe nodes needed for simulation.\\nWe will now specify the logic values to be used for the input signals during simulation.\\nThe logic values at the output f will be generated automatically by the simulator. To make it\\neasy to draw the desired waveforms, Quartus II displays (by default) the vertical guidelines\\nand provides a drawing feature that snaps on these lines (which can otherwise be invoked by\\nchoosing View > Snap to Grid). Observe also a solid vertical line, which can be moved by\\npointing to its top and dragging it horizontally. We will use this reference line in Tutorial\\n2. The waveforms can be drawn using the Selection tool, which is activated by selecting\\nthe icon in the vertical toolbar that looks like a big arrowhead.\\nTo simulate the behavior of a large circuit, it is necessary to apply a sufcient number\\nof input valuations and observe the expected values of the outputs. The number of possible\\ninput valuations may be huge, so it is necessary to choose a relatively small (but represen-\\ntative) sample of these input valuations. (The topic of circuit testing is explored in Chapter\\n11.) Our circuit is very small, so it can be simulated fully by applying all eight possible\\nvaluations of inputs x1, x2, and x3. Let us apply a new valuation every 20 ns. To start, all\\ninputs are zero. At the 20-ns point we want x3 to go to 1. Click on x3; this highlights the\\nsignal and activates the vertical toolbar that allows us to shape the selected waveform. If\\nthis toolbar is not visible, it can be opened by rst selecting Tools > Customize Waveform\\nEditor, and then clicking to enable the toolbar called Waveform Editor. The toolbar pro-\\nvides options such as setting the signal to 0, 1, unknown (X), high impedance (Z), dont\\ncare (DC), and inverting its existing value (INV). Observe that the output f is displayed as\\nhaving an unknown value at this time, which is indicated by a hashed pattern. A specic\\ntime interval is selected by pressing the mouse on a waveform at the start of the interval\\nand dragging it to its end; the selected interval is highlighted. Select the interval from 20\\nto 40 ns for x3 and set the signal to 1. Similarly, set x3 to 1 from 60 to 80 ns, 100 to 120\\nns, and 140 to 160 ns. Next, set x2 to 1 from 40 to 80 ns, and from 120 to 160 ns. Finally,\\nset x1 to 1 from 80 to 160 ns. Complete these assignments to obtain the image in Figure\\nB.23 and save the le.\\nA convenient mechanism for changing the input waveforms is provided by the Wave-\\nform Editing tool. The icon for the tool is in the vertical toolbar; it looks like two arrows\\npointing left and right. When the mouse is dragged over some time interval in which the\\n852\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.23\\nThe complete test vectors.\\nwaveform is 0 (1), the waveform will be changed to 1 (0). Experiment with this feature on\\nsignal x3.\\nPerforming the Simulation\\nAs explained in Section 2.9, a circuit can be simulated in two ways. The simplest way\\nis to assume that logic elements and interconnection wires are perfect, thus causing no delay\\nin propagation of signals through the circuit. This is called functional simulation. A more\\ncomplex alternative is to take all propagation delays into account, which leads to timing\\nsimulation. Typically, functional simulation is used to verify the functional correctness of\\na circuit as it is being designed. This takes much less time, because the simulation can\\nbe performed simply by using the logic expressions that dene the circuit. In this tutorial\\nwe will use only the functional simulation. We will deal with the timing simulation in\\nAppendix C.\\nTo perform the functional simulation, select Assignments > Settings to open the Set-\\ntings window. On the left side of this window click on Simulator to display the window\\nin Figure B.24 and choose Functional as the simulation mode. To complete the set up of\\nthe simulator select the command Processing > Generate Functional Simulation Netlist.\\nThe Quartus II simulator takes the test inputs and generates the outputs dened in the\\nexample_schematic.vwf le. A simulation run is started by selecting Processing > Start\\nSimulation, or by using the shortcut icon in the toolbar that looks like a blue triangle with\\na square wave below it. At the end of the simulation, Quartus II indicates its successful\\ncompletion and displays a simulation report shown in Figure B.25. As seen in the gure, the\\nSimulator creates a waveform for the output f. The reader should verify that the generated\\nwaveform corresponds to the truth table for f given in Figure B.8b.\\nWe have now completed our introduction to design using schematic capture. Select\\nFile > Close Project to close the current project. Next, we will show how to use Quartus II\\nto implement circuits specied in VHDL.\\nB.3\\nDesign Entry Using Schematic Capture\\n853\\nFigure B.24\\nSpecifying the simulation mode.\\nFigure B.25\\nThe result of functional simulation.\\n854\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nB.4\\nDesign Entry Using VHDL\\nThis section illustrates the process of using Quartus II to implement logic functions by\\nwriting VHDL code. We will implement the function f from section B.3, where we used\\nschematic capture. After entering the VHDL code, we will simulate it using functional\\nsimulation.\\nB.4.1\\nCreate Another Project\\nCreate a new project for the VHDL design in the directory tutorial1\\\\designstyle2. Use\\nthe New Project Wizard to create the project as explained in section B.2. Call the project\\nexample_vhdl and choose the same FPGA chip family for implementation. Note that we\\nare creating this project in a new directory, designstyle2, which is a subdirectory of the\\ndirectory tutorial1. While we could have created a new project, example_vhdl, in the\\nprevious directory designstyle1, it is a good practice to create different projects in separate\\ndirectories.\\nB.4.2\\nUsing the Text Editor\\nQuartus II provides a text editor that can be used for typing VHDL code. Select File >\\nNew to get the window in Figure B.9, choose VHDL File, and click OK. This opens the Text\\nEditor window. The rst step is to specify a name for the le that will be created. Select\\nFile > Save As to open the pop-up box depicted in Figure B.26. In the box labeled Save\\nas type choose VHDL File. In the box labeled File name type example_vhdl. (Quartus II\\nwill add the lename extension vhd, which must be used for all les that contain VHDL\\ncode.) Leave the box checked at the bottom of the gure, which species Add le to current\\nproject. This setting informs Quartus II that the new le is part of the currently open project.\\nSave the le. We should mention that it is not necessary to use the Text Editor provided in\\nQuartus II. Any text editor can be used to create the le named example_vhdl.vhd, as long\\nas the text editor can generate a plain text (ASCII) le. A le created using another text\\neditor can be placed in the directory tutorial1\\\\designstyle2 and included in the project by\\nspecifying it in the New Project Wizard screen shown in Figure B.5 or by identifying it in\\nthe Settings window of Figure B.24 under the category Files.\\nThe VHDL code for this example is shown in Figure 2.33. Enter this code into the\\nText Editor window, with one small modication. In Figure 2.33, the name of the entity\\nis example1. When creating the new project, we chose the name example_vhdl for the\\ntop-level design entity. Hence, the VHDL entity must match this name. The typed code\\nshould appear as shown in Figure B.27. Save the le, by using File > Save or the shortcut\\nCtrl-s.\\nMost of the commands available in the Text Editor are self-explanatory. Text is entered\\nat the insertion point, which is indicated by a thin vertical line. The insertion point can be\\nmoved by using either the keyboard arrow keys or the mouse. Two features of the Text\\nEditor are especially convenient for typing VHDL code. First, the editor displays different\\nB.4\\nDesign Entry Using VHDL\\n855\\nFigure B.26\\nOpening a new VHDL le.\\nFigure B.27\\nThe VHDL code entered in the Text Editor.\\ntypes of VHDL statements in different colors, and, second, the editor can automatically\\nindent the text on a new line so that it matches the previous line. Such options can be\\ncontrolled by the settings in Tools > Options > Text Editor.\\nUsing VHDL Templates\\nThe syntax of VHDL code is sometimes difcult for a designer to remember. To help\\nwith this issue, the Text Editor provides a collection of VHDL templates. The templates\\n856\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nprovide examples of various types of VHDL statements, such as an entity declaration, an\\narchitecture, and a signal assignment statement. The templates also contain some examples\\nof complete VHDL entities, such as counters. It is worthwhile to browse through the\\ntemplates by selecting Edit | Insert Template | VHDL to become familiar with this resource.\\nB.4.3\\nSynthesizing a Circuit from the VHDL Code\\nAs described for the design created with schematic capture in section B.3.2, select Pro-\\ncessing | Start | Start Analysis and Synthesis (shortcut Ctrl-k) so that the Compiler will\\nsynthesize a circuit that implements the given VHDL code. If the VHDL code has been\\ntyped correctly, the Compiler will display a message that says that no errors were generated.\\nA summary of the compilation report will be essentially the same as in Figure B.17.\\nIf the Compiler does not report zero errors, then at least one mistake was made when\\ntyping the VHDL code. In this case a message corresponding to each error found will be\\ndisplayed in the Messages window. Double-clicking on an error message will highlight the\\noffending statement in the VHDL code in the Text Editor window. Similarly, the Compiler\\nmay display some warning messages. Their details can be explored in the same way as in\\nthe case of error messages. The user can obtain more information about a particular error\\nor warning message by selecting the message and pressing the F1 key.\\nB.4.4\\nPerforming Functional Simulation\\nFunctional simulation of the VHDL code is done in exactly the same way as the simulation\\ndescribed earlier for the design created with schematic capture. Create a new Waveform\\nEditor le and select File | Save As to save the le with the name example_vhdl.vwf.\\nFollowing the procedure given in section B.3.3, import the nodes in the project into the\\nWaveform Editor. Draw the waveforms for inputs x1, x2, and x3 shown in Figure B.23. It is\\nalso possible to open the previously drawn waveform le example_schematic.vwf and then\\ncopy and paste the waveforms for x1, x2, and x3. The procedure for copying waveforms\\nis described in Help; it follows the standard Windows procedure for copying and pasting.\\nWe should also note that since the contents of the two les are identical, we can simply make\\na copy of the example_schematic.vwf le and save it under the name example_vhdl.vwf.\\nSelect the Functional Simulation option in Figure B.24 and select Processing | Gen-\\nerate Functional Simulation Netlist. Start the simulation. The waveform generated by the\\nSimulator for the output f should be the same as the waveform in Figure B.25.\\nB.4.5\\nUsing Quartus II to Debug VHDL Code\\nIn section B.3.2 we showed that the displayed messages can be used to quickly locate and\\nx errors in a schematic. A similar procedure is available for nding errors in VHDL code.\\nTo illustrate this feature, open the example_vhdl.vhd le with the Text Editor. In the eighth\\nline, which is the signal assignment statement, delete the semicolon at the end of the line.\\nB.5\\nMixing Design-Entry Methods\\n857\\nFigure B.28\\nThe Message window.\\nSave the example_vhdl.vhd le and then run the Compiler again. The Compiler detects one\\nerror and displays the messages shown in Figure B.28. The error message species that\\nthe problem was identied when processing line 9 in the VHDL source code le. Double-\\nclick on this message to locate the corresponding part of the VHDL code. The Text Editor\\nwindow is automatically displayed with line 9 highlighted.\\nFix the error by reinserting the missing semicolon; then save the le and run the\\nCompiler again to conrm that the error is xed. We have now completed the introduction\\nto design using VHDL code. Close this project.\\nB.5\\nMixing Design-Entry Methods\\nIt is possible to design a logic circuit using a mixture of design-entry methods. As an\\nexample, we will design a circuit that implements the function\\nf = x1x2 + x2x3\\nwhere\\nx1 = w1w2 + w3w4\\nx3 = w1w3 + w2w4\\nHence, the circuit has ve inputs, x2 and w1 through w4, and an output f. We already\\ndesigned a circuit for\\nf = x1x2 + x2x3\\nin section B.3 by using the schematic entry approach. To show how schematic capture\\nand VHDL can be mixed, we will create VHDL code for expressions x1 and x3, and then\\nmake a top-level schematic that connects this VHDL subcircuit to the schematic created in\\nsection B.3.\\nB.5.1\\nUsing Schematic Entry at the Top Level\\nUsing the approach explained in section B.2, create a new project in a directory named\\ntutorial1\\\\designstyle3. Use the name example_mixed1 for both the project and the top-\\n858\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nENTITY vhdlfunctions IS\\nPORT ( w1, w2, w3, w4 : IN\\nBIT ;\\ng, h\\n: OUT BIT ) ;\\nEND vhdlfunctions ;\\nARCHITECTURE LogicFunc OF vhdlfunctions IS\\nBEGIN\\ng < (w1 AND w2) OR (w3 AND w4);\\nh < (w1 AND w3) OR (w2 AND w4);\\nEND LogicFunc ;\\nFigure B.29\\nVHDL code for the vhdlfunctions subcircuit.\\nlevel entity. For the New Project Wizards screens in Figures B.5 to B.7, use the same\\nsettings as we did in section B.2. With the example_mixed1 project open, select File | New\\nto open the window in Figure B.9, and select VHDL as the type of le to create. Type the\\ncode in Figure B.29 and then save the le with the name vhdlfunctions.vhd.\\nTo include the subcircuit represented by vhdlfunctions.vhd in a schematic we need to\\ncreate a symbol for this le that can be imported into the Block Editor. To do this, select File\\n| Create/Update | Create Symbol Files for Current File. In response, Quartus II generates\\na Block Symbol File, vhdlfunctions.bsf, in the tutorial1\\\\designstyle3 directory.\\nWe also wish to use the example_schematic circuit created in section B.2 as a subcircuit\\nin the example_mixed1 project. In the same way that we needed to make a symbol for\\nvhdlfunctions, a Block Editor symbol is required for example_schematic. Select File | Open\\nand browse to open the le tutorial1\\\\designstyle1\\\\example_schematic.bdf. Now, select File\\n| Create/Update | Create Symbol Files for Current File. Quartus II will generate the le\\nexample_schematic.bsf in the designstyle1 directory. Close the example_schematic.bdf le.\\nWe will now create the top-level schematic for our mixed-design project. Select File\\n| New and specify Block Diagram/Schematic File as the type of le to create. To save\\nthe le, select File | Save As and browse to the directory tutorial1\\\\designstyle3. It is\\nnecessary to browse back to our designstyle3 directory because Quartus II always remem-\\nbers the last directory that has been accessed; in the preceding step we had created the\\nexample_schematic.bsf symbol le in the designstyle1 directory.\\nUse the name exam-\\nple_mixed1.bdf when saving the top-level le.\\nToimportthevhdlfunctionsandexample_schematicsymbols, double-clickontheBlock\\nEditor screen, or select Edit | Insert Symbol. This command opens the window in Figure\\nB.30. Click on the + next to the label Project on the top-left of the gure, and then click on the\\nitem vhdlfunctions to select this symbol. Click OK to import the symbol into the schematic.\\nNext, we need to import the example_schematic subcircuit. Since this symbol is stored in\\nthe designstyle1 project directory, it is not listed under the Project label in Figure B.30. To\\nnd the symbol, browse on the Name: box in the gure. Locate example_schematic.bsf in\\nthe tutorial1\\\\designstyle1 directory and perform the import operation. Finally, import the\\ninput and output symbols from the primitives library and make the wiring connections, as\\nexplained in section B.3, to obtain the nal circuit depicted in Figure B.31.\\nCompile the schematic. If Quartus II produces an error saying that it cannot nd the\\nschematic le example_schematic.bdf, then you need to tell Quartus II where to look for\\nB.5\\nMixing Design-Entry Methods\\n859\\nFigure B.30\\nImporting the symbol for the vhdlfunctions subcircuit.\\nFigure B.31\\nThe complete circuit.\\n860\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nthis le. Select Assignments | Settings to open the Settings window, which was displayed\\nin Figure B.24. On the left side of this window, click on User Libraries, and then in the\\nLibrary name box browse to nd the directory tutorial1\\\\designstyle1. Click Open to add\\nthis directory into the Libraries box of the Settings window. Finally, click OK to close the\\nSettings window and then try again to compile the project.\\nTo verify its correctness, the circuit has to be simulated. This circuit has ve inputs,\\nso there are 32 possible input valuations that could be tested. Instead, we will randomly\\nchoose just six valuations, as shown in Figure B.32, and perform the simulation. The\\ncorrect values of f which are produced by the simulator are shown in the gure. (Chapter\\n11 deals with the testing issues in detail and explains that using a relatively small number\\nof randomly-chosen input test vectors is a reasonable approach.)\\nB.5.2\\nUsing VHDL at the Top Level\\nThe previous example shows how a schematic can be used as a top-level design le for\\nour simple hierarchical circuit. An alternative approach is to use VHDL at the top level\\nand instantiate in this code the subcircuits shown in Figure B.31. The VHDL code that\\nwe wrote in section B.4, presented in Figure B.27, is equivalent to the example_schematic\\nsubcircuit. It can be instantiated in a top-level VHDL entity as illustrated in Figure B.33.\\nThis entity, named example_mixed2, implements the same function that we designed by\\nusing schematic capture in Figure B.31. We show how to write this style of hierarchical\\nVHDL code in Chapters 4 and 5. The reader may wish to create a new Quartus II project\\nfor this code, which can then be compiled and simulated using the test vectors from Figure\\nB.32.\\nFigure B.32\\nSimulation results for the example_mixed1 circuit.\\nB.6\\nQuartus II Windows\\n861\\nENTITY example mixed2 IS\\nPORT ( w1, w2, w3, w4, x2 : IN\\nBIT;\\nf\\n: OUT BIT );\\nEND example mixed2;\\nARCHITECTURE Structure OF example mixed2 IS\\nCOMPONENT example vhdl\\nPORT ( x1, x2, x3\\n: IN\\nBIT;\\nf\\n: OUT BIT );\\nEND COMPONENT;\\nCOMPONENT vhdlfunctions\\nPORT ( w1, w2, w3, w4 : IN\\nBIT;\\ng, h\\n: OUT BIT );\\nEND COMPONENT;\\nSIGNAL g, h : BIT;\\nBEGIN\\ngandh: vhdlfunctions PORT MAP ( w1, w2, w3, w4, g, h );\\ninst1: example vhdl PORT MAP ( g, x2, h, f );\\nEND Structure;\\nFigure B.33\\nThe top-level VHDL entity for the example_mixed2 example.\\nB.6\\nQuartus II Windows\\nThe Quartus II display contains a number of utility windows, which can be positioned in\\nvarious places on the screen, changed in size, or closed. In Figure B.34, ve Quartus II\\nwindows are displayed. The Project Navigator window is shown near the top left of the\\ngure. Under the heading Compilation Hierarchy, it depicts a tree-like structure of the\\ndesigned circuit using the names of the modules in the schematic of Figure B.31. To see the\\nusefulness of this window, open the previously compiled project example_mixed1 to get to\\nthe display that corresponds to Figure B.34. Now, double-click on the name vhdlfunctions\\nin the Project Navigator. Quartus II will automatically open the le vhdlfunctions.vhd.\\nSimilarly, you can double-click on the name example_schematic and the corresponding\\nschematic will be opened. The Status window is located below the Project Navigator\\nwindow. As you have already observed, this window displays the compilation progress as a\\nproject is being compiled by Quartus II. At the bottom of Figure B.34 there is the Message\\nwindow, which displays user messages produced during the compilation process.\\nThe large area on the right side of the Quartus II display is used for various purposes.\\nAs we have seen, it is used by the Block Editor, Text Editor, and Waveform Editor. It is\\nalso used to display various results of compilation and simulation.\\nAutility window can be moved by dragging its title bar, resized by dragging the window\\nborder, or closed by clicking on the X in the top-right corner. A specic utility window can\\nbe opened by using the View | Utility Windows command.\\nThe commands available in Quartus II are context sensitive, depending on which Quar-\\ntus II tool is currently being used. For example, when the Text Editor is in use, the Edit\\n862\\nA P P E N D I X\\nB\\n\\nTutorial 1Introduction to Quartus II CAD Software\\nFigure B.34\\nThe main Quartus II display.\\nmenu contains a different set of commands than when another tool, such as the Waveform\\nEditor, is in use.\\nB.7\\nConcluding Remarks\\nThis tutorial has introduced the basic use of the Quartus II CAD system. We have shown\\nhow to perform design entry by drawing a schematic and/or writing VHDL code. We have\\nalso illustrated how these design-entry methods can be mixed in a hierarchical design. Each\\ndesign was compiled and then simulated using functional simulation.\\nIn the next tutorial we will describe additional modules of Quartus II that are used to\\nimplement circuits in FPGAs.\\n863\\na p p e n d i x\\nC\\nTutorial 2Implementing Circuits\\nin Altera Devices\\nIn this tutorial we describe how to use the physical design tools in Quartus II. In addition\\nto the modules used in Tutorial 1, the following Quartus II modules are introduced: Fitter,\\nChip Planner, and Timing Analyzer. To illustrate the procedures involved, we will rst\\nimplement the example_vhdl project created in Tutorial 1 in a Cyclone II FPGA.\\nC.1\\nImplementing a Circuit in a Cyclone II FPGA\\nSelect File > Open Project and browse to the directory designstyle2, which contains the\\nVHDLdesignexampleusedinTutorial1. AsdepictedinFigureC.1, selecttheexample_vhdl\\nproject (Quartus II project les have the lename extension .qpf) and click Open.\\nC.1.1\\nSelecting a Chip\\nIn Tutorial 1 we used the Compiler to perform the synthesis operations, which generated\\nthe information needed for functional simulation. Now, we will implement the design in\\nan FPGA and then use timing simulation.\\nTo specify which chip to use, select Assignments > Device to open the window shown\\nin Figure C.2. Click on the pull-down menu in the box labeled Family and select Cyclone II.\\nNote that in some cases Quartus II will display the message Device family selection has\\nchanged. Do you want to remove all pin assignments? Click Yes to close this pop-up box.\\nIn the Target device box you can specify that Quartus II should automatically select a\\ndevice during compilation. The ability to have a chip chosen automatically is sometimes\\nconvenient for the designer. However, in this case we wish to select a specic chip, so click\\non Specic device selected in Available devices list.\\nThe various chips in the Cyclone II family are displayed in the box labeled Available\\ndevices. One available chip is the EP2C35F672C6 (if this device is not listed, change the\\nSpeed Grade item in the Filter box to Any). The meaning of the chip name is as follows:\\nThe EP2C means that the chip is a member of the Cyclone II family, and the 35 gives\\nan indication of the number of logic elements in the chip. The designator F672 indicates\\n864\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.1\\nOpening the example_vhdl project.\\na Fineline 672-pin ball grid array package; we describe package types in section 3.6.3.\\nThe C6 gives the speed grade. We discuss speed grades in Appendix E. As indicated in\\nFigure C.2, choose the EP2C35F672C6 device, and then click OK to close the Settings\\nwindow. We have chosen this chip because it is provided on an Altera development board\\nthat is discussed in section C.2.\\nC.1.2\\nCompiling the Project\\nInAppendixBweranjustthesynthesistoolsinQuartusII,byusingthecommandProcessing\\n> Start > Start Analysis & Synthesis. Now, we wish to run in sequence the four modules\\nin the Quartus II software that we showed in Figure B.16: Synthesis, Fitter, Assembler,\\nand Timing Analyzer. Before invoking these tools, open the menu under Tools > Options\\nand then in the category General > Processing click to select Automatically generate\\nequation les during compilation. This setting causes the Quartus II Compiler to record\\nin its Report File the logic expressions generated during the compilation process.\\nTo invoke the tools, select Processing > Start Compilation, or use the toolbar icon\\nthat looks like a solid purple triangle. As we saw in Tutorial 1, the compilation progress\\nthrough each Quartus II module is displayed in the Status window on the left side of the\\nQuartus II display. After the Analysis & Synthesis module converts the VHDL code into a\\ncircuit that comprises Cyclone II logic elements, the Fitter module chooses locations on the\\nFPGA chip for these logic elements. A detailed discussion of the CAD modules is provided\\nin Chapter 12.\\nC.1\\nImplementing a Circuit in a Cyclone II FPGA\\n865\\nFigure C.2\\nSelecting a Cyclone II device.\\nWhen compilation is nished, the compilation report displayed in Figure C.3 is pro-\\nduced. Click on the small + symbol to expand the Fitter section of the report, and then click\\non the Equations section to reach the display in Figure C.4. Scroll through this part of the\\nreport to see the logic expressions implemented by our circuit. At the bottom of the report\\nthe output f is given as\\nf = OUTPUT(A1L2);\\nThis means that f appears on an output pin, and that output is dened by the logic expression\\ncalled A1L2, which is realized as indicated near the top of the Fitter Equations section in\\nFigure C.4. This expression properly implements our logic function f = x1x2 + x2x3. Note\\nthat the # symbol is used by Quartus II to denote the OR operator.\\nC.1.3\\nPerforming Timing Simulation\\nTiming simulation is done by using the same procedure that we described in Tutorial 1 for\\nfunctional simulation. Select Assignments > Settings and click on the Simulator item, as\\n866\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.3\\nThe compilation summary.\\nFigure C.4\\nThe Fitter Equations section.\\nshown in Figure B.24. Open the drop-down list next to Simulation mode and change this\\nsetting from Functional to Timing. Use the Edit > End Time command to set the duration\\nof the simulation to 640 ns. Then, turn on grid lines at 40-ns intervals by selecting Edit >\\nGrid Size and setting the Time period to 40 ns.\\nUse similar input waveforms for x1, x2, and x3 that were drawn with the Waveform\\nEditorinTutorial1asinputsforthetimingsimulation. SelectProcessing > Start Simulation\\nto run the simulation. When it is completed, the simulation report is displayed. Part of this\\nreport is shown in Figure C.5. Select View > Fit in Window to see the complete time range\\nC.1\\nImplementing a Circuit in a Cyclone II FPGA\\n867\\nFigure C.5\\nThe Timing Simulation Report.\\nof the waveforms. Compare these waveforms to those shown in Figure B.25. The timing\\nsimulation produces the same results as the functional simulation in Tutorial 1 except that\\nthe changes in the waveform for f are now determined by the timing characteristics of the\\nCyclone II 2C35 chip. There are two changes in the waveform for f shown in Figure C.5\\nthat we should mention. At the 320 ns point in the simulation, the inputs x1x2x3 change\\nfrom 011 to 100. Since f = 0 for both of these input combinations, we would expect to\\nsee no change in the output value produced by the simulation. The waveform in Figure\\nC.5 shows that f does have the correct value (0) after the inputs change to 100, but there is\\na short period of time when a wrong value of f = 1 is produced. This temporary change\\nin the output value, which is usually called a glitch, is due to the delay properties of the\\nlookup table based logic element in the Cyclone II FPGA. We discuss lookup table based\\nlogic cells in section 3.6.5. A similar glitch occurs at the 480 ns point in the simulation\\nshown in Figure C.5. In practice, glitches like these do not cause a problem, because they\\nonly exist for a short time before the output stabilizes at the correct value. We discuss this\\ntopic in more detail in Chapter 9.\\nWe can use the vertical reference line in the Simulation Report window to determine\\nthe exact time when f changes value. To do this select View > Snap to Transition, so that\\nyour mouse pointer will align perfectly with an edge on any waveform. Click and drag\\nthe vertical reference line to the point where f rst changes to 1, as shown in the gure\\n(you can also move the reference line by using the keyboard arrow keys). The box labeled\\nMaster Time Bar now displays 85.396 ns, meaning that it takes about 5.4 ns for the change\\nin x3, which occurs at 80 ns, to cause a change in f. This result is a reection of the timing\\ncharacteristics of the Cyclone II FPGA.\\nC.1.4\\nUsing the Chip Planner\\nIn addition to examining the equations in the compilation report, another way to view the\\nimplementation results is to use the Chip Planner. Select Tools > Chip Planner to open the\\nwindow shown in Figure C.6. To make the window look like the one in the gure, it may\\n868\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.6\\nThe Chip Planner display.\\nbe necessary to turn off the feature that displays equations in the bottom part of the Chip\\nPlanner window. Select View > Equations to toggle off this feature.\\nFigure C.6 shows some of the logic elements in the Cyclone II 2C35 chip. Each logic\\nelement comprises a four-input lookup table. The logic elements are organized into logic\\narray blocks (LABs), where each LAB contains 16 logic elements. Selecting View > Fit in\\nWindow in the Chip Planner will display the entire chip. The Chip Planner uses different\\ncolors to indicate logic elements and pins that are used in a circuit and those that are unused.\\nFor our small example four pins are used for the three inputs and one output, and one logic\\nelement (of more than 33,000 in the chip!) is used to implement the function f . To see\\nlarger or smaller views of the chip, click on the Zoom Tool button in the Chip Planner\\ntoolbar, which looks like a small magnifying glass. Left-click to zoom in and right-click to\\nzoom out. To display different sections of the chip, use the window scroll bars.\\nAdjust the display so that the logic cell that produces the output f is visible, as depicted\\nin Figure C.7 (your compilation results may use a different logic element and pins from the\\nones shown in the gure). Make sure the Selection Tool, which looks like an arrowhead,\\nin the Chip Planner is active, and then click on the logic element for f to select it. The\\nChip Planner can draw lines that indicate which other resources the selected logic element\\nis connected to by choosing View > Generate Fan-In Connections and View > Generate\\nFan-Out Connections. It is also possible to see what logic function is implemented in the\\nC.1\\nImplementing a Circuit in a Cyclone II FPGA\\n869\\nFigure C.7\\nViewing node fan-in and equations.\\nselected node by selecting View > Equations. As seen in the gure, this choice displays\\nthe logic expressions from the compilation report in the bottom part of the Chip Planner\\nwindow.\\nInstead of displaying the whole chip, it is also possible to see more details for individual\\nresources. Right-click on the logic element for f and select Locate > Locate in Resource\\nProperty Editor to open the Resource Property Editor tool shown in Figure C.8. Another\\nway to open this tool is to double-click the mouse on the logic element. To make the display\\nlook as shown in the gure it may be necessary to select View > View Port Connections\\nto toggle off this feature.\\nA lot of useful information is available in the Resource Property Editor. It shows that\\nthe lookup table inputs called A, B, and D are used for our logic function. Hover the mouse\\ncursor over each of the inputs in turn to see which of signals x1, x2, or x3 is connected to\\nit. The window shows the logic function implemented in the lookup table under the name\\nSum Equation; this terminology is used because it is possible to congure a lookup table\\nsuch that it implements separate functions, called sum and carry, needed in circuits that\\nperform addition. (We describe adder circuits in Chapter 5.) We should note that the logic\\nexpression shown for f in the gure is specied as f = x3(x1 +x2)+x3x2x1. This is not the\\nsimplest expression that one may expect, namely f = x1x2 + x2x3. But both expressions\\n870\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.8\\nThe Resource Property Editor display.\\nrepresent the same function and the CAD tools do not always display the simplest form of\\nan equation.\\nThe bottom right corner of the Resource Property Editor window shows the propagation\\ndelays through the logic element. Click on the value 150 ps associated with input D; this\\ncauses the corresponding path through the logic element to be highlighted. The path starting\\nat input B has a delay of 416 ps, and the path through A has the delay 413 ps. The differing\\ndelays associated with each input to the lookup table is the reason that we observed glitches\\nin the simulation waveforms for f in Figure C.5; changes on the input D affect the value\\nof the output f more quickly than changes in inputs A and B. In larger designs where it is\\nimportant to optimize the performance of the implemented circuit, the CAD tools make use\\nof the faster inputs through lookup tables for the parts of a circuit that are the most timing\\ncritical.\\nIt is possible to explore different parts of the implemented circuit using the Resource\\nProperty Editor. To experiment with this feature, right-click on the DATAD input to the\\nlookup table and select Go to source node, as indicated in Figure C.9. This action causes\\nthe Resource Property Editor to display the pin connected to DATAD. The Back to previous\\nresource icon in the Resource Property Editor toolbar, which looks like an arrow pointing\\nto the left, can then be used to return the display to the logic element previously viewed.\\nIn a similar way, you can right-click on the output of the lookup table and examine the pin\\nused for the output f .\\nC.2\\nMaking Pin Assignments\\n871\\nFigure C.9\\nUsing the Resource Property Editor.\\nC.2\\nMaking Pin Assignments\\nIn the examples performed above, the assignment of input and output signals to FPGA\\ndevice pins was done automatically by the Compiler. In some cases the designer needs\\nto be able to manually specify which pins to use for some of the signals in a circuit. For\\nexample, the circuit board that contains the FPGA chip will have hardwired connections\\nfrom some of the FPGA pins to other components, such as switches or LEDs. To make\\nuse of the hardwired connections, the designer has to be able to specify which device pins\\nshould be used for a particular design.\\nTo assign pins manually, it is rst necessary to specify which chip to use. This was\\nalready done in section C.1.1, when we selected the EP2C35F672C6 FPGA as shown in\\nFigure C.2. In section C.1.4 we used the Chip Planner to examine the compilation results\\nfor the example_vhdl circuit. As depicted in Figures C.6 and C.7 the Chip Planner shows\\nthe FPGAs I/O cells, often called pads, which are arranged around the periphery of the\\nchip. To see how these pads correspond to pins on the FPGA chip package, we can use the\\nPin Planner tool. Select Assignments > Pin Planner to open the display shown in Figure\\nC.10. To make the window look like the one in the gure it may be necessary to enable or\\ndisable some of the settings under the View menu. The settings enabled in Figure C.10 are\\nView > Show > Package Top, View > Show > Show Fitter Placements, and View > All\\nPins List.\\nThe image at the top of Figure C.10 depicts the chip package for the EP2C35F672C6\\ndevice as viewed from the top. Although a lot of information is available in this window, it\\nis not necessary to examine these details for the purpose of making pin assignments. The\\nlocations of pins are identied by row and column indices, where rows are specied using\\nletters and columns are specied using numbers. For example, the pin in the fth column\\n872\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.10\\nThe Pin Planner display.\\nof the top row is called pin A5, and the pin in the fth column of the bottom row is called\\npin AF5. The pins that are actually used for a compiled circuit are lled in with a solid\\ncolor. It is possible to hover the mouse cursor over a pin symbol to open a Tooltip that\\nshows the name of the signal assigned to the pin (if Tooltips are not enabled, select Tools >\\nOptions and then modify the Tooltip settings for the Pin Planner). A legend that describes\\nthe various pin symbols can be opened by selecting View > Pin Legend Window.\\nFor this tutorial we will assume that the example_vhdl circuit will be implemented on\\nthe DE2 Development and Education board, which is an FPGA-based board available from\\nAltera. A picture of the DE2 board is given in Figure C.11. While this powerful board\\nincludes many features, our simple design will use only some of the switches and lights\\non the bottom edge of the board. The inputs to the circuit, x1, x2, and x3 will be assigned\\nto slider switches called SW0, SW1, and SW2. These switches are connected to the FPGA\\npins N25, N26, and P25, respectively. The output, f , of our circuit will be connected to the\\ngreen light called LEDG0, which is connected to pin AE22.\\nThe table in the bottom of Figure C.10 lists the input and output ports of our design\\nproject, and allows these ports to be assigned to specic pins. To make the desired con-\\nnection for input x1, double-click on its Location column, as indicated in Figure C.12, and\\nchoose pin N25 from the displayed list. Repeat this procedure to complete all of the pin\\nassignments, which leads to the display in Figure C.13. In addition to its use for making\\nnew pin assignments, the Pin Planner can also be used to edit or delete existing assignments.\\nApin assignment can be deleted by selecting it and pressing the Delete key on the keyboard.\\nC.2\\nMaking Pin Assignments\\n873\\nFigure C.11\\nThe Altera DE2 Development and Education Board.\\nFigure C.12\\nMaking a pin assignment.\\nFigure C.13\\nThe completed pin assignments.\\n874\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nC.2.1\\nRecompiling the Project with Pin Assignments\\nSince we have not recompiled the example_vhdl project, the compilation results have not yet\\nbeen affected by our pin assignments. To cause the pin assignments to be applied, recompile\\nthe project. During the compilation process the Quartus II Fitter uses the pin assignments\\nfor the ports that have been specied manually and makes automatic pin assignments for\\nother ports (some special ports that are used for programming and conguring the FPGAare\\nautomatically created during the compilation process, and can be seen in the Pin Planner).\\nC.3\\nProgramming and Conguring the FPGA Device\\nOnce the circuit has been compiled, it can be downloaded into the FPGA chip on the DE2\\nboard. A reader who does not have access to a DE2 board will not be able to perform the\\ndownloading process described below, but the steps involved are still easy to follow. The\\nboard supports a programing mode known as JTAG programming. The conguration data\\nis transferred from the host computer (which runs the Quartus II software) to the board\\nby means of a cable that connects a USB port on the host computer to the corresponding\\nUSB connector on the DE2 board. To use this connection, it is necessary to have Alteras\\nUSB-Blaster software driver installed. If this driver is not already installed, consult the\\ntutorial Getting Started with Alteras DE2 Board, which is available on Alteras web site,\\nfor information about installing the driver. Before using the board, make sure that the USB\\ncable is properly connected and turn on the power supply switch on the board.\\nIn the JTAG mode, the conguration data is loaded directly into the FPGA device.\\nThe acronym JTAG stands for Joint Test Action Group. This group dened a simple way\\nfor testing digital circuits and loading data into them, which became an IEEE standard. If\\nthe FPGA is congured in this manner, it will retain its conguration as long as the power\\nremains turned on. The conguration information is lost when the power is turned off.\\nC.3.1\\nJTAG Programming\\nThe programming and conguration task is performed as follows. Make sure that the\\nRUN/PROG switch on the DE2 board is set to the RUN position. Select Tools > Program-\\nmer to reach the window in Figure C.14. Here it is necessary to specify the programming\\nhardware and the mode that should be used. If not already chosen by default, select JTAG in\\nthe Mode box. Also, if the USB-Blaster is not chosen by default, press the Hardware Setup\\nbutton and select the USB-Blaster in the window that pops up, as shown in Figure C.15.\\nIn the window in Figure C.16 make sure that Program/Congure is checked and then\\npress Start. A blue LED on the board will light up when the conguration data has been\\ndownloaded successfully. If you see an error reported by the Quartus II software indicating\\nthat programming failed, then check to ensure that the board is properly powered on.\\nHaving downloaded the conguration data into the FPGA device, you can now test\\nthe implemented circuit. Try all eight valuations of the input variables x1, x2, and x3,\\nC.3\\nProgramming and Conguring the FPGA Device\\n875\\nFigure C.14\\nThe Programmer window.\\nFigure C.15\\nThe Hardware Setup window.\\nby setting the corresponding states of the switches SW0, SW1, and SW2. Verify that the\\ncircuit properly implements the logic function specied in the example_vhdl code. If the\\ncircuit does not appear to work properly, make sure that you have entered and compiled the\\ncorrect pin assignments. If you want to make changes in the designed circuit, rst close the\\nProgrammer window. Then make the desired changes in the VHDL design le, recompile\\nthe circuit, and program the board as explained above.\\n876\\nA P P E N D I X\\nC\\n\\nTutorial 2Implementing Circuits in Altera Devices\\nFigure C.16\\nThe updated Programmer window.\\nUsing Port Names for the DE2 Board\\nIn our example_vhdl code we used the input and output port names x1, x2, x3, and f .\\nAnother choice would be to use port names that correspond to the names that are assigned\\nto switches and LEDs provided on the DE2 board. This is a convenient approach because\\nthe DE2 board includes a label adjacent to each switch and LED, which makes it easy to\\nidentify the ones being used for the circuit.\\nAs a simple exercise, modify the example_vhdl code as illustrated in Figure C.17. In\\nthis modied code we have used the port names that correspond to those given in the DE2\\nboard User Manual for switches and LEDs. The code assigns signals x1, x2, and x3 to slider\\nswitches SW0, SW1, and SW2. To represent these ports in the VHDL code they are dened\\nas a vector using the syntax SW : IN BIT_VECTOR(2 DOWNTO 0). Refer to sectionA.2 for\\na description of data objects in VHDL code. Each bit in the 3-bit port SW can be accessed\\nindividually as SW(0), SW(1), and SW(2), and the 3-bit vector can be referred to in the code\\nsimply as SW. Figure C.17 assigns the output f to the green light LEDG0 by declaring the\\n1-bit vector LEDG : OUT BIT_VECTOR(0 DOWNTO 0), and it provides additional outputs\\nto connect the slider switch inputs to the red lights named LEDR0, LEDR1, and LEDR2.\\nThese red lights appear directly above the slider switches on the board; they are connected\\nto the FPGA pins AB21, AF23, and AE23, respectively. Assigning the value of a switch to\\nthe corresponding light, as done in the VHDL code, causes the light to be illuminated when\\nthe switch is in the up (1) position and to be off when the switch is in the down (0) position.\\nBefore compiling the modied code, we need to remove the old pin assignments created\\nfor the ports x1, x2, x3, and f , as described in section C.2. Next, we need to create new pin\\nassignments for the ports SW0, SW1, SW2, LEDR0, LEDR1, LEDR2, and LEDG0. These pin\\nassignments can be entered into the Quartus II software manually by using the Pin Planner,\\nor they can be entered by importing a special le provided by Altera, as described below.\\nFor convenience, especially when designing large circuits, all relevant pin assignments\\nfor the DE2 board are given in a le called DE2_pin_assignments.csv. This le includes pin\\nC.4\\nConcluding Remarks\\n877\\nENTITY example vhdl IS\\nPORT ( SW\\n: IN\\nBIT VECTOR(2 DOWNTO 0);\\nLEDR : OUT BIT VECTOR(2 DOWNTO 0);\\nLEDG : OUT BIT VECTOR(0 DOWNTO 0));\\nEND example vhdl;\\nARCHITECTURE Behavior OF example vhdl IS\\nSIGNAL x1, x2, x3, f : BIT;\\nBEGIN\\nx1 <= SW(0);\\nx2 <= SW(1);\\nx3 <= SW(2);\\nLEDR <= SW;\\nf <= (x1 AND x2) OR (NOT x2 AND x3);\\nLEDG(0) <= f;\\nEND Behavior;\\nFigure C.17\\nUsing port names for the DE2 board.\\nassignments for all of the port names that appear in the DE2 User Manual, which includes\\nthe signals SW(0), SW(1), SW(2), LEDR(0), LEDR(1), LEDR(2), and LEDG(0). The le\\nis stored in a simple format called the comma separated value (CSV) format, which is a\\nplain ASCII text le. The le can be found on Alteras DE2 web pages.\\nThe pin assignments in the DE2_pin_assignments.csv le can be added to a Quartus II\\nproject by using the command Assignments > Import Assignments, and then browsing\\nto select the le.\\nSince the signals SW, LEDR, and LEDG are specied in the\\nDE2_pin_assignments.csv le as elements of vectors, we must refer to them in the same\\nway in the VHDL design le, as we have done in Figure C.17. Once the pin assignments\\nhave been imported, they can be viewed in the Pin Planner window. We should note that\\nthe DE2_pin_assignments.csv le includes pin assignments for many ports that are not used\\nin our small circuit; extra pin assignments that are imported into a project can be safely\\nignored.\\nMake the required pin assignments for the modied VHDL code, either by creating\\nthem manually or by importing the DE2_pin_assignments.csv le. Recompile the Quartus II\\nproject, and then download and test the resulting circuit on the DE2 board.\\nC.4\\nConcluding Remarks\\nHaving completed this and the preceding tutorial, the reader is familiar with many of the\\nmost important features of Quartus II. In the next tutorial we will show how the user can\\ndesign arithmetic circuits and sequential circuits using Quartus II.\\n879\\na p p e n d i x\\nD\\nTutorial 3Using\\nQuartus II Tools\\nThis tutorial illustrates how arithmetic circuits can be implemented using the Quartus II\\nsoftware. First, we design a ripple-carry adder by using VHDL assignment statements\\nwhich represent the sum and carry signals needed in each stage of the adder. Then, we\\nshow how an adder circuit can be produced by making use of a prebuilt adder module that\\nis provided as part of the Quartus II system. Lastly, we give an example that shows how\\nsequential circuits can be designed using Quartus II.\\nD.1\\nImplementing an Adder using Quartus II\\nIn section 5.5 we give VHDL code for a full adder and show how multiple instances of this\\nsubcircuit can be instantiated to create a ripple-carry adder. We also illustrate in section\\nA.8, Figure A.15, how full adders in an n-bit ripple-carry adder can be instantiated using\\na FOR GENERATE loop that makes the code for compact. An alternative version of this\\ncode is given in Figure D.1. It uses assignment statements inside a FOR GENERATE loop\\nto specify the sum and carry signals in each stage of the adder. This code generates the\\nsame circuit as the code in Figure A.15, with the number of bits set to n = 8.\\nCreate a new Quartus II project called adder8, in a directory tutorial3\\\\adder8. We will\\nimplement the adder circuit in the same Cyclone II FPGA chip used in Appendix C. Thus,\\nin the New Project Wizard window shown in Figure B.6, select the Cyclone II family and\\nchoose the specic device called the EP2C35F672C6. As we discussed in section C.2, we\\nare using this device because it is available on the DE2 Development and Education board\\nprovided by Altera.\\nType the code in Figure D.1 using a text editor, and save the le in the tutorial3\\\\adder8\\ndirectory using the name adder8.vhd. Compile the project. After successful compilation\\nexamine the Compilation Report. It shows that our circuit uses a total of 20 logic elements\\nin the selected Cyclone II device.\\n880\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all;\\nENTITY adder8 IS\\nGENERIC ( n : INTEGER := 8 ) ;\\nPORT ( carryin\\n: IN\\nSTD_LOGIC;\\nX, Y\\n: IN\\nSTD_LOGIC_VECTOR(n 1 DOWNTO 0) ;\\nS\\n: OUT STD_LOGIC_VECTOR(n 1 DOWNTO 0) ;\\ncarryout : OUT STD_LOGIC);\\nEND adder8 ;\\nARCHITECTURE Structure OF adder8 IS\\nSIGNAL C : STD_LOGIC_VECTOR(0 TO n) ;\\nBEGIN\\nC(0) <= carryin;\\nG_1: FOR i IN 0 TO n 1 GENERATE\\nS(i) <= C(i) XOR X(i) XOR Y(i) ;\\nC(i+1) <= (C(i) AND X(i)) OR (C(i) AND Y(i)) OR (X(i) AND Y(i)) ;\\nEND GENERATE ;\\ncarryout <= C(8) ;\\nEND Structure ;\\nFigure D.1\\nVHDL code for a ripple-carry adder.\\nD.1.1\\nSimulating the Circuit\\nTo test the correctness of the 8-bit adder circuit, we will perform a timing simulation. For\\nbrevity only a few test vectors will be used, but in a real design situation more extensive\\ntesting would be required.\\nCreate a new Vector Waveform le. Use Edit > End Time to set the desired simulation\\nto run from 0 to 250 ns. Choose the grid lines to be placed at 25-ns intervals. This is done\\nby selecting Edit > Grid Size, which leads to the window in Figure D.2 and setting the\\nTime period to 25 ns. In the Waveform Editor tool select View > Fit in Window to display\\nthe entire simulation range in the window.\\nSelect Edit > Insert > Insert Node or Bus, and then open the Node Finder utility to\\nreach the window in Figure D.3. Set the lter to Pins: all and click List, which displays the\\ninput and output nodes as depicted in the gure. Select the carryin node by clicking on it\\nand then clicking the > sign. Next select the X input. Note that this input can be selected\\neither as nodes that correspond to the individual bits (denoted by bracketed subscripts) or\\nas an 8-bit vector, which is a more convenient form. Then, select the input Y and outputs\\nS and carryout. This produces the image in the gure. Click OK.\\nThe Waveform Editor window now looks like the image in Figure D.4. Vectors X ,\\nY, and S are initially treated as binary numbers. They can also be treated as either octal,\\nD.1\\nImplementing an Adder using Quartus II\\n881\\nFigure D.2\\nSetting the spacing of grid lines.\\nFigure D.3\\nThe Node Finder window.\\nFigure D.4\\nSelected input and output nodes.\\n882\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nFigure D.5\\nDening the characteristics of a node.\\nhexadecimal, signed decimal, or unsigned decimal numbers. For our purpose it is conve-\\nnient to treat them as hexadecimal numbers, so right-click on X in the Name column and\\nselect Properties in the pop-up box to get to the window displayed in Figure D.5. Choose\\nhexadecimal as the radix, make sure that the setting Display gray code count as binary\\ncount is not selected, and click OK. In the same manner, declare that Y and S should be\\ntreated as hexadecimal numbers.\\nWe will now set the test values of X and Y. The default value of these inputs is 0. To\\nassign specic values in various intervals proceed as follows. Select (highlight) the interval\\nfrom 50 to 125 ns of input X . Press the Arbitrary Value icon in the toolbar (it is labeled\\nby a question mark), to bring up the pop-up window in Figure D.6. Enter the value 3F and\\nclick OK. Then, set X to the value 7F in the interval from 125 to 200 ns, and to the value\\nFF from 200 ns to 250 ns. Set Y to the value 01 in the interval from 25 to 250 ns. If this\\nwere a real design project we would enter additional test values into the waveforms, but for\\npurposes of this tutorial a few test vectors will sufce. Save the le as adder8.vwf.\\nD.1.2\\nTiming Simulation\\nSelect Assignments > Settings > Simulator to reach the window in Figure B.24 and choose\\nTiming as the simulation mode. Run the simulator. The result is given in Figure D.7. It\\nshows considerable delays in producing the correct value S = 40. These delays are due\\nto the propagation time for signals from the FPGA input pins to the adder, followed by the\\nrippling of carry signals through the adder, and then the propagation time from the adder to\\noutput pins.\\nPoint to the small square handle at the top of the reference line and drag it to the point\\nwhere the S value becomes 40. To position the reference line at precisely the right point,\\npress the left or right keyboard keys, which causes the Waveform Editor to snap the\\nreference line to the nearest waveform transition. A more accurate view can be obtained if\\nthe waveform image is enlarged using the Zoom Tool. Enlarge the image to look like the\\ndisplay in Figure D.8.\\nD.1\\nImplementing an Adder using Quartus II\\n883\\nFigure D.6\\nAssigning the value of a multibit signal.\\nFigure D.7\\nThe result of timing simulation.\\nThe change in S from 01 to 40 is caused by the X input changing from 00 to 3F, which\\noccurs at 50 ns. As seen in Figure D.8, the output S changes to 40 at approximately 62.1\\nns. Therefore, the propagation delay of the circuit for these particular values of inputs is\\nestimated to be 12.1 ns. Note that, in this case, the adder performs the operation 3F+1 = 40\\nwhich involves a carry rippling through many stages of the adder circuit. For other values of\\ninputs, the propagation delay needed for the carry signals may be much smaller. In Figure\\nD.7, we see that the operation 00 + 01 = 01 is completed in about 6.1 ns.\\nWhen we compile our circuit using Processing > Start Compilation one of the modules\\nexecuted is the Timing Analyzer. As explained in Chapter 12, this module automatically\\nproduces an estimate of the speed of the circuit. Open the compilation report by selecting\\n884\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nFigure D.8\\nDetailed results of timing simulation.\\nFigure D.9\\nThe worst-case propagation delay.\\nProcessing > Compilation Report or by clicking on its icon. The report includes the\\nderived timing analysis. Click on the small + symbol next to Timing Analyzer to expand\\nthis section of the report. Then, click on Summary to get the display in Figure D.9. The\\nsummary indicates that the estimated worst case propagation delay from an input to output\\npin, tpd, is 13.9 ns. This longest path starts at the carryin input and ends at carryout. More\\ndetailed information about the propagation delays along various paths through the circuit\\ncan be seen by clicking on tpd on the left side of Figure D.9, which displays the information\\nin Figure D.10. Here, we see that there are several paths along which the propagation delay\\nis close to the maximum, including the one given in the summary in Figure D.9. These\\nlongest-delay paths are referred to as critical paths.\\nThe Timing Analyzer performs several types of timing analysis. The results displayed\\nin Figure D.10 give the delays through a combinational circuit, from input pins to output\\nD.2\\nUsing an LPM Module\\n885\\nFigure D.10\\nThe critical paths.\\npins. The other types of analysis are applicable only to circuits that contain storage elements,\\nnamely ip-ops. This type of analysis is discussed in section D.3.\\nD.1.3\\nImplementing the Adder Circuit on the DE2 Board\\nIn section C.2 we described theAltera DE2 Development and Education board, and showed\\nhow to implement a circuit in the FPGA chip on this board. We also described some of\\nthe switches and LEDs on the board and showed how to use port names in VHDL code\\nthat correspond to the names of these switches and lights. Figure D.11 gives a modied\\nversion of the code from Figure D.1 that uses port names on the DE2 board. The input X\\nis assigned to slider switches SW7  SW0, Y is assigned to SW15  SW8, and carryin is\\nassigned to SW17.\\nAs we described in section C.2, include the required pin assignments for the DE2 board,\\nand then compile the code in Figure D.11 and download the resulting circuit onto the DE2\\nboard. Test the functionality of the circuit by toggling the switches to provide different\\nvalues for X , Y, and carryin, and check the LEDs to see that the correct sum and carryout\\nare produced.\\nD.2\\nUsing an LPM Module\\nIn section 5.5.1 we discuss how an adder circuit can be implemented by using the\\nlpm_add_sub module in the library of parameterized modules (LPM). In this section we\\ncompare the adder circuit produced by the lpm_add_sub module to the ripple-carry adder\\nimplemented in the previous section. Create a new project, adder8_lpm, in a directory\\ntutorial3\\\\adder8_lpm. Choose the same FPGA chip as in previous examples.\\nThe easiest way to instantiate an LPM module is by means of a wizard. Select Tools\\n> MegaWizard Plug-in Manager to activate the wizard. A number of pop-up boxes will\\n886\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all;\\nENTITY adder8 IS\\nPORT ( SW\\n: IN\\nSTD_LOGIC_VECTOR(17 DOWNTO 0) ;\\nLEDG\\n: OUT STD_LOGIC_VECTOR(8 DOWNTO 0) ;\\nLEDR\\n: OUT STD_LOGIC_VECTOR(17 DOWNTO 0)) ;\\nEND adder8 ;\\nARCHITECTURE Structure OF adder8 IS\\nSIGNAL carryin : STD_LOGIC;\\nSIGNAL X, Y : STD_LOGIC_VECTOR(7 DOWNTO 0) ;\\nSIGNAL S : STD_LOGIC_VECTOR(7 DOWNTO 0) ;\\nSIGNAL C : STD_LOGIC_VECTOR(0 TO 8) ;\\nBEGIN\\ncarryin <= SW(17) ;\\nLEDR(17) <= carryin ;\\nX <= SW(7 DOWNTO 0) ;\\nY <= SW(15 DOWNTO 8) ;\\nLEDR(7 DOWNTO 0) <= X ;\\nLEDR(15 DOWNTO 8) <= Y ;\\nC(0) <= carryin;\\nG_1: FOR i IN 0 TO 7 GENERATE\\nS(i) <= C(i) XOR X(i) XOR Y(i) ;\\nC(i+1) <= (C(i) AND X(i)) OR (C(i) AND Y(i)) OR (X(i) AND Y(i)) ;\\nEND GENERATE ;\\nLEDG(7 DOWNTO 0) <= S;\\nLEDG(8) <= C(8);\\nEND Structure ;\\nFigure D.11\\nA modied version of the VHDL code in Figure D.1.\\nappear in which we can specify the features of the desired module. In the screen shown\\nin Figure D.12 choose to create a new variation of a megafunction, and click Next. In the\\nscreen in Figure D.13 select the LPM_ADD_SUB module. Make sure that the Cyclone II\\nfamily is indicated at the top right, and also select the entry VHDL as the type of le to\\ncreate. Let the output le be named megadd.vhd. (The lename extension, vhd, will be\\nadded automatically.) Click Next. In the screen that opens, specify that an 8-bit adder\\ncircuit is required. Click Next to reach the subsequent screen and accept the default setting\\nthat indicates that both inputs can vary. Click Next again and in Figure D.14 specify that\\nboth carry input and output signals are needed. Observe that the wizard displays a symbol\\nfor the adder which includes the specied inputs and outputs. Advance past the rest of the\\nD.2\\nUsing an LPM Module\\n887\\nFigure D.12\\nChoose to create an LPM instance.\\nFigure D.13\\nSelect the LPM and its VHDL specication.\\n888\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nFigure D.14\\nInclude carry input and output connections.\\nscreens until reaching the nal window, which provides a summary and indicates the les\\nthat will generated by the wizard. Click Finish.\\nThe megadd module is shown in Figure D.15. (We have removed the comments to make\\nthe gure smaller.) Atop-level VHDLle that instantiates this module, using port names on\\nthe DE2 board, is given in Figure D.16. Enter this code into a le called adder8_lpm.vhd.\\nMake sure that the proper pin assignments for the DE2 board have been included\\nin the project, as discussed in section C.2, and then compile the design. The generated\\nCompilation Report shows that the adder circuit uses only 10 logic elements in the FPGA\\ndevice, which is much less than the 20 elements used for our generic adder specication\\nin Figure D.1. Also, a close examination of the timing results would show that the delays\\ndue to carry signals is much smaller in the LPM adder circuit. The reason that this adder is\\nsuperior to our previously created ripple-carry adder is that the LPM makes use of special\\ncircuitry in the FPGA for performing addition. We discuss such circuitry, often called a\\ncarry-chain, in Sections 5.5 and 12.1. We may conclude that a designer should normally\\nuse an LPM if a suitable module exists in the library. A convenient way to accomplish this\\nis to use the VHDL + operator in code that requires an adder, as we discuss in Chapter 5.\\nTo examine the circuit produced by using the LPM adder, open the Chip Planner\\ntool as discussed in section C.1.4. Locate in the Chip Planner the part of the circuit that\\nD.2\\nUsing an LPM Module\\n889\\nLIBRARY ieee;\\nUSE ieee.std logic 1164.all;\\nLIBRARY lpm;\\nUSE lpm.lpm components.all;\\nENTITY megadd IS\\nPORT ( dataa\\n: IN\\nSTD LOGIC VECTOR (15 DOWNTO 0);\\ndatab\\n: IN\\nSTD LOGIC VECTOR (15 DOWNTO 0);\\ncin\\n: IN\\nSTD LOGIC ;\\nresult\\n: OUT STD LOGIC VECTOR (15 DOWNTO 0);\\ncout\\n: OUT STD LOGIC );\\nEND megadd;\\nARCHITECTURE SYN OF megadd IS\\nSIGNAL sub wire0 : STD LOGIC ;\\nSIGNAL sub wire1 : STD LOGIC VECTOR (15 DOWNTO 0);\\nCOMPONENT lpm add sub\\nGENERIC ( lpm width\\n: NATURAL;\\nlpm direction : STRING;\\nlpm type\\n: STRING;\\nlpm hint\\n: STRING );\\nPORT ( dataa\\n: IN\\nSTD LOGIC VECTOR (15 DOWNTO 0);\\ndatab\\n: IN\\nSTD LOGIC VECTOR (15 DOWNTO 0);\\ncin\\n: IN\\nSTD LOGIC ;\\ncout\\n: OUT STD LOGIC ;\\nresult\\n: OUT STD LOGIC VECTOR (15 DOWNTO 0) );\\nEND COMPONENT;\\nBEGIN\\ncout < sub wire0;\\nresult < sub wire1(15 DOWNTO 0);\\nlpm add sub component : lpm add sub\\nGENERIC MAP ( lpm width > 16,\\nlpm direction > ADD,\\nlpm type > LPM ADD SUB,\\nlpm hint > ONE INPUT IS CONSTANTNO,CIN USEDYES)\\nPORT MAP ( dataa > dataa,\\ndatab > datab,\\ncin > cin,\\ncout > sub wire0,\\nresult > sub wire1 );\\nEND SYN;\\nFigure D.15\\nVHDL code for the megadd module.\\n890\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all;\\nENTITY adder8_lpmIS\\nPORT ( SW\\n: IN\\nSTD_LOGIC_VECTOR(17 DOWNTO 0) ;\\nLEDG\\n: OUT STD_LOGIC_VECTOR(8 DOWNTO 0) ;\\nLEDR\\n: OUT STD_LOGIC_VECTOR(17 DOWNTO 0)) ;\\nEND adder8_lpm;\\nARCHITECTURE Structure OF adder8_lpmIS\\nSIGNAL carryin, carryout : STD_LOGIC;\\nSIGNAL X, Y : STD_LOGIC_VECTOR(7 DOWNTO 0) ;\\nSIGNAL S : STD_LOGIC_VECTOR(7 DOWNTO 0) ;\\nCOMPONENT megadd\\nPORT ( dataa : IN\\nSTD_LOGIC_VECTOR (7 DOWNTO 0);\\ndatab : IN\\nSTD_LOGIC_VECTOR (7 DOWNTO 0);\\ncin\\n: IN\\nSTD_LOGIC;\\nresult : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);\\ncout\\n: OUT STD_LOGIC) ;\\nEND COMPONENT ;\\nBEGIN\\ncarryin <= SW(17) ;\\nLEDR(17) <= carryin ;\\nX <= SW(7 DOWNTO 0) ;\\nY <= SW(15 DOWNTO 8) ;\\nLEDR(7 DOWNTO 0) <= X ;\\nLEDR(15 DOWNTO 8) <= Y ;\\nadder_circuit: megadd PORT MAP ( cin => carryin, dataa => X,\\ndatab => Y, result = S, cout => carryout ) ;\\nLEDG(7 DOWNTO 0) <= S;\\nLEDG(8) <= carryout;\\nEND Structure ;\\nFigure D.16\\nVHDL code that instantiates the LPM adder module.\\nimplements the adder, as indicated in Figure D.17. The logic elements that comprise the\\nadder are connected together vertically by the carry chain wires. As indicated in the gure,\\nselect one of the logic elements in the adder and double-click on it to examine its contents\\nin the Resource Property Editor tool. As illustrated in Figure D.18, the logic element is\\ncongured into a mode that produces both a sum output as well as a separate carry output\\nthat is fed to the next stage of the adder.\\nD.2\\nUsing an LPM Module\\n891\\nFigure D.17\\nExamining the 8-bit adder in the Chip Planner.\\nFigure D.18\\nOne stage of the 8-bit adder.\\nDownload the adder8_ lpm circuit onto the DE2 board. Toggle the SW switches and\\nobserve the LEDs to test the proper operation of the adder circuit. If the circuit does not\\nwork as expected, make sure that the proper pin assignments for the DE2 board have been\\nincluded in the project.\\n892\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nD.3\\nDesign of a Finite State Machine\\nThisexampleshowshowtoimplementasequentialcircuitusingQuartusII.Thepresentation\\nassumes that the reader is familiar with the material in Chapter 8. In section 8.1 we show\\na simple Moore-type nite state machine (FSM) that has one input, w, and one output, z.\\nWhenever w is 1 for two successive clock cycles, z is set to 1. The state diagram for the\\nFSM is given in Figure 8.3; it is reproduced in Figure D.19. VHDL code that describes\\nthe machine appears in Figure 8.33; it is reproduced in Figure D.20, where the present and\\nnext state signals are called y_p and y_n, respectively. Create a new project, simple, in the\\ndirectory tutorial3\\\\fsm. Create a new Text Editor le and enter the code shown in Figure\\nD.20. Save the le with the name simple.vhd.\\nSelect the same Cyclone II device as in previous examples. Before compiling the code\\nwe may wish to make one change in the settings used by the synthesis module in Quartus II.\\nSelect Assignments > Settings to open the Settings window, and under Category click on\\nthe item Analysis and Synthesis Settings. Then, click on the button More Settings to open\\nthe window shown in Figure D.21. In the box called Existing options settings scroll down\\nto the bottom of the list and click on the item State Machine Processing. This setting can\\nbe used to select different types of state machine encoding. For example, as done in the\\ngure, we can select the setting Minimal Bits, which causes the synthesis tool to generate\\nthe minimal number of ip-ops needed to implement the nite state machine. Make this\\nsetting and then compile the project.\\nOpen the Waveform Editor and use the Node Finder utility to import the nodes Resetn,\\nClock, w, z, and y_p. As illustrated in Figure D.22, these nodes are found by setting the\\nNode Finder lter to Design Entry (all names). Import these nodes into the Waveform\\nEditor. Set the total simulation time to 650 ns and set the grid size to 25 ns. Set Resetn = 0\\nC z\\n1\\n=\\n\\nReset\\nB z\\n0\\n=\\n\\nA z\\n0\\n=\\n\\nw\\n0\\n=\\nw\\n1\\n=\\nw\\n1\\n=\\nw\\n0\\n=\\nw\\n0\\n=\\nw\\n1\\n=\\nFigure D.19\\nState diagram of a Moore-type FSM.\\nD.3\\nDesign of a Finite State Machine\\n893\\nLIBRARY ieee ;\\nUSE ieee.std logic 1164.all ;\\nENTITY simple IS\\nPORT ( Clock, Resetn : IN\\nSTD LOGIC ;\\nw\\n: IN\\nSTD LOGIC ;\\nz\\n: OUT STD LOGIC ) ;\\nEND simple ;\\nARCHITECTURE Behavior OF simple IS\\nTYPE STATE TYPE IS (A, B, C) ;\\nSIGNAL y p, y n : STATE TYPE ;\\nBEGIN\\nPROCESS ( w, y p )\\nBEGIN\\nCASE y p IS\\nWHEN A >\\nIF w  0 THEN y n < A ;\\nELSE y n < B ;\\nEND IF ;\\nWHEN B >\\nIF w  0 THEN y n < A ;\\nELSE y n < C ;\\nEND IF ;\\nWHEN C >\\nIF w  0 THEN y n < A ;\\nELSE y n < C ;\\nEND IF ;\\nEND CASE ;\\nEND PROCESS ;\\nPROCESS ( Resetn, Clock )\\nBEGIN\\nIF Resetn  0 THEN\\ny p < A ;\\nELSIF (ClockEVENT AND Clock  1) THEN\\ny p < y n ;\\nEND IF ;\\nEND PROCESS ;\\nz < 1 WHEN y p  C ELSE 0 ;\\nEND Behavior ;\\nFigure D.20\\nVHDL code for the FSM in Figure D.19.\\n894\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nFigure D.21\\nSetting the state machine processing.\\nduring the rst 50 ns, and then set Resetn = 1. To enter the waveform for the clock signal,\\nclick on the name of the Clock waveform in the Waveform Editor display. With the signal\\nhighlighted, click on the Overwrite Clock icon in the toolbar (the icon depicts a clock). This\\ncauses the pop-up window in Figure D.23 to appear. Set the clock period to be 50 ns, make\\nsure that the offset is 0 and the duty cycle is 50 percent, and click OK. The dened clock\\nsignal is now displayed in the Waveform Editor window, as depicted in Figure D.24. Next,\\ndraw the waveform for w as indicated in the gure. To make the changes in w occur shortly\\nafter the positive clock edge, we temporarily changed the grid size in the Waveform Editor\\nto 5 ns. Specifying the waveform for w in this manner is a reasonable choice, because most\\nsignals in a real system are generated by ip-ops that use the same clock signal. Save\\nthe le, under the name simple.vwf. Run the Timing Simulator to get the result shown in\\nFigure D.24.\\nThe FSM behaves correctly, setting z = 1 in each clock cycle for which w = 1 in\\nthe preceding two clock cycles. Values of the present state variable y_p are shown in the\\nwaveform display. Examine the timing delays in the circuit, using the reference line in the\\nWaveform Editor. Observe that changes in the FSMs state occur about 5 ns after an active\\nclock edge and that 6.3 ns are needed to change the value of z at its output pin.\\nD.3\\nDesign of a Finite State Machine\\n895\\nFigure D.22\\nSelection of nodes that include the state variables.\\nFigure D.23\\nCreating the Clock waveform.\\n896\\nA P P E N D I X\\nD\\n\\nTutorial 3Using Quartus II Tools\\nFigure D.24\\nTiming simulation waveforms.\\nFigure D.25\\nTiming results for the FSM circuit.\\nOpen the Timing Analyzer summary in the compilation report, which is displayed in\\nFigure D.25. Row 4 in the table indicates that the maximum frequency, which is often called\\nFmax, at which the synthesized circuit can operate is 420.17 MHz. This is a useful indicator\\nof performance. The Fmax is determined by the longest propagation delay between two\\nregisters (ip-ops). The gure also shows the values of some other timing parameters.\\nThe worst-case ip-op setup time, tsu, and hold time, th, are given. Line 1 in Figure\\nD.25 species that the w input can change until up to 0.609 ns after the active clock edge\\noccurs (at the clock pin), and still meet the ip-op setup requirement. Line 3 shows that\\nthe worst-case hold time at the w input pin is 0.839 ns after the active clock edge. We\\nexplain in section 10.3.2 how ip-op timing parameters are determined in a target chip.\\nD.4\\nConcluding Remarks\\n897\\nThe parameter tco indicates the time elapsed from an active edge of the clock signal at the\\nclock pin until an output signal is produced at an output pin. This delay is 6.37 ns for the z\\noutput, which is what we also observed in the waveforms in Figure D.24.\\nNote that the states of this FSM are implemented using two state variables, corre-\\nsponding to the synthesis setting we made in Figure D.21. Quartus II gave the names\\ny_p.state_bit_0 and y_p.state_bit_1 to these variables, as displayed in Figure D.25. It is\\npossible to use other synthesis settings, such as one-hot encoding, to generate different\\nimplementations of the nite state machine.\\nD.4\\nConcluding Remarks\\nIn Tutorials 1, 2, and 3, we have introduced many of the most important features of the\\nQuartus II software. However, many other features are available. The reader can learn about\\nthe more advanced capabilities of the CAD system by exploring the various commands and\\non-line help provided in each application. An extensive set of tutorials for Quartus II can\\nbe found on the University Program section of Alteras web site.\\n899\\na p p e n d i x\\nE\\nCommercial Devices\\nIn Chapter 3 we described the three main types of programmable logic devices (PLDs):\\nsimple PLDs, complex PLDs, and eld-programmable gate arrays (FPGAs). This appendix\\ndescribes some examples of commercial PLD products.\\nE.1\\nSimple PLDs\\nSimple PLDs (SPLDs) include PLAs, PALs, and other similar types of devices. Some major\\nmanufacturers of SPLD products are listed in Table E.1. The rst and second columns show\\nthe company name and some of the SPLD products it offers. Data sheets that describe each\\nproduct can be obtained from the World Wide Web (WWW), using the locator given in the\\nthird column in the table.\\nE.1.1\\nThe 22V10 PAL Device\\nPAL devices are among the most commonly used SPLDs. They are offered in a range of\\nsizes and are identied by a part number of the form NNXMMS. The digits NN specify\\nthe total number of input and output pins; the digits MM give the number of pins that can\\nbe used as outputs. The letter X gives additional information, such as whether the PAL\\ncontains ip-ops. The nal digit, S, species the speed grade. This value represents the\\nTable E.1\\nCommercial SPLD Products.\\nManufacturer\\nSPLD Products\\nWWW Locator\\nAltera\\nClassic\\nhttp//www.altera.com\\nAtmel\\nPAL\\nhttp//www.atmel.com\\nLattice\\nispGAL\\nhttp//www.latticesemi.com\\n900\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\npropagation delay from an input pin on the PAL to an output pin, assuming that the ip-op,\\nif present, is bypassed.\\nAn example of a commonly used PAL is the 22V10 [1], which is depicted in Figure\\nE.1. There are 11 input pins that feed the AND plane, and an additional input that can also\\nserve as a clock input. The OR gates are of variable size, ranging from 8 to 16 inputs. Each\\noutput pin has a tri-state buffer, which allows the pin to optionally be used as an input pin.\\nIn/out\\nMacrocell\\n8\\n#1\\nInputs\\n11\\nIn/out\\nMacrocell\\n10\\n#2\\nIn/out\\nMacrocell\\n12\\n#3\\nIn/out\\nMacrocell\\n8\\n#10\\nPreset\\nReset\\nClock\\nAND-plane\\nFigure E.1\\nThe 22V10 PAL device.\\nE.2\\nComplex PLDs\\n901\\nTo\\nD\\nQ\\nClock\\n0/1\\n0/1\\nQ\\nR\\nP\\nPreset\\nReset\\nPin\\n0/1\\n0/1\\nAND plane\\nFrom\\nAND plane\\n1\\n8\\nFigure E.2\\nThe 22V10 macrocell.\\nWe said in section 3.6.2 that the circuitry between an OR gate and an output in a PAL\\nis usually called a macrocell. Figure E.2 shows one of the macrocells in the 22V10 PAL.\\nIt connects the OR gate shown to one input on an XOR gate, which feeds a D ip-op.\\nSince the other input to the XOR gate can be programmed to be 0 or 1, it can be used to\\ncomplement the OR-gate output. A2-to-1 multiplexer allows bypassing of the ip-op, and\\nthe tri-state buffer can be either permanently enabled or connected to a product term from\\nthe AND plane. Either the Q output from the ip-op or the output of the tri-state buffer\\ncan be connected to the AND plane. If the tri-state buffer is disabled, the corresponding\\npin can be used as an input.\\nE.2\\nComplex PLDs\\nNames of Complex PLDs (CPLDs) manufacturers, some of the products they offer, and\\nWWW locators are listed in Table E.2. An example of a widely used CPLD family, the\\nAltera MAX 7000 [2], is described in the next section.\\n902\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nTable E.2\\nCommercial CPLD Products.\\nManufacturer\\nCPLD Products\\nWWW Locator\\nAltera\\nMAX 3000, 7000, MAX II\\nhttp//www.altera.com\\nAtmel\\nATF\\nhttp//www.atmel.com\\nLattice\\nispLSI, MachXO\\nhttp//www.latticesemi.com\\nXilinx\\nXC9500, CoolRunner-II\\nhttp//www.xilinx.com\\nE.2.1\\nAltera MAX 7000\\nThe MAX 7000 CPLD family includes chips that range in size from the 7032, which has 32\\nmacrocells, to the 7512, which has 512 macrocells. There are two main variants of these\\nchips, identied by the sufx S. If this letter is present in the chip name, as in 7128S, then\\nthe chip is in-system programmable. But if the sufx is absent, as in 7128, then the chip\\nhas to be programmed in a programming unit.\\nThe overall structure of a MAX 7000 chip is illustrated in Figure E.3. There are four\\ndedicated input pins; two of these can be used as global clock inputs, and one can be used\\nFigure E.3\\nMAX 7000 CPLD (courtesy of Altera).\\nE.2\\nComplex PLDs\\n903\\nas a global reset for all ip-ops. Each shaded box in the gure is called a logic array\\nblock (LAB), which contains 16 macrocells. Each LAB is connected to an I/O control\\nblock, which contains tri-state buffers that are connected to pins on the chip package; each\\nof these pins can be used as an input or output pin. Each LAB is also connected to the\\nprogrammable interconnect array (PIA). The PIA consists of a set of wires that span the\\nentire device. All connections between macrocells are made using the PIA.\\nFigure E.4 shows the structure of a MAX 7000 macrocell. There are ve product\\nterms that can be connected through the product term select matrix to an OR gate. This OR\\ngate can be congured to use only the product terms needed for the logic function being\\nimplemented in the macrocell. If more than ve product terms are required, additional\\nproduct terms can be shared from other macrocells, as described below. The OR gate is\\nconnected through an XOR gate to a ip-op, which can be bypassed.\\nFigure E.5 shows how product terms can be shared between macrocells. The OR gate\\nin a macrocell includes an extra input that can be connected to the output of the OR gate\\nin the macrocell above it. This feature is called parallel expanders and is used for logic\\nfunctions with up to 20 product terms. If even more product terms are needed, then a feature\\ncalled shared expanders is used. As shown in the lower shaded box in Figure E.4, one of\\nthe product terms in a macrocell is inverted and fed back to the product term array. If the\\ninputs to this product terms are used in their complemented form, then using DeMorgans\\ntheorem, a sum term is produced. A shared expander can be used by any macrocell in the\\nsame LAB.\\nEach specic MAX 7000 device is available in a range of speed grades. These grades\\nspecify the propagation delay from an input pin through the PIA and a macrocell to an\\noutput pin. For example, the chip named 7128S-7 has a propagation delay of 7.5 ns. If\\nthe logic function implemented uses parallel or shared expanders, the propagation delay is\\nincreased.\\nFigure E.4\\nMAX 7000 macrocell (courtesy of Altera).\\n904\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.5\\nParallel Expanders (courtesy of Altera).\\nE.3\\nField-Programmable Gate Arrays\\nTable E.3 lists the names of FPGA manufacturers, some of their products, and their WWW\\nlocators. This section describes examples of FPGAs produced by Altera and Xilinx.\\nE.3.1\\nAltera FLEX 10K\\nFigure E.6 shows the structure of the FLEX 10K chip [3]. It contains a collection of logic\\narray blocks (LABs), where each LAB comprises eight logic elements based on lookup\\ntables (LUTs). In addition to LABs, the chip also contains embedded array blocks (EABs),\\nwhich are SRAM blocks that can be congured to provide memory blocks of various aspect\\nratios (see section 10.1.3). The LABs and EABs can be interconnected using the row and\\ncolumn interconnect wires. These wires also provide connections to the input and output\\npins on the chip package.\\nFigure E.7 shows the contents of a LAB. It has a number of inputs that are provided\\nfrom the adjacent row interconnect wires to a set of local interconnect wires inside the\\nE.3\\nField-Programmable Gate Arrays\\n905\\nTable E.3\\nCommercial FPGA Products.\\nManufacturer\\nFPGAProducts\\nWWW Locator\\nActel\\nMX, SX, eX\\nhttp//www.actel.com\\nAltera\\nStratix (II/III), Cyclone (II/III)\\nhttp//www.altera.com\\nFLEX 10K, APEX 20K\\nLattice\\nECP2/M, SC\\nhttp//www.latticesemi.com\\nXilinx\\nVirtex-(4/5), Virtex-II(Pro)\\nhttp//www.xilinx.com\\nSpartan-3 (A/E), XC4000\\nFigure E.6\\nFLEX 10K FPGA (courtesy of Altera).\\n906\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.7\\nFLEX 10K logic array block (courtesy of Altera).\\nLAB. These local wires are used to make connections to the inputs of the logic elements,\\nand the logic element outputs also feed back to the local wires. Logic element outputs also\\nconnect to the adjacent row and column wires. The structure of a logic element is depicted\\nin Figure E.8. The element has a four-input LUT and a ip-op that can be bypassed.\\nFor implementation of arithmetic adders, the four-input LUT can be used to implement 2\\nthree-input functions, namely, the sum and carry functions in a full-adder.\\nThe structure of an EAB is depicted in Figure E.9. It contains 2048 SRAM cells, which\\ncan be used to provide memory blocks that have a range of aspect ratios: 256  8, 512\\n 4, 1024  2, and 2048 1 bits. The address and data inputs to the memory block are\\nprovided from a set of local interconnect wires. These inputs, as well as a write enable for\\nthe memory block, can optionally be stored in ip-ops. Figure E.9 shows that the number\\nof address and data inputs connected to the memory block varies depending on the aspect\\nE.3\\nField-Programmable Gate Arrays\\n907\\nFigure E.8\\nFLEX 10K logic element (courtesy of Altera).\\nratio being used. The data outputs can also optionally be stored in ip-ops. For large\\nmemory blocks it is possible to combine multiple EABs.\\nConguration of EABs is done using predesigned modules, such as those in the LPM\\nlibrary. For example, the module named lpm_ram_dq can be used to specify an SRAM\\nblock, and lpm_rom can be used for a ROM block. These modules can be imported into a\\nschematic or instantiated in code using a language such as VHDL. It is possible to specify\\ninitial data to be loaded into the memory block when the FPGAchip is programmed. This is\\ndone by creating a special type of le, called a memory initialization le, that is associated\\nwith the lpm_ram_dq or lpm_rom module. Complete details on using these modules can\\nbe found in the Quartus II documentation.\\nFLEX 10K chips are available in sizes ranging from the 10K10 to 10K250, which offer\\nabout 10,000 and 250,000 equivalent logic gates, respectively. Specic chips are available\\nin various speeds, indicated using a sufx letter, such as A, as in 10K10A, and a speed\\ngrade, as in 10K10A-1. Unlike PALs and CPLDs, the speed grade for an FPGA does not\\nspecify an actual propagation delay in nanoseconds. Instead, it represents a relative speed\\nwithin the device family. For instance, the 10K10-1 is a faster chip than the 10K10-2. The\\nactual propagation delays in implemented circuits can be examined using a timing simulator\\nCAD tool.\\n908\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.9\\nEmbedded array block (courtesy of Altera).\\nE.3.2\\nXilinx XC4000\\nThe structure of a Xilinx XC4000 chip [4] is similar to the FPGA structure shown in\\nFigure 3.35. It has a two-dimensional array of congurable logic blocks (CLBs) that can\\nbe interconnected using the vertical and horizontal routing channels. Chips range in size\\nfrom the XC4002 to XC40250, which have about 2000 and 250,000 equivalent logic gates,\\nrespectively. As shown in Figure E.10, a CLB contains 2 four-input LUTs; hence it can\\nimplement any two logic functions of up to four variables. The output of each of these\\nE.3\\nField-Programmable Gate Arrays\\n909\\nFigure E.10\\nXC4000 congurable logic block (courtesy of Xilinx).\\nLUTs can optionally be stored in a ip-op. The CLB also contains a three-input LUT\\nconnected to the 2 four-input LUTs, which allows implementation of functions with ve or\\nmore variables.\\nSimilar to the logic elements in the FLEX 10K FPGAs described in section E.3.1, the\\nCLB can be congured for efcient implementation of adder modules. In this mode each\\nfour-input LUT in the CLB implements both the sum and carry functions of a full-adder.\\nAlso, instead of implementing logic functions, the CLB can be used as a memory module.\\nEach four-input LUT can serve as a 16  1 memory block, or both four-LUTs can be\\ncombined into a 32  1 memory block. Multiple CLBs can be combined to form larger\\nmemory blocks.\\nThe CLBs are interconnected using the wires in the routing channels. Wires of various\\nlengths are provided, from wires that span a single CLB to wires that span the entire device.\\nThe number of wires in a routing channel varies for each specic chip.\\nE.3.3\\nAltera APEX 20K\\nThe Altera APEX 20K [5] family is the next generation product following the FLEX 10K.\\nThe logic element (LE), which is an optimized version of the one depicted in Figure E.8,\\ncontains a four-input LUT and a ip-op. Chips range in sizes from 1200 to 51,840 LEs.\\n910\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.11\\nAPEX 20K MegaLAB (courtesy of Altera).\\nEach APEX device contains logic elements (LUTs), memory blocks, and IO cells. The\\nLEs are arranged into LABs similar, to the structure depicted in Figure E.7, with ten LEs per\\nLAB. The LABs are further grouped into MegaLABs, with up to 24 LABs in a MegaLAB.\\nAs shown in Figure E.11, the MegaLAB contains wires to interconnect the LABs, and it also\\ncontains a memory block, called the embedded system block (ESB). Similar to the EAB\\nshown in Figure E.9, the ESB supports memory blocks with various aspect ratios. AnAPEX\\ndevice comprises either two or four columns of MegaLABs; the number of MegaLABs per\\ncolumn varies for each device.\\nE.3.4\\nAltera Stratix\\nStratix [6] is Alteras FPGA product that supersedes the APEX family. Figure E.12 shows\\nthe architecture of a Stratix device. Each chip comprises columns of resources of various\\ntypes. The LAB columns house logic elements arranged into LABs that have ten LEs per\\nLAB. Each LE contains a four-input LUT and a register, and can be congured in a variety\\nof modes, including a fast arithmetic mode. There are a number of types of wiring resources\\nin a Stratix chip. Connections within a LAB are made using fast local resources, such as a\\ncarry chain that runs downward in each column. For connections from one LAB to other\\nresources there exist short nearest-neighbor connections, wires that span four columns or\\nrows, and longer wires.\\nIn addition to LAB columns, Stratix devices contain three other types of columns. The\\nM512 columns consist of memory blocks with 512 bits each, and the M4K columns contain\\nlarger memory blocks with 4K bits per block. Each of the M512 and M4K blocks support\\nimplementations of memories with various aspect ratios. Stratix devices also include very\\nlarge memory blocks called MegaRAMs, each of which contains 512K bits of memory.\\nFinally, there are columns that comprise Digital Signal Processing (DSP) blocks. Each\\nof these blocks includes hardware multiplier and adder circuits that allow fast multiplication\\nE.3\\nField-Programmable Gate Arrays\\n911\\nFigure E.12\\nStratix LAB, DSP, and memory blocks (courtesy of Altera).\\nand accumulation (summing) of data. These blocks provide efcient implementation of the\\ntypes of circuits used in digital signal processing applications.\\nStratix chips are available in sizes from 10,570 to 79,040 logic elements and over seven\\nMbits of memory.\\nE.3.5\\nAltera Cyclone, Cyclone II, and Cyclone III\\nCyclone [7] FPGAs are based on the Stratix architecture, but are intended for low-cost\\napplications. There are three generations of these devices, called Cyclone, Cyclone II, and\\nCyclone III. A Cyclone chip has the same basic structure as that shown in Figure E.12, with\\na four-input LUT logic element that has dedicated arithmetic circuitry and a programmable\\nip-op. The types of memory blocks provided in these devices are M4K in Cyclone and\\nCyclone II, and M9K in Cyclone III. Cyclone II and III devices also include DSP blocks.\\nCyclone devices range in size from 2910 to 119,088 logic elements and 4 Mbits of memory.\\nAn example of a commercial product that includes a Cyclone II device is the DE2\\nDevelopment and Education board from Altera, which is described in Appendix D.\\nE.3.6\\nAltera Stratix II and Stratix III\\nStratix II [8] and Stratix III [9] FPGAs are the successor to the Stratix family. They of-\\nfer device sizes from 15,600 to 338,000 logic elements and up to 16.7 Mbits of memory.\\nStratix II and Stratix III contain a more complex logic element than other FPGAs, called the\\nAdaptive Logic Module (ALM). As shown in Figure E.13, the ALM comprises a combina-\\n912\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.13\\nThe Stratix II Adaptive Logic Module.\\ntional logic circuit and two programmable ip-ops. The combinational logic circuit can\\nbe programmed as either one or two LUTs; it can implement a single logic function of up\\nto seven inputs, or two functions of various sizes. Figure E.14 shows a few of the possible\\ncongurations of the ALM, such as realizing two four-input LUTs, a four-input LUT plus\\na ve-input LUT, and so on. The Stratix III ALM has the option of being congured as a\\nsmall memory block in addition to its use as a logic element [9].\\nE.3.7\\nXilinx Virtex\\nThe Xilinx Virtex [10] FPGAs are the next generation family following the XC4000. As\\nindicated in Figure E.15, each Virtex chip comprises logic resources called CLBs, and\\nmemory resources called Block RAMs (BRAMs). The CLB is an enhanced version of the\\nXC4000 CLB shown in Figure E.10. As indicated in Figure E.16, the Virtex CLB is divided\\ninto two halves; each half is called a slice. Each slice contains two four-input LUTs, two\\nregisters, and dedicated arithmetic (carry chain) logic.\\nThe BRAM blocks contain 4K bits of memory, and can be congured to support aspect\\nratios from 4096  1 to 256  16. The CLB and BRAM blocks can be interconnected by\\nwires that span a single CLB, or longer distances. Virtex devices are available in sizes from\\n256 to 46,592 CLB slices.\\nE.3\\nField-Programmable Gate Arrays\\n913\\nFigure E.14\\nSome of the modes of the Stratix II ALM.\\nFigure E.15\\nVirtex FPGA (courtesy of Xilinx).\\n914\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nFigure E.16\\nVirtex logic block (courtesy of Xilinx).\\nE.3.8\\nXilinx Virtex-II, Virtex-II Pro, Virtex-4, and Virtex-5\\nThe XilinxVirtex-II [11]Virtex-II Pro, Virtex-4, andVirtex-5 FPGAs [12] are the successors\\nto the Virtex family. They are offered in sizes from 3168 to 331,776 logic elements and\\nwith more than 10.4 Mbits of memory. The logic elements are arranged into slices similar\\nto the Virtex FPGAs (see Figure E.16), with four slices in a CLB. Some members of these\\nfamilies include one or more microprocessor cores within the chip, and have additional\\nadvanced features that are not present in Virtex-II.\\nE.3.9\\nXilinx Spartan-3\\nThe Xilinx Spartan-3 [13] FPGAs are a low-cost version of the Virtex-II architecture.\\nSimilar to Virtex-II, the logic elements are arranged into CLBs that each have four slices,\\nbut not all slices have the same feature-set as in Virtex-II. Spartan-3 chips are available in\\nsizes from 1728 to 74,880 logic elements and more than 1.8 Mbits of memory.\\nE.4\\nTransistor-Transistor Logic\\nBefore the emergence of CMOS, the dominant technology was transistor-transistor logic,\\ncommonly referred to as TTL. Most digital systems built in the 1970s and 1980s were based\\non this technology. TTL circuits are available in relatively small sizes, known as small-\\nscale integration (SSI) and medium-scale integration (MSI), as explained in section 3.5. A\\ntypical SSI chip contains just a few logic gates, with their inputs and outputs available on\\nE.4\\nTransistor-Transistor Logic\\n915\\nthe pins of the package. An MSI chip may comprise a somewhat larger circuit, such as a\\nfour-bit arithmetic and logic unit (ALU).\\nTTL technology is not as suitable for large-scale integration as CMOS technology,\\nwhich has led to TTLs demise. However, its impact was so large that some aspects are still\\nimportant today. In this section we consider these aspects.\\nVoltage Levels\\nTTLcircuits use a 5-volt power supply. Any voltage in the range 0 to 0.8Vis interpreted\\nas a logic 0 when applied to an input pin. A voltage in the range 2 to 5 volts is interpreted\\nas a logic 1. Using the terminology from section 3.8, VIL = 0.8 V and VIH = 2 V. The\\nmaximum output voltage produced for logic 0 is VOL = 0.4 V, and the minimum voltage\\nproduced for logic 1 is VOH = 2.4 V. These parameters lead to the noise margins NML =\\nNMH = 0.4 V. Typical output voltages generated by a TTL circuit are 0.2 V for logic 0 and\\n3.6 V for logic 1.\\nWhen a new digital circuit is designed, it is often intended for use in an existing digital\\nsystem. If different technologies are used to implement different parts of a system, it\\nis essential to ensure that compatible voltage levels are used for signals in the interfaces\\nbetween the different parts. While CMOS voltage levels are normally different from TTL\\nlevels, some CMOS chips, such as PLDs, can be congured to use TTL-compatible voltage\\nlevels on their input and output pins.\\nInput Connections\\nIn CMOS circuits all inputs to a gate must always be driven to either logic value 0 or\\n1. Otherwise, the gates output will have an unknown (usually tri-state) value. In the case\\nof TTL circuits, an unconnected input behaves as if it were connected to a constant 1.\\nE.4.1\\nTTL Circuit Families\\nTTL circuits are available in several designs that have different propagation speeds and\\npower consumption. They have the same functional characteristics, dened by the speci-\\ncations for the type of circuits known as the 7400 series, which is introduced in section\\n3.5. Actually, the 7400 label denotes a chip that comprises 4 two-input NAND gates. Other\\nchips that contain different logic elements have the same prex 74, but are identied by\\nadditional digits. For example, 7421 denotes a chip that comprises 2 four-inputAND gates.\\nTable E.4 presents the propagation delay and power dissipation characteristics of the various\\nTTL families.\\nStandard TTLis based on the original specications, and it was the rst type of such cir-\\ncuits introduced in the 1960s. Subsequent versions provided various improvements. Faster\\ncircuits were developed, trading off increased power consumption for shorter propagation\\ndelays. Conversely, low-power circuits were developed, at the cost of longer propagation\\ndelays. Table E.4 gives the typical values that can be expected under normal operating\\nconditions.\\nThe maximum fan-out in TTL circuits is 10 in most cases, but it can be as high as 20\\nfor the low-power types. The fan-in is determined by the number of inputs provided on a\\ngiven chip.\\n916\\nA P P E N D I X\\nE\\n\\nCommercial Devices\\nTable E.4\\nTTL logic families.\\nPropagation\\nPower\\nName\\nDesignation\\nDelay (ns)\\nDissipation (mW)\\nStandard\\n7400\\n9\\n10\\nLow power\\n74L00\\n33\\n1\\nHigh speed\\n74H00\\n6\\n22\\nSchottky\\n74S00\\n3\\n20\\nLow-power Schottky\\n74LS00\\n9\\n2\\nAdvanced Schottky\\n74AS00\\n1.5\\n20\\nAdvanced low-power Schottky\\n74ALS00\\n4\\n1\\nFast\\n74F00\\n3\\n4\\nTTL gates can have different output congurations. In addition to the normal output\\nconguration, there exist gates that have tri-state outputs or open-collector outputs. The\\npurpose of a tri-state output is discussed in section 3.8.8. Gates with open-collector outputs\\nare used when it is desirable to connect the outputs of two or more gates together directly.\\nThese gates are not damaged by such a connection, because each gate either drives the\\noutput to 0 or does not affect it at all. Connecting the outputs of several open-collector\\ngates through a pull-up resistor to +5 V results in a circuit where the voltage at the output\\npoint is equal to +5 V if none of the gates produces an output of 0 and is equal to 0 if\\none or more gates produce the output of 0. A similar approach can be used with CMOS\\ntechnology, resulting in open-drain gates.\\nWe have not pursuedTTLtechnology in any detail because of its diminished importance\\nin todays design environment. An interested reader may consult numerous books that\\nprovide a detailed explanation. A particularly thorough reference is [14].\\nReferences\\n1.\\nLattice Semiconductor, Simple PLDs Data Sheets, http://www.latticesemi.com\\n2.\\nAltera Corporation, MAX 7000 CPLD Data Sheets, http://www.altera.com\\n3.\\nAltera Corporation, FLEX 10K Data Sheets, http://www.altera.com\\n4.\\nXilinx Corporation, XC4000 FPGA Data Sheets, http://www.xilinx.com\\n5.\\nAltera Corporation, APEX 20K Data Sheets, http://www.altera.com\\n6.\\nAltera Corporation, Stratix FPGA Data Sheets, http://www.altera.com\\n7.\\nAltera Corporation, Cyclone, Cyclone II, and Cyclone III FPGA Data Sheets,\\nhttp://www.altera.com\\n8.\\nAltera Corporation, Stratix II FPGA Data Sheets, http://www.altera.com\\nReferences\\n917\\n9.\\nAltera Corporation, Stratix III FPGA Data Sheets, http://www.altera.com\\n10.\\nXilinx Corporation, Virtex FPGA Data Sheets, http://www.xilinx.com\\n11.\\nXilinx Corporation, Virtex-II FPGA Data Sheets, http://www.xilinx.com\\n12.\\nXilinx Corporation, Virtex-II Pro, Virtex-4/5 FPGA Data Sheets,\\nhttp://www.xilinx.com\\n13.\\nXilinx Corporation, Spartan-3 FPGA Data Sheets, http://www.xilinx.com\\n14.\\nA. S. Sedra and K. C. Smith, Microelectronic Circuits, 5th ed. (Oxford University\\nPress: New York, 2003).\\n919\\na n s w e r s\\nChapter 2\\n2.7.\\n(a) Yes\\n(b) Yes\\n(c) No\\n2.12.\\nf = x1x3 + x2x3 + x2x3\\n2.15.\\nf = (x1 + x2)(x2 + x3)\\n2.20.\\nf = x2x3 + x1x3\\n2.23.\\nf = (x1 + x2)(x1 + x3)\\n2.28.\\nf = x1x2 + x1x3 + x2x3\\n2.32.\\nf = (x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)(x1 + x2 + x3)\\n2.33.\\nf = x1x3 + x1x2 + x2x3 + x1x2x3\\n2.40.\\nThe circuit is\\nf\\nx1\\nx2\\nx3\\n2.42.\\nThe circuit is\\nf\\nx1\\nx2\\nx3\\n920\\nAnswers\\nChapter 3\\n3.4.\\nUsing the circuit\\nThe number of transistors needed is 16.\\n3.8.\\nThe complete circuit is\\nVDD\\nVx1\\nVx2\\nVx3\\nV f\\nVx1\\nVx2\\nVx3\\nAnswers\\n921\\n3.12.\\nVDD\\nV y\\nV z\\nV f\\nV x\\nVDD\\n3.14.\\n(a) ID = 800 A\\n(b) ID = 78 A\\n3.17.\\nRDS = 947 \\n3.25.\\n(a) NM H = 0.5 V\\nNM L = 0.7 V\\n(b) VOL = 0.8 V\\nNM L = 0.2 V\\n3.28.\\n(a) PNOT_gate = 163 W\\n(b) Ptotal = 8.2 W\\n3.32.\\nThe two NMOS transistors in a CMOS NOR gate are connected in parallel. The worst\\ncase current to drive the output low happens when only one of these transistors is turned\\nON. Thus each transistor has to have the same dimensions as the NMOS transistor in the\\ninverter, namely Wn/Ln = 2.\\nThe two PMOS transistors are connected in series. If each of these transistors had the\\nratio Wp/Lp, then the two transistors could be thought of as one transistor with a Wp/2Lp\\nratio. Thus each PMOS transistor must be made twice as wide as that in the inverter, namely\\nWn/Ln = 8.\\n922\\nAnswers\\n3.45.\\nf = x2 + x1x3. The corresponding circuit is\\n0\\n0\\n1\\n0\\nx3\\nx1\\n0\\n1\\n1\\n1\\nx2\\nx1x3\\nx2\\nx1x3\\n+\\n3.55.\\nThe circuit in Figure P3.11 is a two-input XOR gate. This circuit has two drawbacks: when\\nboth inputs are 0 the PMOS transistor must drive f to 0, resulting in f = VT volts. Also,\\nwhen x1 = 1 and x2 = 0, the NMOS transistor must drive the output high, resulting in\\nf = VDD  VT.\\nChapter 4\\n4.1.\\nSOP form: f = x1x2 + x2x3\\nPOS form: f = (x1 + x2)(x2 + x3)\\n4.2.\\nSOP form: f = x1x2 + x1x3 + x2x3\\nPOS form: f = (x1 + x3)(x1 + x2)(x2 + x3)\\n4.5.\\nSOP form: f = x3x5 + x3x4 + x2x4x5 + x1x3x4x5 + x1x2x4x5\\nPOS form: f = (x3+x4+x5)(x3+x4+x5)(x2+x3+x4)(x1+x3+x4+x5)(x1+x2+x4+x5)\\n4.9.\\nf = x1x2x3 + x1x2x4 + x1x3x4 + x2x3x4\\n4.11.\\nThe statement is false. As a counter example consider f (x1, x2, x3) =  m(0, 5, 7).\\nThen, the minimum-cost SOP form f = x1x3 + x1x2x3 is unique.\\nBut, there are two minimum-cost POS forms:\\nf = (x1 + x3)(x1 + x3)(x1 + x2) and\\nf = (x1 + x3)(x1 + x3)(x2 + x3)\\n4.12.\\nIn a combined circuit:\\nf = x2x3x4 + x1x3x4 + x1x2x3x4 + x1x2x3\\ng = x2x3x4 + x1x3x4 + x1x2x3x4 + x1x2x4\\nThe rst 3 product terms are shared, hence the total cost is 31.\\n4.14.\\nf = (x3  g)  ((g  g)  x4) where g = (x1  (x2  x2))  ((x1  x1)  x2)\\n4.15.\\nf = (((x3  x3)  g)  ((g  g)  (x4  x4)), where\\ng = ((x1  x1)  x2)  (x1  (x2  x2)). Then, f = f  f .\\nAnswers\\n923\\n4.18.\\nf = x1(x2 + x3)(x4 + x5) + x1(x2 + x3)(x4 + x5)\\n4.21.\\nf = g  h + g  h, where g = x1x2 and h = x3 + x4\\n4.23.\\nf = x1x2x4 + x1x2x3 + x1x2x3 + x2x3x4\\n4.32.\\nRepresenting both functions in the form of Karnaugh map, it is easy to show that f = g.\\nChapter 5\\n5.1.\\n(a) 478\\n(b) 743\\n(c) 2025\\n(d) 41567\\n(e) 61680\\n5.2.\\n(a) 478\\n(b) 280\\n(c) 1\\n5.3.\\n(a) 478\\n(b) 281\\n(c) 2\\n5.4.\\nThe numbers are represented as follows:\\nDecimal\\nSign and Magnitude\\n1s Complement\\n2s Complement\\n73\\n000001001001\\n000001001001\\n000001001001\\n1906\\n011101110010\\n011101110010\\n011101110010\\n95\\n100001011111\\n111110100000\\n111110100001\\n1630\\n111001011110\\n100110100001\\n100110100010\\n5.11.\\nYes, it works. The NOT gate that produces ci is not needed in stages where i > 0. The\\ndrawback is poor propagation of ci = 1 through the topmost NMOS transistor. The\\npositive aspect is fewer transistors needed to produce ci+1.\\n5.12.\\nFrom Expression 5.4, each ci requires iAND gates and one OR gate. Therefore, to determine\\nall ci signals we need n\\ni=1(i + 1) = (n2 + 3n)/2 gates. In addition to this, we need 3n\\ngates to generate all g, p, and s functions. Therefore, a total of (n2 +9n)/2 gates are needed.\\n5.13.\\n75 gates. Note that a number of four-literal product terms in different ci expressions are the\\nsame. They can be implemented by sharing the outputs of corresponding AND gates.\\n5.17.\\nThe code in Figure P5.2 represents a multiplier. It multiplies the lower two bits of Input by\\nthe upper two bits of Input, producing the four-bit Output.\\n924\\nAnswers\\n5.21.\\nA full-adder circuit can be used, such that two of the bits of the number are connected as\\ninputs x and y, while the third bit is connected as the carry-in. Then, the carry-out and sum\\nbits will indicate how many input bits are equal to 1.\\nz0\\nz1\\nz2\\ncout\\ncin\\ny\\nx\\ns\\nResult\\nChapter 6\\n6.3.\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n0\\n1\\n1\\n0\\n1\\n1\\n0\\n0\\n1\\n0\\nw1 w2 w3\\nf\\n0\\n0\\n0\\n0\\n1\\n1\\n1\\n1\\n0\\n1\\nf\\nw1\\nw2\\nw3\\n+\\nw2w3\\nf\\nw3\\nw1\\nw2\\nAnswers\\n925\\n6.5.\\nThe derived circuit is\\nf\\nw2\\nw1\\nw3\\n6.10.\\nf (w1, w2, . . . , wn) = [w1 + f (0, w2, . . . , wn)]  [w1 + f (1, w2, . . . , wn)]\\n6.12.\\nExpansion of f in terms of w2 gives\\nf = w2(w1 + w3) + w2(w1w3)\\n= w2  (w1 + w3)\\n= w2  w1w3\\nThe cost of this circuit is 2 gates + 4 inputs = 6.\\n6.14.\\nAnynumberof5-variablefunctionscanbeimplementedbyusingtwo4-LUTs. Forexample,\\nif we cascade the two 4-LUTs by connecting the output of one 4-LUT to an input of the\\nother, then we can realize any function of the form\\nf = f1(w1, w2, w3, w4) + w5\\nf = f1(w1, w2, w3, w4)  w5\\n6.18.\\nThe code in Figure P6.2 is a 2-to-4 decoder with an enable input. It is not a good style for\\ndening this decoder. The code is not easy to read. It is better to use the style in Figures\\n6.30 or 6.46.\\n6.29.\\na = w3 + w2w0 + w1 + w2w0\\nb = w1w0 + w1w0 + w2\\nc = w2 + w1 + w0\\nChapter 7\\n7.4.\\nS\\nR\\nClk\\nQ\\nQ\\n926\\nAnswers\\n7.6.\\nD\\nQ\\nQ\\nQ\\nQ\\nS\\nClock\\nS\\nQ\\nQ\\nR\\n0\\n1\\nQ t\\n1\\n+\\n(\\n)\\nQ t( )\\n0\\nS\\n0\\n0\\n0\\n1\\n1\\n1\\n0\\n1\\nR\\nR\\n7.9.\\nThe circuit acts as a negative-edge-triggered JK ip-op, in which J = A, K = B,\\nClock = C, Q = D, and Q = E.\\n7.16.\\nT\\nQ\\nQ\\nClock\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\n1\\nQ0\\nQ1\\nQ2\\n0\\n1\\n0\\n1\\nUp/down\\n7.18.\\nThe counting sequence is 000, 001, 010, 111.\\nAnswers\\n927\\n7.24.\\nThe longest delay in the circuit is the from the output of FF0 to the input of FF3. This delay\\ntotals 5 ns. Thus the minimum period for which the circuit will operate reliably is\\nTmin = 5 + 3 + 1 = 9 ns\\nThe maximum frequency is\\nFmax = 1/Tmin = 111 MHz\\n7.28.\\nLIBRARY ieee ;\\nUSE ieee.std_logic_1164.all ;\\nUSE ieee.std_logic_unsigned.all ;\\nENTITY prob7_28 IS\\nPORT ( Clock, Reset : IN\\nSTD_LOGIC ;\\nData\\n: IN\\nSTD_LOGIC_VECTOR(3 DOWNTO 0) ;\\nQ\\n: BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;\\nEND prob7_28;\\nARCHITECTURE Behavior OF prob7_28 IS\\nBEGIN\\nPROCESS ( Clock, Reset )\\nBEGIN\\nIF Reset = 1 THEN\\nQ <= 0000 ;\\nELSIF ClockEVENT AND Clock = 1 THEN\\nQ <= Q + Data ;\\nEND IF ;\\nEND PROCESS ;\\nEND Behavior ;\\n928\\nAnswers\\n7.35.\\nReset\\nStart\\n3-bit counter\\ng\\nf\\nClock\\nChapter 8\\n8.1.\\nThe expressions for the inputs of the ip-ops are\\nD2 = Y2 = wy2 + y1y2\\nD1 = Y1 = w  y1  y2\\nThe output equation is z = y1y2.\\n8.2.\\nThe expressions for the inputs of the ip-ops are\\nJ2 = y1\\nK2 = w\\nJ1 = wy2 + wy2\\nK1 = J1\\nThe output equation is z = y1y2.\\nAnswers\\n929\\n8.5.\\nMinimal state table is\\nPresent\\nNext State\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nA\\nB\\n0\\nB\\nE\\nC\\n0\\nC\\nD\\nC\\n0\\nD\\nA\\nF\\n1\\nE\\nA\\nF\\n0\\nF\\nE\\nC\\n1\\n8.6.\\nMinimal state table is\\nPresent\\nNext state\\nOutput z\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\nA\\nA\\nB\\n0\\n0\\nB\\nD\\nC\\n0\\n0\\nC\\nD\\nC\\n1\\n0\\nD\\nA\\nB\\n0\\n1\\n8.12.\\nMinimal state table is\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\np\\nA\\nB\\nC\\n0\\nB\\nD\\nE\\n0\\nC\\nE\\nD\\n0\\nD\\nA\\nF\\n0\\nE\\nF\\nA\\n0\\nF\\nB\\nC\\n1\\n930\\nAnswers\\n8.15.\\nThe next-state expressions are\\nD4 = Y4 = wy3 + wy1\\nD3 = Y3 = w(y1 + y4)\\nD2 = Y2 = wy2 + wy4\\nD1 = Y1 = w(y2 + y1)\\nThe output is given by z = y4.\\n8.17.\\nMinimal state table is\\nPresent\\nNext state\\nOutput z\\nstate\\nw = 0\\nw = 1\\nw = 0\\nw = 1\\nA\\nA\\nC\\n0\\n0\\nC\\nF\\nC\\n0\\n1\\nF\\nC\\nA\\n0\\n1\\n8.21.\\nThe desired circuit is\\nJ\\nQ\\nQ\\nK\\nJ\\nQ\\nQ\\nK\\nz1\\nz0\\n1\\nw\\n8.22.\\nThe desired circuit is\\nT\\nQ\\nQ\\nT\\nQ\\nQ\\nz1\\nz0\\n1\\nw\\nAnswers\\n931\\n8.29.\\nPresent\\nNext state\\nOutput\\nstate\\nw = 0\\nw = 1\\nz\\nA\\nA\\nC\\n0\\nB\\nA\\nD\\n1\\nC\\nA\\nD\\n0\\nD\\nA\\nB\\n0\\nThe circuit produces z = 1 whenever the input sequence on w comprises a 0 followed by\\nan even number of 1s.\\nChapter 9\\n9.1.\\nThe ow table is\\nPresent\\nNext state\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz2z1\\nA\\nD\\nC\\nD\\nC\\n11\\nB\\nD\\nD\\nBm\\nBm\\n10\\nC\\nD\\nCm\\nD\\nCm\\n01\\nD\\nDm\\nC\\nB\\nC\\n00\\nThe behavior is the same as described in the ow table in Figure 9.21a, if the state inter-\\nchanges A  D and B  C are made.\\n932\\nAnswers\\n9.8.\\nUsing the merger diagram in Figure 9.40a, the FSM in Figure 9.39 becomes\\nPresent\\nNext state\\nOutput\\nstate\\nw2w1 = 00\\n01\\n10\\n11\\nz\\nA\\nAm\\nG\\nE\\n\\n0\\nB\\nBm\\nC\\nBm\\nD\\n0\\nC\\nB\\nCm\\nE\\nCm\\n1\\nD\\n\\nC\\nE\\nDm\\n0\\nE\\nA\\n\\nEm\\nD\\n1\\nG\\nB\\nGm\\n\\nD\\n1\\n9.10.\\nThe minimum-cost hazard-free implementation is\\nf = x1x3x4 + x1x2x4 + x1x3x4\\n9.12.\\nThe minimum-cost hazard-free POS implementation is\\nf = (x1 + x2 + x4)(x1 + x2 + x3)(x1 + x3 + x4)(x2 + x3 + x4)\\n9.14.\\nIf A = B = D = E = 1 and C changes from 0 to 1, then f changes 0  1  0 and g\\nchanges 0  1  0  1. Therefore, there is a static hazard on f and a dynamic hazard\\non g.\\n9.17.\\nThe excitation table is\\nPresent\\nNext state\\nOutput\\nstate\\nwc = 00\\n01\\n10\\n11\\n00\\n01\\n10\\n11\\ny\\nY\\nz\\n0\\n0m\\n0m\\n1\\n0m\\n0\\n0\\n0\\n0\\n1\\n0\\n1m\\n1m\\n1m\\n0\\n1\\n0\\n1\\nThe next-state expression is Y = wc+cy+wy. Note that the term wy is included to prevent\\na static hazard.\\nThe output expression is z = cy.\\nAnswers\\n933\\nChapter 11\\n11.1.\\nA minimal test set must include the tests w1w2w3 = 011, 101, and 111, as well as one of\\n000, 010, or 100.\\n11.3.\\nThe two functions differ only in the vertex x1x2x3x4 = 0111. Therefore, the circuits can be\\ndistinguished by applying this input valuation.\\n11.5.\\nThe tests are w1w2w3w4 = 1111, 1110, 0111, and 1111.\\n11.9.\\nCannot detect if the input wire w1 is stuck-at-1. The reason is that this circuit is highly\\nredundant. It realizes the function f = w3(w1 + w2), which can be implemented with a\\nsimpler circuit.\\n11.11.\\nTest set = {0000, 0111, 1111, 1000}. It would work with XORs implemented as shown in\\nFigure 4.28c.\\nFor n bits, the same patterns can be used; thus\\nTest set = {00 . . . 00, 011 . . . 1, 11 . . . 1, 100 . . . 0}.\\n11.12.\\nIn the decoder circuit in Figure 6.16c the four AND gates are enabled only if the En signal\\nis active. The required test set has to include all four valuations of w1 and w2 when En = 1.\\nIt is also necessary to test if the En wire is stuck at 1, which can be accomplished with the\\ntest w1w2En = 000. Therefore, a complete test set comprises w1w2En = 000, 001, 011,\\n101, and 111.\\n934\\nI N D E X\\nA\\nAbsorption property, 32\\nAccumulator, 427, 821\\nActive clock edge, 391, 486\\nActive-low signal, 137\\nAdder:\\nBCD, 301\\ncarry lookahead, 273\\ncarry save, 311\\nfull-adder, 255\\nhalf-adder, 253\\nin VHDL code, 283-286, 879\\npropagation delay, 256, 272, 278\\nripple-carry, 256, 879\\nserial, 519\\nAdder/subtractor, 266\\nAddition, 252-257\\nBCD, 299\\ncarry, 253\\ngenerate function, 273\\noverow, 271\\npropagate function, 273\\nsum, 253\\nVHDL, 287\\nAddress, 336, 677\\nAliasing problem in testing, 751\\nAlgorithm, 679\\nAlgorithmic state machine (ASM):\\nASM charts, 561\\nASM block, 564\\nconditional output box, 562\\ndecision box, 562\\nimplied timing, 681\\nstate box, 562\\nAlphanumeric characters, 303\\nAnalysis, 29, 200, 557, 588\\nAND gate (see Gates)\\nArbiter circuit, 549, 603\\nArchitecture (VHDL), 63, 788\\nbody, 788\\ndeclarative part, 788\\nArithmetic:\\noating-point (see Floating point)\\noperators (VHDL), 363\\noverow, 271\\n(See also Addition; Division;\\nMultiplication; Subtraction)\\nArithmetic and logic unit (ALU), 360\\nArithmetic assignment (VHDL), 287\\nArray multiplier, 293\\nArray (VHDL), 786\\nASCII code, 304\\nASIC, 6, 115\\nASM block, 564\\nASM chart, 561\\nAspect ratio, 675\\nAssociative property, 32\\nAsynchronous clear (reset), 395, 414\\nAsynchronous clear (in VHDL), 424, 814\\nAsynchronous counter, 404\\nAsynchronous inputs, 723\\nAsynchronous sequential circuits (see\\nSequential circuits)\\nAttribute (VHDL), 423\\nenum_encoding, 515\\nEVENT, 423\\nAxioms of Boolean algebra, 31\\nB\\nBarrel shifter, 371, 691\\nBasic latch, 383\\nBCD (see Binary-coded decimal)\\nBCD-to-7-segment decoder, 340, 360\\nBehavioral VHDL code, 341-344, 468\\nBGA package, 110\\nBILBO (Built-in Logic Block Observer),\\n751\\nBinary-coded decimal (BCD), 299\\naddition, 299\\ncounter, 415\\ndigits, 299\\nBinary decoder (see Decoder)\\nBinary encoder (see Encoder)\\nBinary numbers, 17\\nin VHDL code, 780\\nBinary variable, 22\\nBIST (Built-in Self Test), 747\\nBit, 18\\nBit-counting circuit, 679\\nBIT type, 62, 781\\nBody effect, 131\\nBoolean algebra, 31\\nBoundary scan, 754\\nBranching heuristic, 217, 225\\nBuffer, 135\\ninverting, 135\\ntri-state, 136\\nVHDL (port mode), 437\\nBuilt-in self-test, 747\\nBus, 438\\nBypass capacitor, 755\\nByte,18\\nC\\nCAD (see Computer aided design)\\nCanonical expressions:\\ncanonical product-of-sums, 45\\ncanonical sum-of-products, 43\\nCapacitance, 125\\nCarry, 253\\ncarry-in, 254\\ncarry-out, 254\\nCarry chain, 410, 888\\nCarry lookahead adder, 273\\nCarry save adder, 311\\nCASE statement, 358, 802\\nChannel (in MOSFET), 119\\nCharacteristic impedance, 756\\nCharacteristic table, 384\\nChip conguration, 60\\nClear input, 395, 408\\nClock, 387\\nClock divider, 463\\nClock enable, 720\\nClock skew, 441, 471, 719\\nClock synchronization, 405, 719\\nClock-to-Q delay (tcQ), 396\\nClock-to-output time (tco), 421\\nCMOS technology, 85\\nCode:\\nBCD (see Binary-coded decimal)\\nbinary, 18\\nconverter, 339\\ndecimal, 18\\nGray, 367\\nCofactor, 328\\nCoincidence operation, 256\\nColumn dominance, 215\\nCombinational circuits, 317-375\\nIndex\\n935\\nCombining property, 33\\nComment (VHDL), 780\\nCommutative property, 32\\nComparator, 309, 340\\nCompatible states, 613\\nComplement:\\ndiminished radix, 270\\nof a logic variable, 25\\n1s, 260\\nradix, 267\\n2s, 261\\nComplementary metal-oxide\\nsemiconductor (see CMOS\\ntechnology)\\nCompletely specied FSM, 537\\nComplex gate (CMOS), 90\\nComplex programmable logic device\\n(CPLD), 16, 105\\nComponent (VHDL), 283, 445, 792\\nCompressor circuit, 749\\nComputer, 9\\nComputer-aided design (CAD), 56\\nchip conguration, 60\\ndesign entry, 56\\nfunctional simulation, 15, 59, 856\\ntechnology mapping, 227\\ntiming analysis, 469\\ntiming simulation, 15, 59, 865\\ntools, 56, 764-777\\nConcatenation (VHDL), 289, 364\\nConcurrent assignment statement\\n(VHDL), 352, 794\\nConditional signal assignment (VHDL),\\n302, 346, 798\\nCongurable logic block (CLB), 912\\nConsensus property, 33\\nConsistency check, 737\\nConstant (in VHDL), 780, 785\\nContext sensitive help, 836\\nControl circuit, 670\\nConversion of types (VHDL), 785\\nCost, 178\\nCounter:\\nasynchronous, 404\\nasynchronous circuit design, 601\\nBCD, 415\\ndown, 405\\nenable and clear capability, 408\\nJohnson, 417\\nmodulo-n, 539\\nparallel load of, 411\\nreset of, 411\\nring, 416\\nripple, 405\\nsynchronous, 406, 539\\nup, 404\\nup/down, 406\\nVHDL code, 436, 820\\nCover, 178\\nfault, 735\\nminimum, 213\\ntable, 213\\nCritical path, 273, 470, 884\\nCrossbar, 321\\nCrosstalk, 755\\nCubical representation, 207\\nCurrent ow:\\ndynamic, 127\\ngate, 120\\nleakage, 123\\nshort circuit, 129, 137\\nstatic, 123\\nCustom chips, 6, 115\\nCut-off region, 118\\nCut set, 596\\nD\\nD ip-op, 391, 423, 812\\nD-algorithm, 737\\nData, 336\\nDatapath, 670, 681\\nDC-set, 224\\nDebouncing, 724\\nDE2 Development and Education board,\\n872\\nDecimal numbers, 18\\nDecoder, 331\\ntree, 333\\nDecomposition (see Functional\\ndecomposition)\\nDefault value (VHDL), 457\\nDelay (see Propagation delay)\\nDeMorgans theorem, 33\\nDemultiplexer, 335\\nDesign ENTITY (see ENTITY)\\nDesign entry, 56\\nDesign for testability, 743\\nDesign process, 6\\nDigital hardware, 2\\nDigital system, 670\\nDiminished radix complement, 270\\nDIP package, 95\\nDisjoint decomposition, 197\\nDistributive property, 33\\nDivide and conquer, 12\\nDivision, 692\\nDont-care condition, 184\\nin VHDL code, 229\\nDouble precision (see Floating point)\\nDown-counter, 405, 438\\nDrain (in MOSFET transistor), 80\\nDuality, 32\\nDuty cycle, 729\\nDynamic hazard, 645\\nE\\nEDA tools, 836\\nEdge (in signals), 391\\nEdge-triggered, 390, 394\\nEDIF, 839\\nElectrically-erasable programmable\\nread-only memory (EEPROM), 142\\nEnable input, 408, 524, 671\\nEncoder:\\nbinary, 337\\npriority, 338\\nENTITY, 62\\nENTITY declaration, 62\\nwith GENERIC parameter, 430\\nenum_encoding, 515\\nEnumeration type (VHDL), 784\\nEquivalence:\\nof logic networks, 30\\nof states, 530\\nEquivalent-gates metric, 109\\nErasable programmable read-only\\nmemory (EPROM), 144\\nErrors in VHDL code, 827\\nEspresso, 227\\nEssential prime implicant, 179, 213, 222\\nEVENT attribute, 423\\nExcess-127 format, 198\\nExcess-1023 format, 198\\nExcitation table, 544, 588\\nExclusive-NOR (XNOR) gate (see Gates)\\nExclusive-OR (XOR) gate (see Gates)\\nExpansion theorem (Shannons), 327\\nF\\nFactoring, 190\\nFall time, 127\\nFan-in, 132, 191\\nFan-out, 134\\nFault:\\ndetection, 733, 737\\nmodel, 732\\npropagation, 737\\nstuck-at, 732\\nFeedback, 383\\nField-programmable gate array (FPGA),\\n5, 16, 109\\nFinite state machine (FSM), 486\\nincompletely specied, 537\\nsummary of design procedure, 494\\n555 programmable timer chip, 729\\n936\\nIndex\\nFixed-point numbers, 295\\nFlip-op, 391\\nFlip-ops:\\nclear and preset inputs, 395\\ncongurable (in PLDs), 399\\nD, 391, 423, 812\\nedge-triggered, 391\\nJK, 400, 542\\nmaster-slave, 392, 590\\nnegative-edge-triggered, 391\\npositive-edge-triggered, 393\\nT, 398\\ntiming parameters, 398, 720\\nVHDL code for, 423, 812\\nFloating gate, 142\\nFloating point, 297\\ndouble precision, 298\\nexponent, 297\\nformat, 297\\nIEEE standard, 297\\nmantissa, 297\\nnormalized, 297\\nrepresentation, 297\\nsingle precision, 298\\nFlow table, 588\\nprimitive, 610\\nstate reduction, 609\\nFmax, 469, 896\\nFOR GENERATE statement, 350, 799\\nFOR LOOP statement, 434, 804\\nFowler-Nordheim tunneling, 143\\nFPLA (see PLA)\\nFSM (see Finite state machine)\\nFull-adder, 255\\nFunctional behavior, 29\\nFunctional decomposition, 194\\nFunctional equivalence, 30\\nFunctional simulation, 15, 59, 856\\nFundamental mode, 584\\nG\\nGate (in MOSFET transistor), 80\\nGate array, 116\\nGate delay (see Propagation delay)\\nGate optimization, 764\\nGated D latch, 388, 811\\nGated latch, 387\\nGated SR latch, 385\\nGates,\\nAND, 28, 90\\nNAND, 47, 83, 88\\nNOR, 47, 84, 89\\nNOT, 28, 82, 88\\nOR, 28\\nXNOR, 256\\nXOR, 139, 254\\nGENERATE statement, 350, 799\\nGENERIC, 430, 799\\nGENERIC MAP, 429, 821\\nGlitch, 593, 640, 867\\nGlobal signals, 510, 720\\nGray code, 367\\nGrid lines, 841, 851\\nH\\nH tree, 721\\nHalf-adder, 253\\nHamming distance, 624\\nHandshake signaling, 603\\nHardware description language (HDL), 57\\nHazards, 640\\ndynamic, 645\\nstatic, 641\\nHeuristic approach, 180\\nHexadecimal numbers, 251\\nHierarchical design, 57\\nHierarchical VHDL code, 283, 345\\nHigh-impedance output, 136\\nHold time (th), 391\\nHuntingtons postulates, 33\\nHypercube, 211\\nI\\nIF GENERATE statement, 351\\nIF statement, 352, 802\\nIEEE, 57\\nIEEE standards (see Standards)\\nImplicant, 177\\nImplied memory (VHDL), 357, 422, 459,\\n805\\nIncompletely specied FSM, 537\\nIncompletely specied functions, 184\\nInput variable, 23\\nInstantiation (of VHDL components), 283,\\n791\\nInstrumentation, 757\\nIn-system programming (ISP), 104\\nInteger:\\nin VHDL, 291, 436, 784\\nsigned, 258\\nunsigned, 18, 250\\nINTEGER type (VHDL), 291, 436, 784\\nIntersection, 35\\nInversion, 25\\nInverter, 83\\nJ\\nJK ip-op, 400, 542\\nJohnson counter, 417\\nJTAG port, 108, 874\\nK\\nKarnaugh map, 168\\nk-cube, 211\\nk-successor, 530\\nKeyboard short-cuts, 847, 854\\nL\\nLarge scale integration (LSI), 97\\nLatch:\\nbasic SR, 384, 585\\ngated D, 388, 421, 588\\ngated SR, 385\\nVHDL code, 421\\nLeakage current, 123\\nLeast-signicant bit, 18\\nLED (Light emitting diode), 463\\nLevel sensitive element, 390, 394\\nLevel sensitive scan design, 747\\nLibraries, 228\\nieee, 228\\nwork, 285, 791\\nLibrary of Parameterized Modules (LPM),\\n281, 792\\nlpm_add_sub, 281, 428, 885\\nlpm_counter, 429\\nLPM_DIRECTION, 429\\nlpm_ff, 428\\nlpm_ram_dq, 707\\nlpm_shiftreg, 428\\nLPM_WIDTH, 429\\nLinear feedback shift register (LFSR), 748\\nLinear region (see Triode region)\\nLiteral, 177\\nLogic analyzer, 757\\nLogic array block (LAB), 904\\nLogic circuit, 28\\nLogic element,904\\nLogic expression, 23\\nLogic functions, 23\\nAND, 24\\nminimization, 179, 211-226\\nNAND, 47\\nNOR, 47\\nNOT, 25\\nOR, 24\\nsynthesis, 39\\nXNOR, 256\\nXOR, 139, 254\\nLogic gates, 27\\ndrive capability, 135\\ndynamic operation, 125\\nfall time, 127\\nfan-in, 132\\nfan-out, 134\\nnoise margin, 123\\nIndex\\n937\\npower dissipation, 129\\npropagation delay, 126\\nrise time, 126\\ntransfer characteristic, 123\\nLogic network, 28\\nLogic values, 22\\nLogical operators (VHDL), 361\\nLogical product (AND), 38\\nLogical sum (OR), 38\\nLookup table, 111\\nLoop statement (see FOR LOOP)\\nLUT, 111\\nM\\nMacrocell, 102\\nMacrofunction, 280\\nMajority function, 241\\nMaster (see Flip-op, master-slave)\\nMaster-slave (see Flip-op)\\nMaxterm, 44\\nMealy FSM, 486, 502\\nVHDL code, 517, 824\\nMealy output, 562\\nMean operation, 702\\nMedium-scale integration (MSI), 97\\nMegafunction, 280\\nMegaWizard Plug-in Manager, 885\\nMemory, 674\\nimplied memory (VHDL), 357, 422,\\n459, 805\\nMemory initialization le, 907\\nMerger diagram, 613\\nMerging, 610\\nprocedure, 613\\nMetal-oxide semiconductor (see\\nMOSFET)\\nMetastability, 396, 723\\nMinimization:\\nof logic functions, 179, 211-226\\nof states, 528, 609, 616\\nMinterm, 42\\nMixed logic, 94\\nMoore FSM, 486\\nVHDL code, 508, 822\\nMoore output, 562\\nMoores law, 2\\nMOSFET transistor, 79\\non-resistance, 121\\nMost-signicant bit, 18, 258\\nMotherboard, 9\\nMultilevel circuits, 189\\nMultiple-output circuits, 186\\nMultiplex (denition), 55\\nMultiplexer, 53, 140, 318\\nMultiplexer (VHDL code), 343, 447\\nMultiplication, 291, 683\\narray implementation, 293\\npartial product, 292\\nsequential implementation, 683\\nsigned-operand, 293\\nMutual exclusion element (ME), 609\\nN\\nNamed association (VHDL), 284\\nNames (VHDL), 780\\nNAND circuits, 47, 199\\nNAND gate (see Gates)\\nn-cube, 211\\nNegative edge, 391\\nNegative logic, 78, 91\\nNegative numbers, 258\\nNetlist generation, 764\\nNetwork, 27\\nNext state, 489, 584\\nvariables, 490, 584\\nNibble, 18\\n9s complement, 267\\nNMOS technology, 82\\nNMOS transistor, 79\\nNode Finder, 844\\nNode (Quartus II), 850\\nNoise, 123\\nmargin, 124\\npower supply, 755\\nNon-disjoint decomposition, 197\\nNonvolatile programming, 108\\nNOR circuits, 47, 199\\nNOR gate (see Gates)\\nNOT gate (see Gates)\\nNumber conversion, 18, 252\\nNumber representation:\\nbinary coded decimal, 299\\nxed-point, 295\\noating-point, 297\\nhexadecimal, 251\\noctal, 251\\n1s-complement, 260\\npositional notation, 18\\nsign and magnitude, 260\\nsigned integer, 258\\n10s-complement, 267\\n2s-complement, 261\\nunsigned integer, 18, 250\\nin VHDL, 286\\nNumbers (in VHDL), 780\\nO\\nOctal numbers, 251\\nOdd function, 255\\nOne-hot encoding, 332, 416, 500, 639\\n1s-complement representation, 260\\n1076 VHDL Standard, 60\\n1164 VHDL Standard, 60\\n1149.1 Standard, 754\\nOn-resistance, 121\\nON-set, 224\\nOperations (see Logic functions)\\nOperators (VHDL), 361, 787\\nOptimization (see Minimization)\\nOR gate (see Gates)\\nOrdering of statements (VHDL), 352, 433,\\n805\\nOscilloscope, 757\\nOTHERS (VHDL), 342, 431, 796\\nOutput delay time (tod), 721\\nOverow (see Arithmetic overow)\\nP\\nPackages (physical):\\nball grid array (BGA), 110\\ndual inline (DIP), 95\\npin grid array (PGA), 110\\nplastic-leaded chip carrier (PLCC),\\n104\\nquad at pack, 106\\nsmall-outline integrated circuit\\n(SOIC), 97\\nPackage (VHDL), 229, 285, 447, 790\\nPAL, 101\\nParallel-to-serial converter, 575\\nParallel transfer, 402\\nParasitic capacitance, 125\\nParity, 305, 597\\nPartial product, 292\\nPass transistor, 148\\nPath sensitizing, 735\\nPhysical design, 13, 59, 770\\nPin assignments, 871\\nPins, 95\\nPinstub, 844\\nPLA, 98, 142\\nPlacement, 773\\nPLD, 5, 98\\nPMOS transistor, 80\\nP-N junction, 118\\nPolysilicon, 118\\nPort (VHDL), 63, 788\\nPORT MAP, 284, 792\\nPortability, 57\\nPositional association (VHDL), 284, 792\\nPositional number representation, 18, 250\\nPositive logic, 78\\nPower dissipation, 128\\ndynamic, 128\\n938\\nIndex\\nin CMOS circuits, 129\\nin NMOS circuits, 128\\nstatic, 128, 148\\nPRBSG, 748\\nPrecedence of operations, 39, 364\\nPresent state, 489, 584\\nvariables, 490, 584\\nPreset input, 395\\nPrice/performance ratio, 272\\nPrime implicant, 178\\nPrimitive ow table, 610\\nPrimitives library, 839\\nPrinted circuit board (PCB), 4, 754\\nPriority, 338\\nencoder, 338\\nin VHDL code, 347, 355\\nProcess statement (VHDL), 352, 800\\nProcess transconductance parameter, 120\\nProcessor, 450\\nProduct-of-sums form (POS), 44\\nProgrammable array logic (see PAL)\\nProgrammable logic array (see PLA)\\nProgrammable logic device (see PLD)\\nProgrammable ROM (PROM), 113, 337\\nProject (Quartus II), 834\\nPropagation delay, 59, 126, 390\\nProperties of Boolean algebra, 32\\nPseudo-NMOS technology, 123, 153\\nPseudorandom tests, 748\\nPseudorandom binary sequence generator\\n(PRBSG), 748\\nPull-down network, 85\\nPull-up network, 86\\nPulse mode, 584\\nQ\\nQFP package, 106\\nQuartus project le, 863\\nQuine-McCluskey method, 211\\nR\\nRace condition, 599\\nRadix, 18\\nRadix complement, 267\\nRAM (see Static random access memory)\\nRandom testing, 740\\nRead-only memory (ROM), 336\\nReections, 755\\nReference Line (Quartus II), 851\\nRegister, 401\\nVHDL code, 816\\nRegister delay time (trd), 720\\nRegister-Transfer Level (RTL) code, 468\\nRelational operators (VHDL), 362\\nReliability, 757\\nReset input, 383, 488\\nReset state, 487\\nResolution function (VHDL), 783\\nRing counter, 416\\nRing oscillator, 480\\nRipple-carry adder, 256, 879\\nRipple counter, 405\\nRise time, 126\\nROM (see Read only memory)\\nRotate operators (VHDL), 364\\nRotate symbol, 842\\nRouting, 774\\nchannel, 109\\nRow dominance, 213\\nRubberbanding, 845\\nS\\nSaturation region, 120\\nScan path, 744\\nSchematic, 27\\nSchematic capture, 57, 280, 838\\nSea-of-gates technology, 117\\nSelected signal assignment (VHDL), 342,\\n797\\nSemiconductor, 118\\nSensitivity list (VHDL), 352, 803\\nSequence detector, 487\\nSequential assignment statement (VHDL),\\n352, 800\\nSequential circuits, 382, 486\\nanalysis, 557, 588\\nasynchronous, 583-662\\ndenition of, 486\\nnite state machine, 486\\now table, 588\\nformal model, 566\\nmerger diagram, 613\\nstate assignment, 489, 497, 624\\nstate assignment in VHDL, 800\\nstate diagram, 488\\nstate minimization, 528, 609, 616\\nstate table, 489\\nsynchronous, 485-576\\ntesting, 743\\ntransition diagram, 627\\nSerial adder, 519\\nSerial parity generator, 597\\nSeries-to-parallel converter, 404\\nSetup time (tsu), 390\\n7400-series chips, 95\\n7-segment display, 340, 464\\nBCD-to-7-segment decoder, 340\\nShannons expansion, 327\\nSharp-operation (#-operation), 222\\nShift operators (VHDL), 364\\nShift register, 401, 672\\nVHDL code, 431, 817\\nSIA roadmap, 3\\nSign bit, 258\\nSign-and-magnitude representation, 260\\nSIGNAL, 781\\nSignature, 749\\nSignature analysis, 753\\nSign extension, 295\\nSigned numbers, 258\\nSIGNED type, 290, 783\\nSimple signal assignment, 64, 795\\nSimplication (see Minimization)\\nSimulation:\\nfunctional, 15, 59, 856\\ntiming, 15, 59, 865\\nSimulator, 59\\nSingle-precision (see Floating point)\\nSIS (Sequential Interactive Synthesis), 227\\nSkew (see Clock skew)\\nSlack, 776\\nSlave (see Flip-op, master-slave)\\nSmall-scale integration (SSI), 97\\nSocket, 105\\nSort operation, 708\\nSource (in MOSFET transistor), 80\\nSpeed grade, 863\\nSR latch (see Latch)\\nStable state, 584\\nStandard cells, 115\\nStandard chips, 4, 95\\nStandards:\\nIEEE oating-point, 297\\n1149.1 (Testing), 754\\nVerilog, 57\\n1076 (VHDL), 60\\n1164 (VHDL), 60\\nStar-operation (-operation), 220\\nStarvation, 557\\nStarting state, 487\\nState, 382\\nassignment, 489, 497, 624\\nassignment in VHDL, 515\\ncompatibility, 613\\ndenition of, 486\\ndiagram, 488\\nequivalence, 530\\nminimization, 528, 609, 616\\ntable, 489\\nvariables, 489, 584\\nState-adjacency diagram, 627\\nState-assigned table, 490\\nState machine (see Finite state machine)\\nStatement ordering (VHDL), 352, 433,\\n805\\nIndex\\n939\\nStatic hazard, 420, 641\\nStatic random access memory (SRAM),\\n146, 674, 707\\nSRAM blocks in PLDs, 679\\nStatic timing analysis, 775, 884, 896\\nSTD_LOGIC type, 228, 782\\nStorage cells, 111\\nStructural VHDL code, 283\\nStuck-at fault, 732\\nSubstrate, 80\\nSubtraction, 264\\nSubtype (VHDL), 782\\nSum, 253\\nSum-of-products form (SOP), 42\\nSwitch, 79\\nSynchronous clear (reset), 395, 411\\nSynchronous clear (in VHDL), 424, 815\\nSynchronous counter, 406\\nSynchronous sequential circuits (see\\nSequential circuits)\\nSynthesis, 29, 41, 323, 494, 596\\nCAD, 58, 764\\nlogic, 39\\nmultilevel,189\\nT\\nT ip-op, 398\\nTechnology mapping, 227, 766\\n10s complement, 267\\nTemplate (Gate array), 116\\nTemplates (VHDL), 855\\nTerminations, 755\\nTest, 732\\nTest generation, 733-743\\nTest set, 733\\nTest vectors, 848\\nTesting, 512, 733-758\\nText Editor, 854\\nTheorems of Boolean algebra, 32\\nThree-state output (see Tri-state)\\nThreshold voltage, 78, 118\\nThird party tools, 836\\nTiming analysis, 469, 775\\nTiming diagram, 29, 492\\nTiming simulation, 15, 59, 865\\nTool (CAD), 764\\nToolbars, 835\\nTransfer characteristic, 123\\nTransistor:\\nEEPROM, 142\\nEPROM, 144\\nMOSFET, 79\\nsize, 128\\nTransistor-transistor logic (TTL), 915\\nTransition diagram, 627\\nTransition table (see Excitation table)\\nTransmission gate, 138\\nTransmission line effects, 756\\nTree structure, 739\\nTriode region, 120\\nTri-state:\\nbuffer, 97, 136\\nVHDL code, 445\\nTruth table, 26\\n2s-complement representation, 261\\n22V10 PAL, 900\\nType (VHDL), 62, 508\\nU\\nUnion, 35\\nUniversal shift register, 478\\nUnsigned numbers, 250\\nUNSIGNED type, 783\\nUnstable state, 593\\nUp-counter, 404, 435, 457\\nUp/down-counter, 406\\nUSE clause, 228, 790\\nUser-programmable device (see PLD)\\nV\\nValuation, 26\\nVariable assignment statement, 808\\nVARIABLE, 806\\nVenn diagram, 35\\nVerilog HDL, 57\\nVertex, 208\\nVery large-scale integration (VLSI), 97\\nVHDL, 60, 779-830\\narchitecture, 63, 788\\narithmetic assignment, 287\\narray, 786\\nasynchronous clear, 424, 814\\nattribute, 423, 515\\nBUFFER, 437\\nCASE statement, 358, 802\\ncomment, 780\\ncomponent, 283, 445, 792\\nconcatenation, 289, 364\\nconditional signal assignment, 302,\\n346, 798\\ndont care, 229, 782\\nentity, 62, 787\\nFOR LOOP, 434, 804\\nGENERATE, 350, 799\\nIF statement, 352, 802\\nimplied memory, 357, 422, 459, 805\\ninstantiation of components, 283, 791\\nlibrary, 228, 285, 791\\nnamed association, 284\\nnames, 780\\nnumber representaton, 286, 780\\noperators, 361, 787\\nordering of statements, 353, 433, 805\\npackage, 229, 285, 447, 790\\nport, 63, 788\\npositional association, 284\\nprecedence, 364\\nprocess, 352, 800\\nselected signal assignment, 342, 797\\nsensitivity list, 352, 803\\nsignal, 781\\nsynchronous reset, 424, 815\\nvariable, 806\\nvector, 781\\nWHILE LOOP, 804\\nVia, 115\\nVolatile programming, 113\\nVoltage levels,\\nhigh, low, 78\\nsubstrate bias, 131\\nVOH and VOL, 124\\nVIH and VIL, 124\\nVoltage transfer characteristic (VTC), 123\\nW\\nWAIT UNTIL statement, 423, 813\\nWHEN clause (VHDL), 342, 798\\nX\\nXNOR (Exclusive-NOR) gate (see Gates)\\nXOR (Exclusive-OR) gate (see Gates)\\n'"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message3.input_message(text3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "24956"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message3.preprocess()[1] # num of blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'5079ae419a21c555dd7276146177f51a747caf4f9a627e16c337caff321a860a'"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message3.sha_256()[0] "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'a8e402845c04a1056f0426284892060461b3473db0f432847c5ca7076f4faeb968efa43686509e1e94a0e78bf5df25e9'"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "message3.xoodoo_permutation()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "tf_gpu",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13 (main, Aug 25 2022, 23:51:50) [MSC v.1916 64 bit (AMD64)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "9738687a9c871d480fe8cf181a10b829556a21f804d691f67e6b8df95bc15a09"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
