$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#2600
b00000000 "
#2601
b00000000 "
#2912
0!
#3875
b00000000 "
#3876
b00000000 "
#22900
b00000001 "
#22901
b00000001 "
#24587
b00000001 "
#24588
b00000001 "
#26275
b00000001 "
#26276
b00000001 "
#27937
b00000001 "
#27938
b00000001 "
#29550
b00000001 "
#29551
b00000001 "
#31237
b00000001 "
#31238
b00000001 "
#32987
b00000000 "
#32988
b00000000 "
#38100
1!
#39250
b00000000 "
#39251
b00000000 "
#39762
0!
#42712
1!
#43862
b00000000 "
#43863
b00000000 "
