// Seed: 81836657
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    output uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12
);
  wire id_14;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output uwire id_3,
    output uwire id_4
);
  assign id_4 = id_1;
  wire id_6;
  module_0(
      id_2, id_0, id_3, id_1, id_4, id_2, id_4, id_0, id_3, id_1, id_1, id_1, id_1
  );
endmodule
