From 1eeebfb2f03e5e6abd28614aabb1b97a0c499ddd Mon Sep 17 00:00:00 2001
From: Mikhail Anikin <mikhail.anikin@solid-run.com>
Date: Sun, 3 Sep 2023 15:52:29 +0300
Subject: [PATCH] arm64: dts: split pcie reset signals for hb-pulse and
 hb-extended

---
 .../dts/freescale/imx8mp-hummingboard-extended.dts    | 11 +++++++++++
 .../boot/dts/freescale/imx8mp-hummingboard-pulse.dts  | 11 +++++++++++
 .../boot/dts/freescale/imx8mp-hummingboard-pulse.dtsi |  9 +--------
 3 files changed, 23 insertions(+), 8 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-extended.dts b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-extended.dts
index e9cd58d1830c..f1c47092bddd 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-extended.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-extended.dts
@@ -23,3 +23,14 @@ / {
 &fec {
 	status = "okay";
 };
+
+&iomuxc {
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06	0x19>;
+	};
+};
+
+&pcie{
+	pinctrl-0 = <&pinctrl_pcie>;
+	reset-gpio = <&gpio1 6 GPIO_ACTIVE_LOW>;
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
index c8a13ad8f50a..8d670ba3422c 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
@@ -13,3 +13,14 @@ / {
 	model = "SolidRun i.MX8MP HummingBoard Pulse";
 	compatible = "fsl,imx8mp-sr-som", "fsl,imx8mp";
 };
+
+&iomuxc {
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28 0x41>;
+	};
+};
+
+&pcie{
+	pinctrl-0 = <&pinctrl_pcie>;
+	reset-gpio = <&gpio4 28 GPIO_ACTIVE_LOW>;
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dtsi
index 818f7e440b23..ba8f195350d9 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dtsi
@@ -377,8 +377,7 @@ dsim_to_adv7535: endpoint {
 
 &pcie{
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pcie>;
-	reset-gpio = <&gpio1 6 GPIO_ACTIVE_LOW>;
+	// PCIe reset signals are board-related
 	ext_osc = <0>;
 	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
 		 <&clk IMX8MP_CLK_PCIE_AUX>,
@@ -575,12 +574,6 @@ MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08		0x16
 		>;
 	};
 
-        pinctrl_pcie: pciegrp {
-                fsl,pins = <
-						MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x19
-                >;
-        };
-
 	pinctrl_pdm: pdmgrp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_PDM_CLK			0xd6
-- 
2.41.0

