{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# HDL playground\n",
    "\n",
    "This HDL playground is based on the `hackfin/myhdl_testing:jupyosys` Docker container. The underlying toolchain is the [yosys](https://github.com/YosysHQ/yosys/) synthesis toolchain.\n",
    "\n",
    "It is meant to collect examples and test scenarios for various Hardware Definition Languages.\n",
    "\n",
    "The top level default command language is Python, with frequent usage of MyHDL for test benches, co-simulation or HDL modules to be emitted as Verilog and/or VHDL implementation for functional comparison or verification.\n",
    "\n",
    "Direct (experimental) Synthesis through MyHDL is supported by the [jupyosys](https://section5.ch/index.php/2020/03/20/myhdl-and-pyosys-direct-synthesis-using-python/) project, see separate Binder:\n",
    "\n",
    "[![Binder](https://mybinder.org/badge_logo.svg)](https://mybinder.org/v2/gh/hackfin/myhdl.git/jupyosys?filepath=src%2Fmyhdl%2Fmyhdl-yosys%2Fexample%2Fipynb%2Findex.ipynb)\n",
    "\n",
    "Supported HDLs in order of maturity with respect to yosys:\n",
    "\n",
    "* Verilog (simulation through iverilog)\n",
    "* VHDL (simulation and synthesis using GHDL)\n",
    "* MyHDL (through jupyosys)\n",
    "\n",
    "Automated testing of notebook is integrated [below](#Automated-notebook-tests).\n",
    "\n",
    "**Note**: Links to editable files currently may yield a `404` in the binder. They will only work when running a local container instance or when generated like [here](#File-edit-links)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation issues\n",
    "\n",
    "There is an issue with specific files that are required to simulate hardware primitives:\n",
    "\n",
    "* They are vendor-proprietary\n",
    "* Possibly under NDA or encrypted\n",
    "\n",
    "If you want to co-simulate against a vendor entity, the current procedure is as follows:\n",
    "\n",
    "1. Obtain the `*.v` files needed for simulation from your installed toolchain\n",
    "+  Copy those files into the directory specified by the `ECP5_LIB` variable in [config.py](#File-edit-links),\n",
    "see also Upload link below.\n",
    "\n",
    "An 'enhanced' `cells_sim.v` file is added for example that includes some vendor simulation files ([cells_sim.v](#File-edit-links)). You need to uncomment the lines on the bottom after installation of the necessary `*.v` files (use the `Upload` button inside the [technology maps directory tree](#File-edit-links).\n",
    "\n",
    "**Note**: The vendor simulation files are not to be included from yosys, as they contain non-synthesizable Verilog\n",
    "statements. For yosys, these entities appear as blackbox cells, later on, the icarus verilog simulator\n",
    "includes them for proper co-simulation."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### File edit links\n",
    "\n",
    "We need to generate the edit links to run both on a local container and the binderhub service (the code to generate them is hidden by default)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "\n",
       "        <script>\n",
       "            function code_toggle_18092463317531928936() {\n",
       "                $('div.cell.code_cell.rendered.selected').next().find('div.input').toggle();\n",
       "            }\n",
       "\n",
       "            $('div.cell.code_cell.rendered.selected').find(\"div.input\").hide();\n",
       "        </script>\n",
       "\n",
       "        <a href=\"javascript:code_toggle_18092463317531928936()\">Toggle show/hide next cell</a>\n",
       "    "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from tests.pgaux import hide_toggle\n",
    "hide_toggle(for_next = True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "tags": [
     "hide"
    ]
   },
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "### Steps to **edit** files:\n",
       "\n",
       "  * Upload vendor files into: [tests/lib/techlibs/ecp5](None/tree/work/tests/lib/techlibs/ecp5)\n",
       "\n",
       "  * Check local configuration: <a href=\"/edit/work/tests/config.py\" target=\"_blank\">tests/config.py</a>\n",
       "  * Uncomment include statements: <a href=\"/edit/work/tests/lib/techlibs/ecp5/cells_sim.v\" target=\"_blank\">tests/lib/techlibs/ecp5/cells_sim.v</a>"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from tests.pgaux import generate, Markdown\n",
    "\n",
    "d = (\"Upload vendor files into\", 'tests/lib/techlibs/ecp5')\n",
    "f = [ (\"Check local configuration\", 'tests/config.py'), (\"Uncomment include statements\", 'tests/lib/techlibs/ecp5/cells_sim.v')]\n",
    "\n",
    "s = generate(d, f)\n",
    "Markdown(\"### Steps to **edit** files:\\n\\n\" + s)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## VHDL support\n",
    "\n",
    "The GHDL yosys plugin is automatically compiled during the build process of this container.\n",
    "\n",
    "Proceed to [GHDL overview](ghdl.ipynb)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Automated notebook tests\n",
    "\n",
    "Automated notebook tests are run with the code below to verify that:\n",
    "\n",
    "* There is no exception occuring during execution\n",
    "* The output matches the previous notebook output\n",
    "\n",
    "It may be that a notebook shows a `FAILED` state and passes upon regeneration and the next autotest run. For strict comparison, remove `--nb-force-regen` below.\n",
    "\n",
    "Note that some tests may also fail when the above vendor files are not installed."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "! pip3 install pytest-notebook >/dev/null"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Install the magic extension:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext pytest_notebook.ipy_magic"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We have to manually configure the pytest executable:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pytest_notebook\n",
    "pytest_notebook.ipy_magic.EXEC_NAME = \"py.test-3\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Running the test suite"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0 -- /usr/bin/python3\n",
      "cachedir: .pytest_cache\n",
      "NB force regen: True\n",
      "rootdir: /tmp/tmpabfgs877, inifile: pytest.ini\n",
      "plugins: notebook-0.6.0\n",
      "\u001b[1mcollecting ... \u001b[0mcollected 5 items\n",
      "\n",
      "test_ipycell.py::test_generic[ghdl_module_tests.ipynb] \u001b[32mPASSED\u001b[0m\u001b[36m            [ 20%]\u001b[0m\n",
      "test_ipycell.py::test_generic[ghdlsim_blink.ipynb] \u001b[32mPASSED\u001b[0m\u001b[36m                [ 40%]\u001b[0m\n",
      "test_ipycell.py::test_generic[memory.ipynb] \u001b[31mFAILED\u001b[0m\u001b[36m                       [ 60%]\u001b[0m\n",
      "test_ipycell.py::test_generic[memory_wrapped_init.ipynb] \u001b[32mPASSED\u001b[0m\u001b[36m          [ 80%]\u001b[0m\n",
      "test_ipycell.py::test_fixme[uut0] \u001b[33mSKIPPED\u001b[0m\u001b[36m                                [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m__________________________ test_generic[memory.ipynb] __________________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/pyosys/work/tests', exec_allow_errors=False, exec_timeout=50, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'memory.ipynb'\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"uut\", VERIFIED)\u001b[0m\n",
      "\u001b[1m    def test_generic(nb_regression, uut):\u001b[0m\n",
      "\u001b[1m        with importlib_resources.path(tests, uut) as path:\u001b[0m\n",
      "\u001b[1m>           nb_regression.check(str(path))\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:21: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/pytest_notebook/execution.py\u001b[0m:262: in execute_notebook\n",
      "\u001b[1m    proc.preprocess(new_notebook, resources)\u001b[0m\n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/pytest_notebook/execution.py\u001b[0m:160: in preprocess\n",
      "\u001b[1m    nb, resources\u001b[0m\n",
      "\u001b[1m\u001b[31m/usr/local/lib/python3.7/dist-packages/nbconvert/preprocessors/base.py\u001b[0m:69: in preprocess\n",
      "\u001b[1m    nb.cells[index], resources = self.preprocess_cell(cell, resources, index)\u001b[0m\n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/pytest_notebook/execution.py\u001b[0m:175: in preprocess_cell\n",
      "\u001b[1m    return super().preprocess_cell(cell, resources, cell_index)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <pytest_notebook.execution.ExecuteCoveragePreprocessor object at 0x7f1fbccd41d0>\n",
      "cell = {'cell_type': 'code', 'execution_count': 7, 'metadata': {}, 'outputs': [{'output_type': 'stream', 'name': 'stdout', 't...ation end']}], 'source': 'ramgen.testbench(ramgen.dpram_r1w1, dpram_r1w1_verify, MODE=IMPLEMENTED, ADDRBITS=ADDRBITS)'}\n",
      "resources = {'metadata': {'path': '/home/pyosys/work/tests'}}, cell_index = 12\n",
      "store_history = True\n",
      "\n",
      "\u001b[1m    def preprocess_cell(self, cell, resources, cell_index, store_history=True):\u001b[0m\n",
      "\u001b[1m        \"\"\"\u001b[0m\n",
      "\u001b[1m        Executes a single code cell. See base.py for details.\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m        To execute all cells see :meth:`preprocess`.\u001b[0m\n",
      "\u001b[1m        \"\"\"\u001b[0m\n",
      "\u001b[1m        if cell.cell_type != 'code' or not cell.source.strip():\u001b[0m\n",
      "\u001b[1m            return cell, resources\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m        reply, outputs = self.run_cell(cell, cell_index, store_history)\u001b[0m\n",
      "\u001b[1m        # Backwards compatibility for processes that wrap run_cell\u001b[0m\n",
      "\u001b[1m        cell.outputs = outputs\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m        cell_allows_errors = (self.allow_errors or \"raises-exception\"\u001b[0m\n",
      "\u001b[1m                              in cell.metadata.get(\"tags\", []))\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m        if self.force_raise_errors or not cell_allows_errors:\u001b[0m\n",
      "\u001b[1m            for out in cell.outputs:\u001b[0m\n",
      "\u001b[1m                if out.output_type == 'error':\u001b[0m\n",
      "\u001b[1m>                   raise CellExecutionError.from_cell_and_msg(cell, out)\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   nbconvert.preprocessors.execute.CellExecutionError: An error occurred while executing the following cell:\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   ------------------\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   ramgen.testbench(ramgen.dpram_r1w1, dpram_r1w1_verify, MODE=IMPLEMENTED, ADDRBITS=ADDRBITS)\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   ------------------\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;31m---------------------------------------------------------------------------\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;31mCosimulationError\u001b[0m                         Traceback (most recent call last)\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m<ipython-input-7-b364ef6ebc1a>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m----> 1\u001b[0;31m \u001b[0mramgen\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtestbench\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mramgen\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdpram_r1w1\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdpram_r1w1_verify\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mMODE\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mIMPLEMENTED\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mADDRBITS\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mADDRBITS\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mtestbench\u001b[0;34m(which, verify, MODE, ADDRBITS)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    395\u001b[0m                 \u001b[0mr\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    396\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 397\u001b[0;31m         \u001b[0mtb\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mdpram_tb\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mwhich\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mr\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mverify\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mADDRBITS\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    398\u001b[0m         \u001b[0;31m# tb.convert(\"Verilog\", name=\"tb\")\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    399\u001b[0m         \u001b[0mtb\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mconfig_sim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mbackend\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m'myhdl'\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimescale\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"1ps\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtrace\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mTrue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    196\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    197\u001b[0m \t\treturn _Block(self.func, self, name, self.srcfile,\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 198\u001b[0;31m \t\t\t\t\t  self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    199\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, func, deco, name, srcfile, srcline, *args, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    218\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    219\u001b[0m                 \u001b[0;31m# flatten, but keep BlockInstance objects\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 220\u001b[0;31m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msubs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0m_flatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m*\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    221\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_verifySubs\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    222\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_updateNamespaces\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mdpram_tb\u001b[0;34m(ent, ent_v, CLKMODE, HEXFILE, verify, addrbits)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    350\u001b[0m                 \u001b[0;31m# Note: Trace can be flaky when using the wrong verilog version\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    351\u001b[0m                 \u001b[0;31m# Use a very recent release with MyHDL VPI support.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 352\u001b[0;31m                 \u001b[0mram_tdp_v\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ment_v\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ment\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__name__\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0ma\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mb\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mHEXFILE\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    353\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    354\u001b[0m                 \u001b[0mram_tdp\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ment\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ma\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mb\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mHEXFILE\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    196\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    197\u001b[0m \t\treturn _Block(self.func, self, name, self.srcfile,\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 198\u001b[0;31m \t\t\t\t\t  self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    199\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, func, deco, name, srcfile, srcline, *args, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    218\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    219\u001b[0m                 \u001b[0;31m# flatten, but keep BlockInstance objects\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 220\u001b[0;31m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msubs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0m_flatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m*\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    221\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_verifySubs\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    222\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_updateNamespaces\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mram_mapped_myhdl\u001b[0;34m(name, a, b, HEXFILE)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    189\u001b[0m         \u001b[0moptions\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m{\u001b[0m \u001b[0;34m'name'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mmapped\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'tbname'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mname\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'libfiles'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mLIBFILES\u001b[0m\u001b[0;34m}\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    190\u001b[0m         \u001b[0mportmap\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmap_ports\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msignals\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 191\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0msetupCosimulationIcarus\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moptions\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mparams\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mportmap\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mSRC_PREFIX\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    192\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    193\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/work/tests/ivl_cosim.py\u001b[0m in \u001b[0;36msetupCosimulationIcarus\u001b[0;34m(options, parameters, kwargs, srcprefix, tbprefix)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m     55\u001b[0m         \u001b[0msimulate_cmd\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0mIVL_MODULE_PATH_ARGS\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m     56\u001b[0m         \u001b[0msimulate_cmd\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mobjfile\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m\u001b[31mE                   \u001b[0;32m---> 57\u001b[0;31m         \u001b[0mc\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mCosimulation\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msimulate_cmd\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m     58\u001b[0m         \u001b[0mc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mname\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m     59\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0mc\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, exe, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    216\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexe\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    217\u001b[0m         \u001b[0;34m\"\"\" Construct a cosimulation object. \"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 218\u001b[0;31m         \u001b[0mCosimulationPipe\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexe\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    219\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, exe, capture, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    101\u001b[0m         \u001b[0mos\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mclose\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mrf\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    102\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 103\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun_cosim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    104\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    105\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun_cosim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36mrun_cosim\u001b[0;34m(self, **kwargs)\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    108\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0ms\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    109\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdump_output\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;32m--> 110\u001b[0;31m                 \u001b[0;32mraise\u001b[0m \u001b[0mCosimulationError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0m_error\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mSimulationEnd\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\u001b[1;32m    111\u001b[0m             \u001b[0me\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ms\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[1;32m    112\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0me\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"FROM\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0m\n",
      "\u001b[1m\u001b[31mE                   \u001b[0;31mCosimulationError\u001b[0m: Premature simulation end\u001b[0m\n",
      "\u001b[1m\u001b[31mE                   CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m/usr/local/lib/python3.7/dist-packages/nbconvert/preprocessors/execute.py\u001b[0m:448: CellExecutionError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "\n",
      "-- Running command `ghdl dpram_r1w1.vhd pck_myhdl_011.vhd -e dpram_r1w1' --\n",
      "\n",
      "1. Executing GHDL.\n",
      "Importing module dpram_r1w1.\n",
      "\n",
      "-- Running command `read_verilog -lib /usr/share/yosys/ecp5/cells_sim.v /usr/share/yosys/ecp5/cells_bb.v' --\n",
      "\n",
      "2. Executing Verilog-2005 frontend: /usr/share/yosys/ecp5/cells_sim.v\n",
      "Parsing Verilog input from `/usr/share/yosys/ecp5/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\LUT4'.\n",
      "Generating RTLIL representation for module `\\$__ABC9_LUT5'.\n",
      "Generating RTLIL representation for module `\\$__ABC9_LUT6'.\n",
      "Generating RTLIL representation for module `\\$__ABC9_LUT7'.\n",
      "Generating RTLIL representation for module `\\L6MUX21'.\n",
      "Generating RTLIL representation for module `\\CCU2C'.\n",
      "Generating RTLIL representation for module `\\TRELLIS_RAM16X2'.\n",
      "Generating RTLIL representation for module `\\PFUMX'.\n",
      "Generating RTLIL representation for module `\\TRELLIS_DPR16X4'.\n",
      "Generating RTLIL representation for module `\\DPR16X4C'.\n",
      "Generating RTLIL representation for module `\\LUT2'.\n",
      "Generating RTLIL representation for module `\\TRELLIS_FF'.\n",
      "Generating RTLIL representation for module `\\TRELLIS_IO'.\n",
      "Generating RTLIL representation for module `\\INV'.\n",
      "Generating RTLIL representation for module `\\TRELLIS_SLICE'.\n",
      "Generating RTLIL representation for module `\\DP16KD'.\n",
      "Generating RTLIL representation for module `\\FD1P3AX'.\n",
      "Generating RTLIL representation for module `\\FD1P3AY'.\n",
      "Generating RTLIL representation for module `\\FD1P3BX'.\n",
      "Generating RTLIL representation for module `\\FD1P3DX'.\n",
      "Generating RTLIL representation for module `\\FD1P3IX'.\n",
      "Generating RTLIL representation for module `\\FD1P3JX'.\n",
      "Generating RTLIL representation for module `\\FD1S3AX'.\n",
      "Generating RTLIL representation for module `\\FD1S3AY'.\n",
      "Generating RTLIL representation for module `\\FD1S3BX'.\n",
      "Generating RTLIL representation for module `\\FD1S3DX'.\n",
      "Generating RTLIL representation for module `\\FD1S3IX'.\n",
      "Generating RTLIL representation for module `\\FD1S3JX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3BX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3DX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3IX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3JX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3BX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3DX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3IX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3JX'.\n",
      "Generating RTLIL representation for module `\\IB'.\n",
      "Generating RTLIL representation for module `\\IBPU'.\n",
      "Generating RTLIL representation for module `\\IBPD'.\n",
      "Generating RTLIL representation for module `\\OB'.\n",
      "Generating RTLIL representation for module `\\OBZ'.\n",
      "Generating RTLIL representation for module `\\OBZPU'.\n",
      "Generating RTLIL representation for module `\\OBZPD'.\n",
      "Generating RTLIL representation for module `\\OBCO'.\n",
      "Generating RTLIL representation for module `\\BB'.\n",
      "Generating RTLIL representation for module `\\BBPU'.\n",
      "Generating RTLIL representation for module `\\BBPD'.\n",
      "Generating RTLIL representation for module `\\ILVDS'.\n",
      "Generating RTLIL representation for module `\\OLVDS'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: /usr/share/yosys/ecp5/cells_bb.v\n",
      "Parsing Verilog input from `/usr/share/yosys/ecp5/cells_bb.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\MULT18X18D'.\n",
      "Generating RTLIL representation for module `\\ALU54B'.\n",
      "Generating RTLIL representation for module `\\EHXPLLL'.\n",
      "Generating RTLIL representation for module `\\DTR'.\n",
      "Generating RTLIL representation for module `\\OSCG'.\n",
      "Generating RTLIL representation for module `\\USRMCLK'.\n",
      "Generating RTLIL representation for module `\\JTAGG'.\n",
      "Generating RTLIL representation for module `\\DELAYF'.\n",
      "Generating RTLIL representation for module `\\DELAYG'.\n",
      "Generating RTLIL representation for module `\\IDDRX1F'.\n",
      "Generating RTLIL representation for module `\\IDDRX2F'.\n",
      "Generating RTLIL representation for module `\\IDDR71B'.\n",
      "Generating RTLIL representation for module `\\IDDRX2DQA'.\n",
      "Generating RTLIL representation for module `\\ODDRX1F'.\n",
      "Generating RTLIL representation for module `\\ODDRX2F'.\n",
      "Generating RTLIL representation for module `\\ODDR71B'.\n",
      "Generating RTLIL representation for module `\\OSHX2A'.\n",
      "Generating RTLIL representation for module `\\ODDRX2DQA'.\n",
      "Generating RTLIL representation for module `\\ODDRX2DQSB'.\n",
      "Generating RTLIL representation for module `\\TSHX2DQA'.\n",
      "Generating RTLIL representation for module `\\TSHX2DQSA'.\n",
      "Generating RTLIL representation for module `\\DQSBUFM'.\n",
      "Generating RTLIL representation for module `\\DDRDLLA'.\n",
      "Generating RTLIL representation for module `\\CLKDIVF'.\n",
      "Generating RTLIL representation for module `\\ECLKSYNCB'.\n",
      "Generating RTLIL representation for module `\\ECLKBRIDGECS'.\n",
      "Generating RTLIL representation for module `\\DCCA'.\n",
      "Generating RTLIL representation for module `\\DCUA'.\n",
      "Generating RTLIL representation for module `\\EXTREFB'.\n",
      "Generating RTLIL representation for module `\\PCSCLKDIV'.\n",
      "Generating RTLIL representation for module `\\PUR'.\n",
      "Generating RTLIL representation for module `\\GSR'.\n",
      "Generating RTLIL representation for module `\\SGSR'.\n",
      "Generating RTLIL representation for module `\\PDPW16KD'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `hierarchy -check -top dpram_r1w1' --\n",
      "\n",
      "4. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1. Analyzing design hierarchy..\n",
      "Top module:  \\dpram_r1w1\n",
      "\n",
      "4.2. Analyzing design hierarchy..\n",
      "Top module:  \\dpram_r1w1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `write_ilang pre_map.il' --\n",
      "\n",
      "5. Executing ILANG backend.\n",
      "Output filename: pre_map.il\n",
      "\n",
      "-- Running command `stat' --\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== dpram_r1w1 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:           2212\n",
      "   Number of public wires:          22\n",
      "   Number of public wire bits:     148\n",
      "   Number of memories:               1\n",
      "   Number of memory bits:         2048\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $__ECP5_DP16KD                  1\n",
      "\n",
      "\n",
      "-- Running command `debug techmap -map lib/techlibs/ecp5/brams_map.v' --\n",
      "\n",
      "7. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "7.1. Executing Verilog-2005 frontend: lib/techlibs/ecp5/brams_map.v\n",
      "Parsing Verilog input from `lib/techlibs/ecp5/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ECP5_DP16KD'.\n",
      "Generating RTLIL representation for module `\\$__ECP5_PDPW16KD'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "7.2. Continuing TECHMAP pass.\n",
      "Parameter \\CFG_ABITS = 8'00001010\n",
      "Parameter \\CFG_DBITS = 8'00010010\n",
      "Parameter \\INIT = 120'001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000\n",
      "\n",
      "7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\\$__ECP5_DP16KD'.\n",
      "Parameter \\CFG_ABITS = 8'00001010\n",
      "Parameter \\CFG_DBITS = 8'00010010\n",
      "Parameter \\INIT = 120'001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000\n",
      "Generating RTLIL representation for module `$paramod$a23d1749b56eb9f1a36411722916872934c38866\\$__ECP5_DP16KD'.\n",
      "\n",
      "7.4. Continuing TECHMAP pass.\n",
      "Using template $paramod$a23d1749b56eb9f1a36411722916872934c38866\\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.\n",
      "Mapping dpram_r1w1.meminst0 ($__ECP5_DP16KD) using $paramod$a23d1749b56eb9f1a36411722916872934c38866\\$__ECP5_DP16KD.\n",
      "No more expansions possible.\n",
      "\n",
      "-- Running command `techmap -map lib/techlibs/ecp5/cells_map.v' --\n",
      "\n",
      "8. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "8.1. Executing Verilog-2005 frontend: lib/techlibs/ecp5/cells_map.v\n",
      "Parsing Verilog input from `lib/techlibs/ecp5/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_NN1_'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generating RTLIL representation for module `\\$_SDFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_SDFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN0P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN1P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN0P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN1P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP0P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP1P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP0P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP1P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_NN0P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_NN1P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_PN0P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_PN1P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_NP0P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_NP1P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_PP0P_'.\n",
      "Generating RTLIL representation for module `\\$_SDFFE_PP1P_'.\n",
      "Generating RTLIL representation for module `\\FD1P3AX'.\n",
      "Generating RTLIL representation for module `\\FD1P3AY'.\n",
      "Generating RTLIL representation for module `\\FD1P3BX'.\n",
      "Generating RTLIL representation for module `\\FD1P3DX'.\n",
      "Generating RTLIL representation for module `\\FD1P3IX'.\n",
      "Generating RTLIL representation for module `\\FD1P3JX'.\n",
      "Generating RTLIL representation for module `\\FD1S3AX'.\n",
      "Generating RTLIL representation for module `\\FD1S3AY'.\n",
      "Generating RTLIL representation for module `\\FD1S3BX'.\n",
      "Generating RTLIL representation for module `\\FD1S3DX'.\n",
      "Generating RTLIL representation for module `\\FD1S3IX'.\n",
      "Generating RTLIL representation for module `\\FD1S3JX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3BX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3DX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3IX'.\n",
      "Generating RTLIL representation for module `\\IFS1P3JX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3BX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3DX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3IX'.\n",
      "Generating RTLIL representation for module `\\OFS1P3JX'.\n",
      "Generating RTLIL representation for module `\\IB'.\n",
      "Generating RTLIL representation for module `\\IBPU'.\n",
      "Generating RTLIL representation for module `\\IBPD'.\n",
      "Generating RTLIL representation for module `\\OB'.\n",
      "Generating RTLIL representation for module `\\OBZ'.\n",
      "Generating RTLIL representation for module `\\OBZPU'.\n",
      "Generating RTLIL representation for module `\\OBZPD'.\n",
      "Generating RTLIL representation for module `\\OBCO'.\n",
      "Generating RTLIL representation for module `\\BB'.\n",
      "Generating RTLIL representation for module `\\BBPU'.\n",
      "Generating RTLIL representation for module `\\BBPD'.\n",
      "Generating RTLIL representation for module `\\ILVDS'.\n",
      "Generating RTLIL representation for module `\\OLVDS'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "8.2. Continuing TECHMAP pass.\n",
      "No more expansions possible.\n",
      "\n",
      "-- Running command `flatten' --\n",
      "\n",
      "9. Executing FLATTEN pass (flatten design).\n",
      "No more expansions possible.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "10. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "10.1. Analyzing design hierarchy..\n",
      "Top module:  \\dpram_r1w1\n",
      "\n",
      "10.2. Analyzing design hierarchy..\n",
      "Top module:  \\dpram_r1w1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `clean' --\n",
      "Removed 0 unused cells and 14 unused wires.\n",
      "\n",
      "-- Running command `show -prefix dpram_r1w1_mapped -format ps' --\n",
      "\n",
      "11. Generating Graphviz representation of design.\n",
      "Writing dot description to `dpram_r1w1_mapped.dot'.\n",
      "Dumping module dpram_r1w1 to page 1.\n",
      "Exec: dot -Tps 'dpram_r1w1_mapped.dot' > 'dpram_r1w1_mapped.ps.new' && mv 'dpram_r1w1_mapped.ps.new' 'dpram_r1w1_mapped.ps'\n",
      "\n",
      "-- Running command `write_verilog -norename dpram_r1w1_mapped.v' --\n",
      "\n",
      "12. Executing Verilog backend.\n",
      "Dumping module `\\dpram_r1w1'.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "dpram_r1w1.vhd:40:8:note: found RAM \"mem\", width: 16 bits, depth: 128\n",
      "dpram_r1w1_mapped.v:108: error: Unknown module type: DP16KD\n",
      "2 error(s) during elaboration.\n",
      "*** These modules were missing:\n",
      "        DP16KD referenced 1 times.\n",
      "***\n",
      "dpram_r1w1_mapped.o: Unable to open input file.\n",
      "Diff up to exception:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m## inserted before /cells/12/outputs/1:\u001b[0m\n",
      "\u001b[32m+  output:\n",
      "\u001b[32m+    output_type: error\n",
      "\u001b[32m+    ename: CosimulationError\n",
      "\u001b[32m+    evalue: Premature simulation end\n",
      "\u001b[32m+    traceback:\n",
      "\u001b[32m+      item[0]: \u001b[0;31m---------------------------------------------------------------------------\u001b[0m\n",
      "\u001b[32m+      item[1]: \u001b[0;31mCosimulationError\u001b[0m                         Traceback (most recent call last)\n",
      "\u001b[32m+      item[2]:\n",
      "\u001b[32m+        \u001b[0;32m<ipython-input-7-b364ef6ebc1a>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m----> 1\u001b[0;31m \u001b[0mramgen\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtestbench\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mramgen\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdpram_r1w1\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdpram_r1w1_verify\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mMODE\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mIMPLEMENTED\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mADDRBITS\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mADDRBITS\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\n",
      "\u001b[32m+      item[3]:\n",
      "\u001b[32m+        \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mtestbench\u001b[0;34m(which, verify, MODE, ADDRBITS)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    395\u001b[0m                 \u001b[0mr\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    396\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 397\u001b[0;31m         \u001b[0mtb\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mdpram_tb\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mwhich\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mr\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mverify\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mADDRBITS\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    398\u001b[0m         \u001b[0;31m# tb.convert(\"Verilog\", name=\"tb\")\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    399\u001b[0m         \u001b[0mtb\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mconfig_sim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mbackend\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m'myhdl'\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimescale\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"1ps\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtrace\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mTrue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[4]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    196\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    197\u001b[0m \t\treturn _Block(self.func, self, name, self.srcfile,\n",
      "\u001b[32m+        \u001b[0;32m--> 198\u001b[0;31m \t\t\t\t\t  self.srcline, *args, **kwargs)\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    199\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[5]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, func, deco, name, srcfile, srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    218\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    219\u001b[0m                 \u001b[0;31m# flatten, but keep BlockInstance objects\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 220\u001b[0;31m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msubs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0m_flatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m*\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    221\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_verifySubs\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    222\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_updateNamespaces\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[6]:\n",
      "\u001b[32m+        \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mdpram_tb\u001b[0;34m(ent, ent_v, CLKMODE, HEXFILE, verify, addrbits)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    350\u001b[0m                 \u001b[0;31m# Note: Trace can be flaky when using the wrong verilog version\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    351\u001b[0m                 \u001b[0;31m# Use a very recent release with MyHDL VPI support.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 352\u001b[0;31m                 \u001b[0mram_tdp_v\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ment_v\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ment\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__name__\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0ma\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mb\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mHEXFILE\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    353\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    354\u001b[0m                 \u001b[0mram_tdp\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ment\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ma\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mb\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mHEXFILE\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[7]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    196\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    197\u001b[0m \t\treturn _Block(self.func, self, name, self.srcfile,\n",
      "\u001b[32m+        \u001b[0;32m--> 198\u001b[0;31m \t\t\t\t\t  self.srcline, *args, **kwargs)\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    199\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[8]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, func, deco, name, srcfile, srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    218\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    219\u001b[0m                 \u001b[0;31m# flatten, but keep BlockInstance objects\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 220\u001b[0;31m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msubs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0m_flatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m*\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    221\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_verifySubs\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    222\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_updateNamespaces\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[9]:\n",
      "\u001b[32m+        \u001b[0;32m~/work/tests/ram/ramgen.py\u001b[0m in \u001b[0;36mram_mapped_myhdl\u001b[0;34m(name, a, b, HEXFILE)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    189\u001b[0m         \u001b[0moptions\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m{\u001b[0m \u001b[0;34m'name'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mmapped\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'tbname'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mname\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'libfiles'\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0mLIBFILES\u001b[0m\u001b[0;34m}\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    190\u001b[0m         \u001b[0mportmap\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmap_ports\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msignals\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 191\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0msetupCosimulationIcarus\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moptions\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mparams\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mportmap\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mSRC_PREFIX\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    192\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    193\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[10]:\n",
      "\u001b[32m+        \u001b[0;32m~/work/tests/ivl_cosim.py\u001b[0m in \u001b[0;36msetupCosimulationIcarus\u001b[0;34m(options, parameters, kwargs, srcprefix, tbprefix)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m     55\u001b[0m         \u001b[0msimulate_cmd\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0mIVL_MODULE_PATH_ARGS\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m     56\u001b[0m         \u001b[0msimulate_cmd\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mobjfile\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m---> 57\u001b[0;31m         \u001b[0mc\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mCosimulation\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msimulate_cmd\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m     58\u001b[0m         \u001b[0mc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mname\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m     59\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0mc\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[11]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, exe, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    216\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexe\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    217\u001b[0m         \u001b[0;34m\"\"\" Construct a cosimulation object. \"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 218\u001b[0;31m         \u001b[0mCosimulationPipe\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexe\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    219\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[12]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, exe, capture, **kwargs)\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    101\u001b[0m         \u001b[0mos\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mclose\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mrf\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    102\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 103\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun_cosim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    104\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    105\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun_cosim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[13]:\n",
      "\u001b[32m+        \u001b[0;32m~/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Cosimulation.py\u001b[0m in \u001b[0;36mrun_cosim\u001b[0;34m(self, **kwargs)\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m+        \u001b[1;32m    108\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0ms\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    109\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdump_output\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0;32m--> 110\u001b[0;31m                 \u001b[0;32mraise\u001b[0m \u001b[0mCosimulationError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0m_error\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mSimulationEnd\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[0m\u001b[1;32m    111\u001b[0m             \u001b[0me\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0ms\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+        \u001b[1;32m    112\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0me\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"FROM\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[32m+      item[14]: \u001b[0;31mCosimulationError\u001b[0m: Premature simulation end\n",
      "\n",
      "\u001b[0m\u001b[34m## deleted /cells/12/outputs/1:\u001b[0m\n",
      "\u001b[31m-  output:\n",
      "\u001b[31m-    output_type: stream\n",
      "\u001b[31m-    name: stderr\n",
      "\u001b[31m-    text:\n",
      "\u001b[31m-      <class 'myhdl._SuspendSimulation'>: Simulated 2000 timesteps\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m================ 1 failed, 3 passed, 1 skipped in 40.44 seconds ================\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "%%pytest -v --color=yes --disable-warnings --nb-exec-timeout 50 --nb-force-regen\n",
    "\n",
    "---\n",
    "[pytest]\n",
    "nb_test_files = True\n",
    "nb_diff_ignore = \n",
    "    /cells/*/outputs/*/data/image/svg+xml\n",
    "nb_diff_replace =\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.files\\.Source.* \"GRAPH\"\n",
    "    /cells/*/outputs/*/text \\[SigSpec.*\\] \"SIGSPEC\"\n",
    "    /cells/*/outputs/*/text .*\\.vcd \"VCDFILE\"\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.dot\\.Digraph.* \"GRAPH\"\n",
    "    /cells/*/outputs/*/text .*-rw\\-r\\-\\-r\\-\\-.* \"FILE\"\n",
    "    /cells/*/outputs/*/text .*End.of.script.* \"YOSYS_TAG\"\n",
    "\n",
    "---\n",
    "\n",
    "import sys\n",
    "import importlib_resources\n",
    "\n",
    "sys.path.append(\"/home/pyosys/work\")\n",
    "sys.path.append(\"/home/pyosys/work/examples\")\n",
    "\n",
    "import pytest\n",
    "import tests\n",
    "import tempfile\n",
    "\n",
    "        \n",
    "VERIFIED  = [ \"ghdl_module_tests.ipynb\", \"ghdlsim_blink.ipynb\", \"memory.ipynb\" , \"memory_wrapped_init.ipynb\" ]\n",
    "\n",
    "KNOWN_TO_FAIL = [ ]\n",
    "\n",
    "@pytest.mark.parametrize(\"uut\", VERIFIED)\n",
    "def test_generic(nb_regression, uut):\n",
    "    with importlib_resources.path(tests, uut) as path:\n",
    "        nb_regression.check(str(path))                \n",
    "\n",
    "@pytest.mark.xfail \n",
    "@pytest.mark.parametrize(\"uut\", KNOWN_TO_FAIL)\n",
    "def test_fixme(nb_regression, uut):\n",
    "    with importlib_resources.path(tests, uut) as path:\n",
    "        nb_regression.check(str(path))                              "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
