

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Thu Feb 27 23:43:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.214 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      193|      195|  1.544 us|  1.560 us|  193|  195|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encode_label0   |       20|       20|         2|          -|          -|    10|        no|
        |- encode_label1   |       44|       44|         2|          -|          -|    22|        no|
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- quantl_label9   |       60|       61|         2|          -|          -|    30|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 11 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 19 
18 --> 17 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 26 
25 --> 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 32 31 
30 --> 29 
31 --> 29 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 36 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%xa_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 38 'alloca' 'xa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%xb_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 39 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 40 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 41 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 42 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [data/benchmarks/adpcm/adpcm.c:240]   --->   Operation 44 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [data/benchmarks/adpcm/adpcm.c:240]   --->   Operation 45 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 46 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 48 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 49 'bitconcatenate' 'shl_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln250_1 = sext i34 %shl_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 50 'sext' 'sext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.92ns)   --->   "%xa = sub i37 %sext_ln250, i37 %sext_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 51 'sub' 'xa' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i37 %xa" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 52 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 53 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i32 %tqmf_load_1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 54 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.17ns)   --->   "%xb = mul i39 %sext_ln251, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 55 'mul' 'xb' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln244_1 = sext i39 %xb" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 56 'sext' 'sext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244_1, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 57 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 58 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 59 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 60 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.70ns)   --->   "%icmp_ln255 = icmp_eq  i4 %i_2, i4 10" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 61 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.70ns)   --->   "%i_7 = add i4 %i_2, i4 1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 62 'add' 'i_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 63 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 64 'load' 'idx_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln243 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 65 'add' 'add_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %add_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 66 'zext' 'zext_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 67 'getelementptr' 'tqmf_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 68 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln257 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 69 'add' 'add_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 70 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 71 'getelementptr' 'tqmf_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 72 'load' 'tqmf_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 73 'getelementptr' 'h_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 74 'load' 'h_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 75 [2/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 75 'load' 'tqmf_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 76 [2/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 76 'load' 'h_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 %i_7, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 77 'store' 'store_ln241' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln243 = store i5 %add_ln243, i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 78 'store' 'store_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%idx214 = alloca i32 1"   --->   Operation 79 'alloca' 'idx214' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 80 'alloca' 'i_1' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 81 'load' 'tqmf_load_2' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 82 [2/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 82 'load' 'tqmf_load_3' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 0, i5 %i_1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 83 'store' 'store_ln241' <Predicate = (icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %idx214"   --->   Operation 84 'store' 'store_ln0' <Predicate = (icmp_ln255)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%xa_1_load_1 = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 85 'load' 'xa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%xb_1_load_1 = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 86 'load' 'xb_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:256]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/adpcm/adpcm.c:259]   --->   Operation 88 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 89 'load' 'tqmf_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i32 %tqmf_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 90 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 91 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 92 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.17ns)   --->   "%mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 93 'mul' 'mul_ln257' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln257_2 = sext i47 %mul_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 94 'sext' 'sext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.95ns)   --->   "%xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 95 'add' 'xa_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 96 'load' 'tqmf_ptr_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i32 %tqmf_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 97 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 98 'load' 'h_ptr_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i15 %h_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 99 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.17ns)   --->   "%mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 100 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i47 %mul_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 101 'sext' 'sext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.95ns)   --->   "%xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 102 'add' 'xb_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xb_3, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 103 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xa_3, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 104 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 105 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.69>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%xa_1_load = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 106 'load' 'xa_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%xb_1_load = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 107 'load' 'xb_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i50 %xb_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 108 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln255_1 = trunc i50 %xa_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 109 'trunc' 'trunc_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 110 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 111 [1/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 111 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 112 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.40>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%i_11 = load i5 %i_1" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 113 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln269 = icmp_eq  i5 %i_11, i5 22" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 114 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.70ns)   --->   "%i_12 = add i5 %i_11, i5 1" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 115 'add' 'i_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 116 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%idx214_load = load i6 %idx214" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 117 'load' 'idx214_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i6 %idx214_load" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 118 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln243_1 = add i5 %trunc_ln269, i5 21" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 119 'add' 'add_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i5 %add_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 120 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 121 'getelementptr' 'tqmf_ptr1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 122 'load' 'tqmf_ptr1_load' <Predicate = (!icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln269 = add i6 %idx214_load, i6 63" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 123 'add' 'add_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 %i_12, i5 %i_1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 124 'store' 'store_ln241' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln269 = store i6 %add_ln269, i6 %idx214" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 125 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%idx220 = alloca i32 1"   --->   Operation 126 'alloca' 'idx220' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zl_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 127 'alloca' 'zl_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 128 'alloca' 'i_4' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln274 = store i32 %xin1_read, i32 1" [data/benchmarks/adpcm/adpcm.c:274]   --->   Operation 129 'store' 'store_ln274' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 130 [1/1] (0.69ns)   --->   "%store_ln275 = store i32 %xin2_read, i32 0" [data/benchmarks/adpcm/adpcm.c:275]   --->   Operation 130 'store' 'store_ln275' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 131 [2/2] (0.69ns)   --->   "%delay_bpl_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 131 'load' 'delay_bpl_load' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 132 [2/2] (0.68ns)   --->   "%delay_dltx_load = load i16 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 132 'load' 'delay_dltx_load' <Predicate = (icmp_ln269)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 1, i3 %i_4" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 133 'store' 'store_ln459' <Predicate = (icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 1, i3 %idx220"   --->   Operation 134 'store' 'store_ln0' <Predicate = (icmp_ln269)> <Delay = 0.38>

State 7 <SV = 5> <Delay = 1.40>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22" [data/benchmarks/adpcm/adpcm.c:270]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/adpcm/adpcm.c:272]   --->   Operation 136 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln243_2 = add i5 %trunc_ln269, i5 23" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 137 'add' 'add_ln243_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i5 %add_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 138 'zext' 'zext_ln243_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 139 'getelementptr' 'tqmf_ptr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 140 'load' 'tqmf_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 141 'store' 'store_ln271' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 142 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.25>
ST_8 : Operation 143 [1/2] (0.69ns)   --->   "%delay_bpl_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 143 'load' 'delay_bpl_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln461 = sext i32 %delay_bpl_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 144 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/2] (0.68ns)   --->   "%delay_dltx_load = load i16 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 145 'load' 'delay_dltx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln461_1 = sext i16 %delay_dltx_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 146 'sext' 'sext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (3.17ns)   --->   "%zl = mul i48 %sext_ln461_1, i48 %sext_ln461" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 147 'mul' 'zl' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln460 = sext i48 %zl" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 148 'sext' 'sext_ln460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %sext_ln460, i50 %zl_1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 149 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 150 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 5.08>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%i_13 = load i3 %i_4" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 151 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.57ns)   --->   "%icmp_ln464 = icmp_eq  i3 %i_13, i3 6" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 152 'icmp' 'icmp_ln464' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464, void %for.inc.i.split, void %filtez.exit" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 153 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%idx220_load = load i3 %idx220" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 154 'load' 'idx220_load' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i3 %idx220_load" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 155 'zext' 'zext_ln460' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%delay_dltx_addr_1 = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln460" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 156 'getelementptr' 'delay_dltx_addr_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%delay_bpl_addr_2 = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln460" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 157 'getelementptr' 'delay_bpl_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (0.69ns)   --->   "%delay_bpl_load_3 = load i3 %delay_bpl_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 158 'load' 'delay_bpl_load_3' <Predicate = (!icmp_ln464)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 159 [2/2] (0.68ns)   --->   "%delay_dltx_load_6 = load i3 %delay_dltx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 159 'load' 'delay_dltx_load_6' <Predicate = (!icmp_ln464)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_9 : Operation 160 [1/1] (0.57ns)   --->   "%i_14 = add i3 %i_13, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 160 'add' 'i_14' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.57ns)   --->   "%add_ln464 = add i3 %idx220_load, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 161 'add' 'add_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 %i_14, i3 %i_4" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 162 'store' 'store_ln459' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_9 : Operation 163 [1/1] (0.38ns)   --->   "%store_ln464 = store i3 %add_ln464, i3 %idx220" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 163 'store' 'store_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%mil = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:485->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 164 'alloca' 'mil' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i32 %tqmf_load_2" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 165 'sext' 'sext_ln262' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (3.17ns)   --->   "%mul_ln262 = mul i39 %sext_ln262, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 166 'mul' 'mul_ln262' <Predicate = (icmp_ln464)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln262_1 = sext i39 %mul_ln262" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 167 'sext' 'sext_ln262_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.95ns)   --->   "%xa_4 = add i47 %sext_ln262_1, i47 %trunc_ln255_1" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 168 'add' 'xa_4' <Predicate = (icmp_ln464)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 169 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i36 %shl_ln1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 170 'sext' 'sext_ln263' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 171 'bitconcatenate' 'shl_ln263_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i34 %shl_ln263_1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 172 'sext' 'sext_ln263_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.92ns)   --->   "%sub_ln263 = sub i37 %sext_ln263, i37 %sext_ln263_1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 173 'sub' 'sub_ln263' <Predicate = (icmp_ln464)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln263_2 = sext i37 %sub_ln263" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 174 'sext' 'sext_ln263_2' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.95ns)   --->   "%xb_4 = add i47 %sext_ln263_2, i47 %trunc_ln255" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 175 'add' 'xb_4' <Predicate = (icmp_ln464)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.95ns)   --->   "%add_ln278 = add i47 %xb_4, i47 %xa_4" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 176 'add' 'add_ln278' <Predicate = (icmp_ln464)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.95ns)   --->   "%sub_ln279 = sub i47 %xa_4, i47 %xb_4" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 177 'sub' 'sub_ln279' <Predicate = (icmp_ln464)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 178 'partselect' 'trunc_ln2' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 179 'partselect' 'trunc_ln3' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 180 'load' 'rlt1_load' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 181 'load' 'al1_load' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 182 'load' 'rlt2_load' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 183 'load' 'al2_load' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 184 'bitconcatenate' 'pl' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 185 'sext' 'sext_ln475' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln475_1 = sext i16 %al1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 186 'sext' 'sext_ln475_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (3.17ns)   --->   "%mul_ln475 = mul i47 %sext_ln475_1, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 187 'mul' 'mul_ln475' <Predicate = (icmp_ln464)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 188 'bitconcatenate' 'pl2' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln475_2 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 189 'sext' 'sext_ln475_2' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln479_1 = sext i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 190 'sext' 'sext_ln479_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479_1, i47 %sext_ln475_2" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 191 'mul' 'mul_ln479' <Predicate = (icmp_ln464)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.95ns)   --->   "%pl_1 = add i47 %mul_ln479, i47 %mul_ln475" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 192 'add' 'pl_1' <Predicate = (icmp_ln464)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 193 'partselect' 'trunc_ln5' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 0, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 194 'store' 'store_ln485' <Predicate = (icmp_ln464)> <Delay = 0.38>

State 10 <SV = 7> <Delay = 5.21>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zl_1_load = load i50 %zl_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 195 'load' 'zl_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/adpcm/adpcm.c:465->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln465' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:467->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 197 'specloopname' 'specloopname_ln467' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/2] (0.69ns)   --->   "%delay_bpl_load_3 = load i3 %delay_bpl_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 198 'load' 'delay_bpl_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i32 %delay_bpl_load_3" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 199 'sext' 'sext_ln466' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/2] (0.68ns)   --->   "%delay_dltx_load_6 = load i3 %delay_dltx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 200 'load' 'delay_dltx_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln466_1 = sext i16 %delay_dltx_load_6" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 201 'sext' 'sext_ln466_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (3.17ns)   --->   "%mul_ln466 = mul i48 %sext_ln466_1, i48 %sext_ln466" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 202 'mul' 'mul_ln466' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln466_2 = sext i48 %mul_ln466" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 203 'sext' 'sext_ln466_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.95ns)   --->   "%zl_2 = add i50 %sext_ln466_2, i50 %zl_1_load" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 204 'add' 'zl_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %zl_2, i50 %zl_1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 205 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 206 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.86>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zl_1_load_1 = load i50 %zl_1" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 207 'load' 'zl_1_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i50.i32.i32, i50 %zl_1_load_1, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 208 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %al1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 209 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 210 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.88ns)   --->   "%add_ln284 = add i32 %trunc_ln5, i32 %trunc_ln4" [data/benchmarks/adpcm/adpcm.c:284]   --->   Operation 211 'add' 'add_ln284' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 212 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.88ns)   --->   "%sub_ln285 = sub i32 %trunc_ln2, i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 213 'sub' 'sub_ln285' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 214 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln285, i32 31" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 215 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.88ns)   --->   "%m = sub i32 0, i32 %sub_ln285" [data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 216 'sub' 'm' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.22ns)   --->   "%m_4 = select i1 %tmp_2, i32 %m, i32 %sub_ln285" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 217 'select' 'm_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i15 %detl_load" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 218 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i15 %detl_load" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 219 'zext' 'zext_ln493_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body.i" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 220 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 1.09>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%mil_1 = load i5 %mil" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 221 'load' 'mil_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln493 = icmp_eq  i5 %mil_1, i5 30" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 222 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.70ns)   --->   "%add_ln493 = add i5 %mil_1, i5 1" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 223 'add' 'add_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.body.i.split, void %for.end.i_ifconv" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 224 'br' 'br_ln493' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln493_2 = zext i5 %mil_1" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 225 'zext' 'zext_ln493_2' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_2" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 226 'getelementptr' 'decis_levl_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_12 : Operation 227 [2/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 227 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>

State 13 <SV = 9> <Delay = 4.54>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [data/benchmarks/adpcm/adpcm.c:494->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln494' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/adpcm/adpcm.c:498->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 229 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 230 [1/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 230 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i15 %decis_levl_load" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 231 'zext' 'zext_ln495' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (1.92ns)   --->   "%mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 232 'mul' 'mul_ln495' <Predicate = (!icmp_ln493)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29" [data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 233 'partselect' 'decis' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i15 %decis" [data/benchmarks/adpcm/adpcm.c:486->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 234 'zext' 'zext_ln486' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.88ns)   --->   "%icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %m_4" [data/benchmarks/adpcm/adpcm.c:496->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 235 'icmp' 'icmp_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.38ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %for.end.i_ifconv, void %for.inc.i23" [data/benchmarks/adpcm/adpcm.c:496->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 236 'br' 'br_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.38>
ST_13 : Operation 237 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 %add_ln493, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 237 'store' 'store_ln485' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.38>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body.i" [data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 238 'br' 'br_ln493' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%mil_02_i = phi i5 %mil_1, void %for.body.i.split, i5 30, void %for.body.i"   --->   Operation 239 'phi' 'mil_02_i' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i5 %mil_02_i" [data/benchmarks/adpcm/adpcm.c:504->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 240 'zext' 'zext_ln504' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln504" [data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 241 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!icmp_ln496 & !tmp_2) | (icmp_ln493 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 242 [2/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 242 'load' 'ril' <Predicate = (!icmp_ln496 & !tmp_2) | (icmp_ln493 & !tmp_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln504" [data/benchmarks/adpcm/adpcm.c:504->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 243 'getelementptr' 'quant26bt_neg_addr' <Predicate = (!icmp_ln496 & tmp_2) | (icmp_ln493 & tmp_2)> <Delay = 0.00>
ST_13 : Operation 244 [2/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 244 'load' 'ril_1' <Predicate = (!icmp_ln496 & tmp_2) | (icmp_ln493 & tmp_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 245 'alloca' 'i_6' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_6" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 246 'store' 'store_ln532' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.41>

State 14 <SV = 10> <Delay = 1.64>
ST_14 : Operation 247 [1/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 247 'load' 'ril' <Predicate = (!tmp_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_14 : Operation 248 [1/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 248 'load' 'ril_1' <Predicate = (tmp_2)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_14 : Operation 249 [1/1] (0.29ns)   --->   "%ril_2 = select i1 %tmp_2, i6 %ril_1, i6 %ril" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 249 'select' 'ril_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %ril_2, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 250 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 251 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 252 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 253 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln287" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 254 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 255 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>

State 15 <SV = 11> <Delay = 3.64>
ST_15 : Operation 256 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 256 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 257 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (1.94ns)   --->   "%mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln493_1" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 258 'mul' 'mul_ln287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 259 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 260 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %nbl_load" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 261 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 262 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln511_1 = zext i22 %shl_ln2" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 263 'zext' 'zext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 264 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 265 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln8" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 266 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 267 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln512_1 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 268 'sext' 'sext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 269 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln509 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 270 'sext' 'sext_ln509' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 271 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp_5, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 272 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 273 'trunc' 'trunc_ln509' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 274 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 275 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln288 = store i15 %select_ln515, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 276 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 277 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 278 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i5 %wd1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 279 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 280 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [2/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 281 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 16 <SV = 12> <Delay = 1.48>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln286 = store i6 %ril_2, i6 %il" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 282 'store' 'store_ln286' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i16 %trunc_ln7" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 283 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i16 %trunc_ln7" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 284 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 285 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_16 : Operation 286 [1/1] (0.70ns)   --->   "%sub_ln525 = sub i4 9, i4 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 286 'sub' 'sub_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%sub_ln525cast = zext i4 %sub_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 287 'zext' 'sub_ln525cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.77ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 288 'lshr' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 289 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%store_ln289 = store i15 %shl_ln3, i15 %detl" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 290 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %sext_ln287_1, i32 %trunc_ln4" [data/benchmarks/adpcm/adpcm.c:290]   --->   Operation 291 'add' 'add_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.78ns)   --->   "%icmp_ln535 = icmp_eq  i16 %trunc_ln7, i16 0" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 292 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535, void %for.body7.i.preheader, void %for.inc.i44.preheader" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 293 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 294 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i44" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 295 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 4.15>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%i_16 = load i3 %i_6" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 296 'load' 'i_16' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.57ns)   --->   "%icmp_ln543 = icmp_eq  i3 %i_16, i3 6" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 297 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.57ns)   --->   "%add_ln543 = add i3 %i_16, i3 1" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 298 'add' 'add_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %for.body7.i.split, void %upzero.exit.loopexit" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 299 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i3 %i_16" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 300 'zext' 'zext_ln543' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln543" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 301 'getelementptr' 'delay_dltx_addr' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 302 [2/2] (0.68ns)   --->   "%delay_dltx_load_1 = load i3 %delay_dltx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 302 'load' 'delay_dltx_load_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%delay_bpl_addr_1 = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln543" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 303 'getelementptr' 'delay_bpl_addr_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 304 [2/2] (0.69ns)   --->   "%delay_bpl_load_2 = load i3 %delay_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 304 'load' 'delay_bpl_load_2' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 305 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln543, i3 %i_6" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 305 'store' 'store_ln532' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.41>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit"   --->   Operation 306 'br' 'br_ln0' <Predicate = (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%i_15 = load i3 %i_6" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 307 'load' 'i_15' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln537 = icmp_eq  i3 %i_15, i3 6" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 308 'icmp' 'icmp_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.57ns)   --->   "%add_ln537 = add i3 %i_15, i3 1" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 309 'add' 'add_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.inc.i44.split, void %upzero.exit.loopexit129" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 310 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i3 %i_15" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 311 'zext' 'zext_ln537' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln537" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 312 'getelementptr' 'delay_bpl_addr' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 313 [2/2] (0.69ns)   --->   "%delay_bpl_load_1 = load i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 313 'load' 'delay_bpl_load_1' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 314 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln537, i3 %i_6" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 314 'store' 'store_ln532' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.41>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit"   --->   Operation 315 'br' 'br_ln0' <Predicate = (icmp_ln535 & icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%idx226 = alloca i32 1"   --->   Operation 316 'alloca' 'idx226' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%zl_4 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 317 'alloca' 'zl_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 318 'alloca' 'i_8' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 319 [2/2] (0.68ns)   --->   "%delay_dltx_load_2 = load i16 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 319 'load' 'delay_dltx_load_2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_17 : Operation 320 [2/2] (0.68ns)   --->   "%delay_dltx_load_3 = load i16 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 320 'load' 'delay_dltx_load_3' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 321 'load' 'plt1_load' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 322 'load' 'plt2_load' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 323 'bitconcatenate' 'wd2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 324 'sext' 'sext_ln566' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %add_ln290" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 325 'sext' 'sext_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 326 'sext' 'sext_ln570_1' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 327 'mul' 'mul_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 328 'bitselect' 'tmp_9' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 329 'sub' 'sub_ln571' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 330 'partselect' 'tmp_3' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp_3" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 331 'sext' 'sext_ln572' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 332 'partselect' 'tmp_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_9, i12 %sext_ln572, i12 %tmp_4" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 333 'select' 'select_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln574_2 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 334 'sext' 'sext_ln574_2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 335 'sext' 'sext_ln574' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 336 'mul' 'mul_ln574' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 337 'bitselect' 'tmp_10' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 338 'bitconcatenate' 'shl_ln6' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i22 %shl_ln6" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 339 'sext' 'sext_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 340 'sub' 'sub_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 341 'partselect' 'trunc_ln6' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln580_1 = sext i16 %trunc_ln6" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 342 'sext' 'sext_ln580_1' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_10, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 343 'select' 'select_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_1, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 344 'add' 'add_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 345 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 345 'add' 'apl2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 346 'bitconcatenate' 'shl_ln7' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i24 %shl_ln7" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 347 'sext' 'sext_ln597' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 348 'sub' 'sub_ln597' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 349 'partselect' 'trunc_ln9' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599 = sext i17 %trunc_ln9" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 350 'sext' 'sext_ln599' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp_9, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 351 'select' 'select_ln599' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 352 'add' 'apl1' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (0.87ns)   --->   "%add_ln294 = add i31 %sext_ln511, i31 %trunc_ln285" [data/benchmarks/adpcm/adpcm.c:294]   --->   Operation 353 'add' 'add_ln294' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln295 = store i31 %rlt1_load, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:295]   --->   Operation 354 'store' 'store_ln295' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln296 = store i31 %add_ln294, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:296]   --->   Operation 355 'store' 'store_ln296' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln297 = store i32 %plt1_load, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:297]   --->   Operation 356 'store' 'store_ln297' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 %add_ln290, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:298]   --->   Operation 357 'store' 'store_ln298' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 1, i3 %i_8" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 358 'store' 'store_ln459' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.38>
ST_17 : Operation 359 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 1, i3 %idx226"   --->   Operation 359 'store' 'store_ln0' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.38>

State 18 <SV = 14> <Delay = 4.20>
ST_18 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:544->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:551->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 361 'specloopname' 'specloopname_ln551' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/2] (0.68ns)   --->   "%delay_dltx_load_1 = load i3 %delay_dltx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 362 'load' 'delay_dltx_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i16 %delay_dltx_load_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 363 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [1/1] (1.94ns)   --->   "%mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln287_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 364 'mul' 'mul_ln545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%sext_ln545_1 = sext i32 %mul_ln545" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 365 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_1, i32 63" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 366 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%select_ln549 = select i1 %tmp_8, i32 4294967168, i32 128" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 367 'select' 'select_ln549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 368 [1/2] (0.69ns)   --->   "%delay_bpl_load_2 = load i3 %delay_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 368 'load' 'delay_bpl_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln549 = sext i32 %delay_bpl_load_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 369 'sext' 'sext_ln549' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_2, i8 0" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 370 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.96ns)   --->   "%sub_ln549 = sub i40 %shl_ln5, i40 %sext_ln549" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 371 'sub' 'sub_ln549' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%wd3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 372 'partselect' 'wd3_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln550 = add i32 %wd3_1, i32 %select_ln549" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 373 'add' 'add_ln550' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (0.69ns)   --->   "%store_ln550 = store i32 %add_ln550, i3 %delay_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 374 'store' 'store_ln550' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 375 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 2.36>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:538->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 376 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:540->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 377 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/2] (0.69ns)   --->   "%delay_bpl_load_1 = load i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 378 'load' 'delay_bpl_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i32 %delay_bpl_load_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 379 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_1, i8 0" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 380 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.96ns)   --->   "%sub_ln539 = sub i40 %shl_ln4, i40 %sext_ln539" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 381 'sub' 'sub_ln539' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 382 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.69ns)   --->   "%store_ln539 = store i32 %trunc_ln1, i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 383 'store' 'store_ln539' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i44" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 384 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>

State 20 <SV = 14> <Delay = 5.04>
ST_20 : Operation 385 [1/2] (0.68ns)   --->   "%delay_dltx_load_2 = load i16 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 385 'load' 'delay_dltx_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 386 [1/2] (0.68ns)   --->   "%delay_dltx_load_3 = load i16 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 386 'load' 'delay_dltx_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 387 [2/2] (0.68ns)   --->   "%delay_dltx_load_4 = load i16 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 387 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 388 [2/2] (0.68ns)   --->   "%delay_dltx_load_5 = load i16 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 388 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 389 [1/1] (0.68ns)   --->   "%store_ln559 = store i16 %delay_dltx_load, i16 1" [data/benchmarks/adpcm/adpcm.c:559->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 389 'store' 'store_ln559' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 390 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 390 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/1] (0.26ns)   --->   "%apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 391 'select' 'apl2_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_1" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 392 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 393 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/1] (0.29ns)   --->   "%apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 394 'select' 'apl2_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln292 = store i15 %apl2_2, i15 %al2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 395 'store' 'store_ln292' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.77ns)   --->   "%wd3_2 = sub i15 15360, i15 %apl2_2" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 396 'sub' 'wd3_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i15 %wd3_2" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 397 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln595_1 = zext i15 %wd3_2" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 398 'zext' 'zext_ln595_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 399 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 400 [1/1] (0.29ns)   --->   "%apl1_1 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 400 'select' 'apl1_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_1" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 401 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.77ns)   --->   "%apl1_2 = sub i16 0, i16 %zext_ln595_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 402 'sub' 'apl1_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 403 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 404 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 405 [1/1] (0.24ns)   --->   "%apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 405 'select' 'apl1_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%store_ln293 = store i16 %apl1_3, i16 %al1" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 406 'store' 'store_ln293' <Predicate = true> <Delay = 0.00>

State 21 <SV = 15> <Delay = 0.68>
ST_21 : Operation 407 [1/1] (0.68ns)   --->   "%store_ln555 = store i16 %delay_dltx_load_2, i16 5" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 407 'store' 'store_ln555' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_21 : Operation 408 [1/2] (0.68ns)   --->   "%delay_dltx_load_4 = load i16 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 408 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_21 : Operation 409 [1/2] (0.68ns)   --->   "%delay_dltx_load_5 = load i16 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 409 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_21 : Operation 410 [1/1] (0.68ns)   --->   "%store_ln560 = store i16 %trunc_ln7, i16 0" [data/benchmarks/adpcm/adpcm.c:560->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 410 'store' 'store_ln560' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 22 <SV = 16> <Delay = 0.69>
ST_22 : Operation 411 [1/1] (0.68ns)   --->   "%store_ln556 = store i16 %delay_dltx_load_3, i16 4" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 411 'store' 'store_ln556' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_22 : Operation 412 [1/1] (0.68ns)   --->   "%store_ln557 = store i16 %delay_dltx_load_4, i16 3" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 412 'store' 'store_ln557' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_22 : Operation 413 [2/2] (0.69ns)   --->   "%delay_bph_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 413 'load' 'delay_bph_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 414 [2/2] (0.68ns)   --->   "%delay_dhx_load = load i14 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 414 'load' 'delay_dhx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 23 <SV = 17> <Delay = 4.25>
ST_23 : Operation 415 [1/1] (0.68ns)   --->   "%store_ln558 = store i16 %delay_dltx_load_5, i16 2" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 415 'store' 'store_ln558' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_23 : Operation 416 [1/2] (0.69ns)   --->   "%delay_bph_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 416 'load' 'delay_bph_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln461_2 = sext i32 %delay_bph_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 417 'sext' 'sext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 418 [1/2] (0.68ns)   --->   "%delay_dhx_load = load i14 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 418 'load' 'delay_dhx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln461_3 = sext i14 %delay_dhx_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 419 'sext' 'sext_ln461_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 420 [1/1] (3.17ns)   --->   "%zl_6 = mul i46 %sext_ln461_3, i46 %sext_ln461_2" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 420 'mul' 'zl_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln460_1 = sext i46 %zl_6" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 421 'sext' 'sext_ln460_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (0.38ns)   --->   "%store_ln460 = store i48 %sext_ln460_1, i48 %zl_4" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 422 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i88" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 423 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 24 <SV = 18> <Delay = 4.12>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%i_17 = load i3 %i_8" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 424 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.57ns)   --->   "%icmp_ln464_1 = icmp_eq  i3 %i_17, i3 6" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 425 'icmp' 'icmp_ln464_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464_1, void %for.inc.i88.split, void %filtez.exit92" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 426 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%idx226_load = load i3 %idx226" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 427 'load' 'idx226_load' <Predicate = (!icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln460_1 = zext i3 %idx226_load" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 428 'zext' 'zext_ln460_1' <Predicate = (!icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%delay_dhx_addr_1 = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln460_1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 429 'getelementptr' 'delay_dhx_addr_1' <Predicate = (!icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%delay_bph_addr_2 = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln460_1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 430 'getelementptr' 'delay_bph_addr_2' <Predicate = (!icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 431 [2/2] (0.69ns)   --->   "%delay_bph_load_3 = load i3 %delay_bph_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 431 'load' 'delay_bph_load_3' <Predicate = (!icmp_ln464_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 432 [2/2] (0.68ns)   --->   "%delay_dhx_load_6 = load i3 %delay_dhx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 432 'load' 'delay_dhx_load_6' <Predicate = (!icmp_ln464_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_24 : Operation 433 [1/1] (0.57ns)   --->   "%i_18 = add i3 %i_17, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 433 'add' 'i_18' <Predicate = (!icmp_ln464_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 434 [1/1] (0.57ns)   --->   "%add_ln464_2 = add i3 %idx226_load, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 434 'add' 'add_ln464_2' <Predicate = (!icmp_ln464_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 %i_18, i3 %i_8" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 435 'store' 'store_ln459' <Predicate = (!icmp_ln464_1)> <Delay = 0.38>
ST_24 : Operation 436 [1/1] (0.38ns)   --->   "%store_ln464 = store i3 %add_ln464_2, i3 %idx226" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 436 'store' 'store_ln464' <Predicate = (!icmp_ln464_1)> <Delay = 0.38>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 437 'load' 'rh1_load' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 438 'load' 'ah1_load' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 439 'load' 'rh2_load' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 440 'load' 'ah2_load' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 441 'bitconcatenate' 'pl_2' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln475_3 = sext i32 %pl_2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 442 'sext' 'sext_ln475_3' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln475_4 = sext i16 %ah1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 443 'sext' 'sext_ln475_4' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (3.17ns)   --->   "%mul_ln475_1 = mul i47 %sext_ln475_4, i47 %sext_ln475_3" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 444 'mul' 'mul_ln475_1' <Predicate = (icmp_ln464_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 445 'bitconcatenate' 'pl2_1' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln475_5 = sext i32 %pl2_1" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 446 'sext' 'sext_ln475_5' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln479_3 = sext i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 447 'sext' 'sext_ln479_3' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (3.17ns)   --->   "%mul_ln479_1 = mul i47 %sext_ln479_3, i47 %sext_ln475_5" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 448 'mul' 'mul_ln479_1' <Predicate = (icmp_ln464_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [1/1] (0.95ns)   --->   "%pl_3 = add i47 %mul_ln479_1, i47 %mul_ln475_1" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 449 'add' 'pl_3' <Predicate = (icmp_ln464_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln480_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 450 'partselect' 'trunc_ln480_1' <Predicate = (icmp_ln464_1)> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 451 'alloca' 'i_10' <Predicate = (icmp_ln464_1)> <Delay = 0.00>

State 25 <SV = 19> <Delay = 5.21>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%zl_4_load = load i48 %zl_4" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 452 'load' 'zl_4_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/adpcm/adpcm.c:465->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 453 'speclooptripcount' 'speclooptripcount_ln465' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:467->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 454 'specloopname' 'specloopname_ln467' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 455 [1/2] (0.69ns)   --->   "%delay_bph_load_3 = load i3 %delay_bph_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 455 'load' 'delay_bph_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln466_3 = sext i32 %delay_bph_load_3" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 456 'sext' 'sext_ln466_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 457 [1/2] (0.68ns)   --->   "%delay_dhx_load_6 = load i3 %delay_dhx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 457 'load' 'delay_dhx_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln466_4 = sext i14 %delay_dhx_load_6" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 458 'sext' 'sext_ln466_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (3.17ns)   --->   "%mul_ln466_1 = mul i46 %sext_ln466_4, i46 %sext_ln466_3" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 459 'mul' 'mul_ln466_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln466_5 = sext i46 %mul_ln466_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 460 'sext' 'sext_ln466_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 461 [1/1] (0.95ns)   --->   "%zl_7 = add i48 %sext_ln466_5, i48 %zl_4_load" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 461 'add' 'zl_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [1/1] (0.38ns)   --->   "%store_ln460 = store i48 %zl_7, i48 %zl_4" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 462 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i88" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 463 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 3.95>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%zl_4_load_1 = load i48 %zl_4" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 464 'load' 'zl_4_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln469_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %zl_4_load_1, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 465 'partselect' 'trunc_ln469_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 466 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %trunc_ln480_1, i32 %trunc_ln469_1" [data/benchmarks/adpcm/adpcm.c:303]   --->   Operation 466 'add' 'add_ln303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 467 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.88ns)   --->   "%sub_ln304 = sub i32 %trunc_ln3, i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 468 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 469 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln305 = select i1 %tmp_11, i2 2, i2 0" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 470 'select' 'select_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 471 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 472 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 473 [1/1] (1.92ns)   --->   "%mul_ln310 = mul i25 %zext_ln310_1, i25 564" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 473 'mul' 'mul_ln310' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%decis_1 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 474 'partselect' 'decis_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%zext_ln310_2 = zext i13 %decis_1" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 475 'zext' 'zext_ln310_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.88ns)   --->   "%m_2 = sub i32 0, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 476 'sub' 'm_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%m_3 = select i1 %tmp_11, i32 %m_2, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 477 'select' 'm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln311 = icmp_sgt  i32 %m_3, i32 %zext_ln310_2" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 478 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln311 = select i1 %icmp_ln311, i2 2, i2 3" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 479 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 480 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln314 = add i2 %select_ln311, i2 %select_ln305" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 480 'add' 'add_ln314' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 3.64>
ST_27 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 481 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 482 [1/1] (0.45ns)   --->   "%tmp = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 482 'mux' 'tmp' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i14 %tmp" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 483 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (1.92ns)   --->   "%mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 484 'mul' 'mul_ln314' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 485 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 486 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %nbh_load" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 487 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 488 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i22 %shl_ln8" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 489 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 490 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 490 'sub' 'sub_ln620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 491 'partselect' 'wd_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd_1" [data/benchmarks/adpcm/adpcm.c:618->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 492 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp_1 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 493 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp_1" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 494 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln618, i17 %sext_ln621" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 495 'add' 'add_ln621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln617 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 496 'sext' 'sext_ln617' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 497 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_12, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 498 'select' 'select_ln622' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 499 'trunc' 'trunc_ln617' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 500 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 501 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 501 'select' 'select_ln624' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%store_ln315 = store i15 %select_ln624, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 502 'store' 'store_ln315' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 503 'partselect' 'wd1_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 504 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln525_1 = zext i5 %wd1_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 505 'zext' 'zext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "%ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 506 'getelementptr' 'ilb_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 507 [2/2] (0.68ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 507 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 28 <SV = 21> <Delay = 1.48>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln477_1 = sext i16 %ah1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 508 'sext' 'sext_ln477_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln479_2 = sext i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 509 'sext' 'sext_ln479_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i14 %trunc_ln10" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 510 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln620 = sext i14 %trunc_ln10" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 511 'sext' 'sext_ln620' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/2] (0.68ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 512 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_28 : Operation 513 [1/1] (0.70ns)   --->   "%sub_ln525_1 = sub i4 11, i4 %trunc_ln522_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 513 'sub' 'sub_ln525_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%sub_ln525_1cast = zext i4 %sub_ln525_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 514 'zext' 'sub_ln525_1cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (0.77ns)   --->   "%wd3_3 = lshr i12 %ilb_table_load_1, i12 %sub_ln525_1cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 515 'lshr' 'wd3_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln526_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_3, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 516 'bitconcatenate' 'shl_ln526_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln316 = store i15 %shl_ln526_1, i15 %deth" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 517 'store' 'store_ln316' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %sext_ln314_1, i32 %trunc_ln469_1" [data/benchmarks/adpcm/adpcm.c:317]   --->   Operation 518 'add' 'add_ln317' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 519 [1/1] (0.76ns)   --->   "%icmp_ln535_1 = icmp_eq  i14 %trunc_ln10, i14 0" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 519 'icmp' 'icmp_ln535_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535_1, void %upzero_label11.i134, void %for.inc.i132.preheader" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 520 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln543 = sext i14 %trunc_ln10" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 521 'sext' 'sext_ln543' <Predicate = (!icmp_ln535_1)> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_10" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 522 'store' 'store_ln532' <Predicate = (!icmp_ln535_1)> <Delay = 0.41>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i149" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 523 'br' 'br_ln543' <Predicate = (!icmp_ln535_1)> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_10" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 524 'store' 'store_ln532' <Predicate = (icmp_ln535_1)> <Delay = 0.41>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i132" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 525 'br' 'br_ln537' <Predicate = (icmp_ln535_1)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 4.15>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%i_20 = load i3 %i_10" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 526 'load' 'i_20' <Predicate = (!icmp_ln535_1)> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln543_1 = icmp_eq  i3 %i_20, i3 6" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 527 'icmp' 'icmp_ln543_1' <Predicate = (!icmp_ln535_1)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 528 [1/1] (0.57ns)   --->   "%add_ln543_1 = add i3 %i_20, i3 1" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 528 'add' 'add_ln543_1' <Predicate = (!icmp_ln535_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543_1, void %for.body7.i149.split, void %upzero.exit152.loopexit" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 529 'br' 'br_ln543' <Predicate = (!icmp_ln535_1)> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln543_1 = zext i3 %i_20" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 530 'zext' 'zext_ln543_1' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln543_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 531 'getelementptr' 'delay_dhx_addr' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 532 [2/2] (0.68ns)   --->   "%delay_dhx_load_1 = load i3 %delay_dhx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 532 'load' 'delay_dhx_load_1' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%delay_bph_addr_1 = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln543_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 533 'getelementptr' 'delay_bph_addr_1' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 534 [2/2] (0.69ns)   --->   "%delay_bph_load_2 = load i3 %delay_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 534 'load' 'delay_bph_load_2' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 535 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln543_1, i3 %i_10" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 535 'store' 'store_ln532' <Predicate = (!icmp_ln535_1 & !icmp_ln543_1)> <Delay = 0.41>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit152"   --->   Operation 536 'br' 'br_ln0' <Predicate = (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%i_19 = load i3 %i_10" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 537 'load' 'i_19' <Predicate = (icmp_ln535_1)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (0.57ns)   --->   "%icmp_ln537_1 = icmp_eq  i3 %i_19, i3 6" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 538 'icmp' 'icmp_ln537_1' <Predicate = (icmp_ln535_1)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 539 [1/1] (0.57ns)   --->   "%add_ln537_1 = add i3 %i_19, i3 1" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 539 'add' 'add_ln537_1' <Predicate = (icmp_ln535_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537_1, void %for.inc.i132.split, void %upzero.exit152.loopexit128" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 540 'br' 'br_ln537' <Predicate = (icmp_ln535_1)> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln537_1 = zext i3 %i_19" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 541 'zext' 'zext_ln537_1' <Predicate = (icmp_ln535_1 & !icmp_ln537_1)> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (0.00ns)   --->   "%delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln537_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 542 'getelementptr' 'delay_bph_addr' <Predicate = (icmp_ln535_1 & !icmp_ln537_1)> <Delay = 0.00>
ST_29 : Operation 543 [2/2] (0.69ns)   --->   "%delay_bph_load_1 = load i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 543 'load' 'delay_bph_load_1' <Predicate = (icmp_ln535_1 & !icmp_ln537_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 544 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln537_1, i3 %i_10" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 544 'store' 'store_ln532' <Predicate = (icmp_ln535_1 & !icmp_ln537_1)> <Delay = 0.41>
ST_29 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit152"   --->   Operation 545 'br' 'br_ln0' <Predicate = (icmp_ln535_1 & icmp_ln537_1)> <Delay = 0.00>
ST_29 : Operation 546 [2/2] (0.68ns)   --->   "%delay_dhx_load_2 = load i14 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 546 'load' 'delay_dhx_load_2' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_29 : Operation 547 [2/2] (0.68ns)   --->   "%delay_dhx_load_3 = load i14 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 547 'load' 'delay_dhx_load_3' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_29 : Operation 548 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 548 'load' 'ph1_load' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 549 'load' 'ph2_load' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 550 'bitconcatenate' 'wd2_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln566_1 = sext i18 %wd2_1" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 551 'sext' 'sext_ln566_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i32 %add_ln317" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 552 'sext' 'sext_ln570_2' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 553 'sext' 'sext_ln570_3' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 554 [1/1] (3.17ns)   --->   "%mul_ln570_1 = mul i64 %sext_ln570_3, i64 %sext_ln570_2" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 554 'mul' 'mul_ln570_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_1, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 555 'bitselect' 'tmp_14' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 556 [1/1] (0.79ns)   --->   "%sub_ln571_1 = sub i19 0, i19 %sext_ln566_1" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 556 'sub' 'sub_ln571_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 557 'partselect' 'tmp_6' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln572_1 = sext i11 %tmp_6" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 558 'sext' 'sext_ln572_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_1, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 559 'partselect' 'tmp_7' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 560 [1/1] (0.29ns)   --->   "%select_ln570_1 = select i1 %tmp_14, i12 %sext_ln572_1, i12 %tmp_7" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 560 'select' 'select_ln570_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln574_3 = sext i12 %select_ln570_1" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 561 'sext' 'sext_ln574_3' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln574_1 = sext i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 562 'sext' 'sext_ln574_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 563 [1/1] (3.17ns)   --->   "%mul_ln574_1 = mul i64 %sext_ln574_1, i64 %sext_ln570_2" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 563 'mul' 'mul_ln574_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_1, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 564 'bitselect' 'tmp_15' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln580_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 565 'bitconcatenate' 'shl_ln580_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln580_2 = sext i22 %shl_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 566 'sext' 'sext_ln580_2' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 567 [1/1] (0.82ns)   --->   "%sub_ln580_1 = sub i23 %sext_ln580_2, i23 %sext_ln479_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 567 'sub' 'sub_ln580_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln580_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_1, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 568 'partselect' 'trunc_ln580_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln580_3 = sext i16 %trunc_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 569 'sext' 'sext_ln580_3' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 570 [1/1] (0.30ns)   --->   "%select_ln580_1 = select i1 %tmp_15, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 570 'select' 'select_ln580_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580_2 = add i17 %sext_ln580_3, i17 %select_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 571 'add' 'add_ln580_2' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 572 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2_3 = add i17 %add_ln580_2, i17 %sext_ln574_3" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 572 'add' 'apl2_3' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln597_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 573 'bitconcatenate' 'shl_ln597_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln597_1 = sext i24 %shl_ln597_1" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 574 'sext' 'sext_ln597_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 575 [1/1] (0.83ns)   --->   "%sub_ln597_1 = sub i25 %sext_ln597_1, i25 %sext_ln477_1" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 575 'sub' 'sub_ln597_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%trunc_ln597_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_1, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 576 'partselect' 'trunc_ln597_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%sext_ln599_1 = sext i17 %trunc_ln597_1" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 577 'sext' 'sext_ln599_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%select_ln599_1 = select i1 %tmp_14, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 578 'select' 'select_ln599_1' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 579 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1_4 = add i18 %select_ln599_1, i18 %sext_ln599_1" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 579 'add' 'apl1_4' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 580 [1/1] (0.87ns)   --->   "%add_ln321 = add i31 %trunc_ln304, i31 %sext_ln620" [data/benchmarks/adpcm/adpcm.c:321]   --->   Operation 580 'add' 'add_ln321' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln322 = store i31 %rh1_load, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:322]   --->   Operation 581 'store' 'store_ln322' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln323 = store i31 %add_ln321, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:323]   --->   Operation 582 'store' 'store_ln323' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %ph1_load, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:324]   --->   Operation 583 'store' 'store_ln324' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>
ST_29 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %add_ln317, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:325]   --->   Operation 584 'store' 'store_ln325' <Predicate = (icmp_ln535_1 & icmp_ln537_1) | (!icmp_ln535_1 & icmp_ln543_1)> <Delay = 0.00>

State 30 <SV = 23> <Delay = 4.17>
ST_30 : Operation 585 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:544->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 585 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 586 [1/1] (0.00ns)   --->   "%specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:551->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 586 'specloopname' 'specloopname_ln551' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 587 [1/2] (0.68ns)   --->   "%delay_dhx_load_1 = load i3 %delay_dhx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 587 'load' 'delay_dhx_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_30 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln545_2 = sext i14 %delay_dhx_load_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 588 'sext' 'sext_ln545_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 589 [1/1] (1.90ns)   --->   "%mul_ln545_1 = mul i28 %sext_ln545_2, i28 %sext_ln543" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 589 'mul' 'mul_ln545_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_1)   --->   "%sext_ln545_3 = sext i28 %mul_ln545_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 590 'sext' 'sext_ln545_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_3, i32 63" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 591 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_1)   --->   "%select_ln549_1 = select i1 %tmp_13, i32 4294967168, i32 128" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 592 'select' 'select_ln549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 593 [1/2] (0.69ns)   --->   "%delay_bph_load_2 = load i3 %delay_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 593 'load' 'delay_bph_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln549_1 = sext i32 %delay_bph_load_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 594 'sext' 'sext_ln549_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln549_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_2, i8 0" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 595 'bitconcatenate' 'shl_ln549_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 596 [1/1] (0.96ns)   --->   "%sub_ln549_1 = sub i40 %shl_ln549_1, i40 %sext_ln549_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 596 'sub' 'sub_ln549_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_1)   --->   "%wd3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549_1, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 597 'partselect' 'wd3_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 598 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln550_1 = add i32 %wd3_4, i32 %select_ln549_1" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 598 'add' 'add_ln550_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 599 [1/1] (0.69ns)   --->   "%store_ln550 = store i32 %add_ln550_1, i3 %delay_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 599 'store' 'store_ln550' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i149" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 600 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>

State 31 <SV = 23> <Delay = 2.36>
ST_31 : Operation 601 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:538->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 601 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:540->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 602 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 603 [1/2] (0.69ns)   --->   "%delay_bph_load_1 = load i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 603 'load' 'delay_bph_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i32 %delay_bph_load_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 604 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln539_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_1, i8 0" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 605 'bitconcatenate' 'shl_ln539_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 606 [1/1] (0.96ns)   --->   "%sub_ln539_1 = sub i40 %shl_ln539_1, i40 %sext_ln539_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 606 'sub' 'sub_ln539_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln539_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539_1, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 607 'partselect' 'trunc_ln539_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 608 [1/1] (0.69ns)   --->   "%store_ln539 = store i32 %trunc_ln539_1, i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 608 'store' 'store_ln539' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i132" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 609 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 5.04>
ST_32 : Operation 610 [1/2] (0.68ns)   --->   "%delay_dhx_load_2 = load i14 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 610 'load' 'delay_dhx_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_32 : Operation 611 [1/2] (0.68ns)   --->   "%delay_dhx_load_3 = load i14 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 611 'load' 'delay_dhx_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_32 : Operation 612 [2/2] (0.68ns)   --->   "%delay_dhx_load_4 = load i14 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 612 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_32 : Operation 613 [2/2] (0.68ns)   --->   "%delay_dhx_load_5 = load i14 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 613 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_32 : Operation 614 [1/1] (0.68ns)   --->   "%store_ln559 = store i14 %delay_dhx_load, i14 1" [data/benchmarks/adpcm/adpcm.c:559->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 614 'store' 'store_ln559' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_32 : Operation 615 [1/1] (0.79ns)   --->   "%icmp_ln583_1 = icmp_sgt  i17 %apl2_3, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 615 'icmp' 'icmp_ln583_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 616 [1/1] (0.26ns)   --->   "%apl2_4 = select i1 %icmp_ln583_1, i17 12288, i17 %apl2_3" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 616 'select' 'apl2_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln567_1 = trunc i17 %apl2_4" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 617 'trunc' 'trunc_ln567_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 618 [1/1] (0.79ns)   --->   "%icmp_ln585_1 = icmp_slt  i17 %apl2_4, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 618 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 619 [1/1] (0.29ns)   --->   "%apl2_5 = select i1 %icmp_ln585_1, i15 20480, i15 %trunc_ln567_1" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 619 'select' 'apl2_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 620 [1/1] (0.00ns)   --->   "%store_ln319 = store i15 %apl2_5, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 620 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 621 [1/1] (0.77ns)   --->   "%wd3_5 = sub i15 15360, i15 %apl2_5" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 621 'sub' 'wd3_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln595_2 = zext i15 %wd3_5" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 622 'zext' 'zext_ln595_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln595_3 = zext i15 %wd3_5" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 623 'zext' 'zext_ln595_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 624 [1/1] (0.79ns)   --->   "%icmp_ln607_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln595_2" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 624 'icmp' 'icmp_ln607_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 625 [1/1] (0.29ns)   --->   "%apl1_5 = select i1 %icmp_ln607_1, i18 %zext_ln595_2, i18 %apl1_4" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 625 'select' 'apl1_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln595_1 = trunc i18 %apl1_5" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 626 'trunc' 'trunc_ln595_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 627 [1/1] (0.77ns)   --->   "%apl1_6 = sub i16 0, i16 %zext_ln595_3" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 627 'sub' 'apl1_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln609_1 = sext i16 %apl1_6" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 628 'sext' 'sext_ln609_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 629 [1/1] (0.79ns)   --->   "%icmp_ln609_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln609_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 629 'icmp' 'icmp_ln609_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 630 [1/1] (0.24ns)   --->   "%apl1_7 = select i1 %icmp_ln609_1, i16 %apl1_6, i16 %trunc_ln595_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 630 'select' 'apl1_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln320 = store i16 %apl1_7, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 631 'store' 'store_ln320' <Predicate = true> <Delay = 0.00>

State 33 <SV = 24> <Delay = 0.68>
ST_33 : Operation 632 [1/1] (0.68ns)   --->   "%store_ln555 = store i14 %delay_dhx_load_2, i14 5" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 632 'store' 'store_ln555' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_33 : Operation 633 [1/2] (0.68ns)   --->   "%delay_dhx_load_4 = load i14 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 633 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_33 : Operation 634 [1/2] (0.68ns)   --->   "%delay_dhx_load_5 = load i14 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 634 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_33 : Operation 635 [1/1] (0.68ns)   --->   "%store_ln560 = store i14 %trunc_ln10, i14 0" [data/benchmarks/adpcm/adpcm.c:560->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 635 'store' 'store_ln560' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 34 <SV = 25> <Delay = 0.68>
ST_34 : Operation 636 [1/1] (0.68ns)   --->   "%store_ln556 = store i14 %delay_dhx_load_3, i14 4" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 636 'store' 'store_ln556' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_34 : Operation 637 [1/1] (0.68ns)   --->   "%store_ln557 = store i14 %delay_dhx_load_4, i14 3" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 637 'store' 'store_ln557' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 35 <SV = 26> <Delay = 0.68>
ST_35 : Operation 638 [1/1] (0.68ns)   --->   "%store_ln558 = store i14 %delay_dhx_load_5, i14 2" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 638 'store' 'store_ln558' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_35 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %ril_2" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 639 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 640 [1/1] (0.00ns)   --->   "%ret_ln328 = ret i8 %or_ln" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 640 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load', data/benchmarks/adpcm/adpcm.c:250) on array 'tqmf' [38]  (0.699 ns)

 <State 2>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_1', data/benchmarks/adpcm/adpcm.c:251) on array 'tqmf' [45]  (0.699 ns)
	'mul' operation 39 bit ('xb', data/benchmarks/adpcm/adpcm.c:251) [47]  (3.170 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'sext_ln244_1', data/benchmarks/adpcm/adpcm.c:244 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [49]  (0.387 ns)

 <State 3>: 1.406ns
The critical path consists of the following:
	'load' operation 5 bit ('idx_load', data/benchmarks/adpcm/adpcm.c:243) on local variable 'idx' [60]  (0.000 ns)
	'add' operation 5 bit ('add_ln243', data/benchmarks/adpcm/adpcm.c:243) [65]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [67]  (0.000 ns)
	'load' operation 32 bit ('tqmf_ptr_load', data/benchmarks/adpcm/adpcm.c:257) on array 'tqmf' [72]  (0.699 ns)

 <State 4>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_ptr_1_load', data/benchmarks/adpcm/adpcm.c:258) on array 'tqmf' [80]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln258', data/benchmarks/adpcm/adpcm.c:258) [84]  (3.170 ns)
	'add' operation 50 bit ('xb', data/benchmarks/adpcm/adpcm.c:258) [86]  (0.957 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'xb', data/benchmarks/adpcm/adpcm.c:258 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [87]  (0.387 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_2', data/benchmarks/adpcm/adpcm.c:262) on array 'tqmf' [99]  (0.699 ns)

 <State 6>: 1.406ns
The critical path consists of the following:
	'load' operation 6 bit ('idx214_load', data/benchmarks/adpcm/adpcm.c:269) on local variable 'idx214' [110]  (0.000 ns)
	'add' operation 5 bit ('add_ln243_1', data/benchmarks/adpcm/adpcm.c:243) [114]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr1', data/benchmarks/adpcm/adpcm.c:243) [116]  (0.000 ns)
	'load' operation 32 bit ('tqmf_ptr1_load', data/benchmarks/adpcm/adpcm.c:271) on array 'tqmf' [120]  (0.699 ns)

 <State 7>: 1.406ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln243_2', data/benchmarks/adpcm/adpcm.c:243) [117]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/adpcm/adpcm.c:271) of variable 'tqmf_ptr1_load', data/benchmarks/adpcm/adpcm.c:271 on array 'tqmf' [121]  (0.699 ns)

 <State 8>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bpl_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282) on array 'delay_bpl' [132]  (0.699 ns)
	'mul' operation 48 bit ('zl', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:282) [136]  (3.170 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282) of variable 'sext_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282 [139]  (0.387 ns)

 <State 9>: 5.088ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln262', data/benchmarks/adpcm/adpcm.c:262) [171]  (3.170 ns)
	'add' operation 47 bit ('xa_4', data/benchmarks/adpcm/adpcm.c:262) [173]  (0.959 ns)
	'add' operation 47 bit ('add_ln278', data/benchmarks/adpcm/adpcm.c:278) [181]  (0.959 ns)

 <State 10>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bpl_load_3', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282) on array 'delay_bpl' [154]  (0.699 ns)
	'mul' operation 48 bit ('mul_ln466', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282) [158]  (3.170 ns)
	'add' operation 50 bit ('zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282) [160]  (0.957 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282) of variable 'zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:282 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282 [164]  (0.387 ns)

 <State 11>: 2.867ns
The critical path consists of the following:
	'load' operation 50 bit ('zl_1_load_1', data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:282) on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:282 [169]  (0.000 ns)
	'add' operation 32 bit ('add_ln284', data/benchmarks/adpcm/adpcm.c:284) [202]  (0.880 ns)
	'sub' operation 32 bit ('el', data/benchmarks/adpcm/adpcm.c:285) [204]  (0.880 ns)
	'sub' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286) [207]  (0.880 ns)
	'select' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286) [208]  (0.227 ns)

 <State 12>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('mil', data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286) on local variable 'mil', data/benchmarks/adpcm/adpcm.c:485->data/benchmarks/adpcm/adpcm.c:286 [214]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln493', data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286) [215]  (0.707 ns)
	multiplexor before 'phi' operation 5 bit ('mil') with incoming values : ('mil', data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286) [234]  (0.387 ns)

 <State 13>: 4.541ns
The critical path consists of the following:
	'load' operation 15 bit ('decis_levl_load', data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286) on array 'decis_levl' [223]  (0.683 ns)
	'mul' operation 30 bit ('mul_ln495', data/benchmarks/adpcm/adpcm.c:495->data/benchmarks/adpcm/adpcm.c:286) [225]  (1.924 ns)
	'icmp' operation 1 bit ('icmp_ln496', data/benchmarks/adpcm/adpcm.c:496->data/benchmarks/adpcm/adpcm.c:286) [228]  (0.880 ns)
	multiplexor before 'phi' operation 5 bit ('mil') with incoming values : ('mil', data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286) [234]  (0.387 ns)
	'phi' operation 5 bit ('mil') with incoming values : ('mil', data/benchmarks/adpcm/adpcm.c:493->data/benchmarks/adpcm/adpcm.c:286) [234]  (0.000 ns)
	'getelementptr' operation 5 bit ('quant26bt_pos_addr', data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286) [236]  (0.000 ns)
	'load' operation 6 bit ('ril', data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286) on array 'quant26bt_pos' [237]  (0.667 ns)

 <State 14>: 1.643ns
The critical path consists of the following:
	'load' operation 6 bit ('ril', data/benchmarks/adpcm/adpcm.c:502->data/benchmarks/adpcm/adpcm.c:286) on array 'quant26bt_pos' [237]  (0.667 ns)
	'select' operation 6 bit ('ril', data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489->data/benchmarks/adpcm/adpcm.c:286) [240]  (0.293 ns)
	'getelementptr' operation 4 bit ('qq4_code4_table_addr', data/benchmarks/adpcm/adpcm.c:287) [244]  (0.000 ns)
	'load' operation 16 bit ('qq4_code4_table_load', data/benchmarks/adpcm/adpcm.c:287) on array 'qq4_code4_table' [245]  (0.683 ns)

 <State 15>: 3.640ns
The critical path consists of the following:
	'load' operation 15 bit ('nbl', data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288) on static variable 'nbl' [251]  (0.000 ns)
	'sub' operation 23 bit ('sub_ln511', data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288) [255]  (0.821 ns)
	'add' operation 17 bit ('nbl', data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288) [261]  (0.785 ns)
	'select' operation 17 bit ('nbl', data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:288) [264]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln515', data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288) [266]  (0.791 ns)
	'select' operation 15 bit ('nbl', data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288) [267]  (0.292 ns)
	'getelementptr' operation 5 bit ('ilb_table_addr', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289) [272]  (0.000 ns)
	'load' operation 12 bit ('ilb_table_load', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289) on array 'ilb_table' [273]  (0.683 ns)

 <State 16>: 1.483ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln525', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289) [274]  (0.708 ns)
	'lshr' operation 12 bit ('wd3', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289) [276]  (0.775 ns)

 <State 17>: 4.151ns
The critical path consists of the following:
	'load' operation 32 bit ('plt2', data/benchmarks/adpcm/adpcm.c:292) on static variable 'plt2' [351]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln574', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292) [365]  (3.170 ns)
	'select' operation 17 bit ('select_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [372]  (0.303 ns)
	'add' operation 17 bit ('add_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [373]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [374]  (0.678 ns)

 <State 18>: 4.202ns
The critical path consists of the following:
	'load' operation 16 bit ('delay_dltx_load_1', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291) on array 'delay_dltx' [296]  (0.683 ns)
	'mul' operation 32 bit ('mul_ln545', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:291) [298]  (1.940 ns)
	'select' operation 32 bit ('select_ln549', data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:291) [301]  (0.000 ns)
	'add' operation 32 bit ('add_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:291) [308]  (0.880 ns)
	'store' operation 0 bit ('store_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:291) of variable 'add_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:291 on array 'delay_bpl' [309]  (0.699 ns)

 <State 19>: 2.362ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bpl_load_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291) on array 'delay_bpl' [326]  (0.699 ns)
	'sub' operation 40 bit ('sub_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291) [329]  (0.964 ns)
	'store' operation 0 bit ('store_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291) of variable 'trunc_ln1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:291 on array 'delay_bpl' [331]  (0.699 ns)

 <State 20>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292) [375]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292) [376]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292) [378]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292) [379]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:293) [388]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293) [391]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293) [392]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293) [396]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293) [397]  (0.243 ns)

 <State 21>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln555', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:291) of variable 'delay_dltx_load_2', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:291 on array 'delay_dltx' [341]  (0.683 ns)

 <State 22>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301) on array 'delay_bph' [404]  (0.699 ns)

 <State 23>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301) on array 'delay_bph' [404]  (0.699 ns)
	'mul' operation 46 bit ('zl', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:301) [408]  (3.170 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301) of variable 'sext_ln460_1', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301 [411]  (0.387 ns)

 <State 24>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', data/benchmarks/adpcm/adpcm.c:302) on static variable 'rh1' [442]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln475_1', data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302) [450]  (3.170 ns)
	'add' operation 47 bit ('pl', data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302) [456]  (0.959 ns)

 <State 25>: 5.214ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load_3', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301) on array 'delay_bph' [426]  (0.699 ns)
	'mul' operation 46 bit ('mul_ln466_1', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301) [430]  (3.170 ns)
	'add' operation 48 bit ('zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301) [432]  (0.958 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301) of variable 'zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:301 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301 [436]  (0.387 ns)

 <State 26>: 3.956ns
The critical path consists of the following:
	'load' operation 48 bit ('zl_4_load_1', data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:301) on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:301 [440]  (0.000 ns)
	'add' operation 32 bit ('add_ln303', data/benchmarks/adpcm/adpcm.c:303) [458]  (0.880 ns)
	'sub' operation 32 bit ('n', data/benchmarks/adpcm/adpcm.c:304) [460]  (0.880 ns)
	'sub' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:311) [469]  (0.880 ns)
	'select' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:311) [470]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln311', data/benchmarks/adpcm/adpcm.c:311) [471]  (0.880 ns)
	'select' operation 2 bit ('select_ln311', data/benchmarks/adpcm/adpcm.c:311) [472]  (0.000 ns)
	'add' operation 2 bit ('ih', data/benchmarks/adpcm/adpcm.c:314) [473]  (0.436 ns)

 <State 27>: 3.640ns
The critical path consists of the following:
	'load' operation 15 bit ('nbh', data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315) on static variable 'nbh' [480]  (0.000 ns)
	'sub' operation 23 bit ('sub_ln620', data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315) [484]  (0.821 ns)
	'add' operation 17 bit ('nbh', data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315) [489]  (0.785 ns)
	'select' operation 17 bit ('nbh', data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:315) [492]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln624', data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315) [494]  (0.791 ns)
	'select' operation 15 bit ('nbh', data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315) [495]  (0.292 ns)
	'getelementptr' operation 5 bit ('ilb_table_addr_1', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316) [500]  (0.000 ns)
	'load' operation 12 bit ('ilb_table_load_1', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316) on array 'ilb_table' [501]  (0.683 ns)

 <State 28>: 1.483ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln525_1', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316) [502]  (0.708 ns)
	'lshr' operation 12 bit ('wd3_3', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316) [504]  (0.775 ns)

 <State 29>: 4.151ns
The critical path consists of the following:
	'load' operation 32 bit ('plt2', data/benchmarks/adpcm/adpcm.c:319) on static variable 'ph2' [578]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln574_1', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319) [592]  (3.170 ns)
	'select' operation 17 bit ('select_ln580_1', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319) [599]  (0.303 ns)
	'add' operation 17 bit ('add_ln580_2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319) [600]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319) [601]  (0.678 ns)

 <State 30>: 4.170ns
The critical path consists of the following:
	'load' operation 14 bit ('delay_dhx_load_1', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318) on array 'delay_dhx' [525]  (0.683 ns)
	'mul' operation 28 bit ('mul_ln545_1', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:318) [527]  (1.908 ns)
	'select' operation 32 bit ('select_ln549_1', data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:318) [530]  (0.000 ns)
	'add' operation 32 bit ('add_ln550_1', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:318) [537]  (0.880 ns)
	'store' operation 0 bit ('store_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:318) of variable 'add_ln550_1', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:318 on array 'delay_bph' [538]  (0.699 ns)

 <State 31>: 2.362ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318) on array 'delay_bph' [556]  (0.699 ns)
	'sub' operation 40 bit ('sub_ln539_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318) [559]  (0.964 ns)
	'store' operation 0 bit ('store_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318) of variable 'trunc_ln539_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:318 on array 'delay_bph' [561]  (0.699 ns)

 <State 32>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583_1', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319) [602]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319) [603]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585_1', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319) [605]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319) [606]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:320) [615]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607_1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320) [618]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320) [619]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609_1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320) [623]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320) [624]  (0.243 ns)

 <State 33>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln555', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:318) of variable 'delay_dhx_load_2', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:318 on array 'delay_dhx' [568]  (0.683 ns)

 <State 34>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln556', data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:318) of variable 'delay_dhx_load_3', data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:318 on array 'delay_dhx' [570]  (0.683 ns)

 <State 35>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln558', data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:318) of variable 'delay_dhx_load_5', data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:318 on array 'delay_dhx' [574]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
