// Seed: 3214517110
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  uwire id_3 = ~id_3;
  module_0();
  assign id_3 = id_1;
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output uwire id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input supply0 id_14
);
  wire id_16;
  module_0();
endmodule
