WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2529464 heartbeat IPC: 3.953 cumulative IPC: 3.953 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5029516 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6279646 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6279646 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10571090 heartbeat IPC: 1.805 cumulative IPC: 1.165 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 19398727 heartbeat IPC: 1.133 cumulative IPC: 1.143 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 30578031 heartbeat IPC: 0.8945 cumulative IPC: 1.029 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 40281715 heartbeat IPC: 1.031 cumulative IPC: 1.029 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 48993005 heartbeat IPC: 1.148 cumulative IPC: 1.054 (Simulation time: 00 hr 03 min 48 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 59861480 heartbeat IPC: 0.9201 cumulative IPC: 1.026 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 69617543 heartbeat IPC: 1.025 cumulative IPC: 1.026 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 78604828 heartbeat IPC: 1.113 cumulative IPC: 1.037 (Simulation time: 00 hr 05 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 87373979 heartbeat IPC: 1.14 cumulative IPC: 1.048 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 98426224 heartbeat IPC: 0.9048 cumulative IPC: 1.031 (Simulation time: 00 hr 07 min 18 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 97290347 cumulative IPC: 1.028 (Simulation time: 00 hr 07 min 39 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 97290347 cumulative IPC: 1.028 (Simulation time: 00 hr 07 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 100000003 cycles: 97290347
CPU 0 Branch Prediction Accuracy: 82.7% MPKI: 26.69 Average ROB Occupancy at Mispredict: 17.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0177
BRANCH_INDIRECT: 0.649
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0487
BRANCH_INDIRECT_CALL: 0.0172
BRANCH_RETURN: 0.0276

LLC TOTAL        ACCESS:     635531 HIT:     216504 MISS:     419027
LLC LOAD         ACCESS:     276888 HIT:      12958 MISS:     263930
LLC RFO          ACCESS:     173298 HIT:      21993 MISS:     151305
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     182619 HIT:     181220 MISS:       1399
LLC TRANSLATION  ACCESS:       2726 HIT:        333 MISS:       2393
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 242.7 cycles
cpu0_DTLB TOTAL        ACCESS:   19139044 HIT:   19097854 MISS:      41190
cpu0_DTLB LOAD         ACCESS:   19139044 HIT:   19097854 MISS:      41190
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.34 cycles
cpu0_ITLB TOTAL        ACCESS:     138146 HIT:     128042 MISS:      10104
cpu0_ITLB LOAD         ACCESS:     138146 HIT:     128042 MISS:      10104
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.98 cycles
cpu0_L1D TOTAL        ACCESS:   21675447 HIT:   20089018 MISS:    1586429
cpu0_L1D LOAD         ACCESS:   13811597 HIT:   12986570 MISS:     825027
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7854760 HIT:    7097593 MISS:     757167
cpu0_L1D TRANSLATION  ACCESS:       9090 HIT:       4855 MISS:       4235
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 64.6 cycles
cpu0_L1I TOTAL        ACCESS:     153777 HIT:     106239 MISS:      47538
cpu0_L1I LOAD         ACCESS:     153777 HIT:     106239 MISS:      47538
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 94.27 cycles
cpu0_L2C TOTAL        ACCESS:     753804 HIT:     298058 MISS:     455746
cpu0_L2C LOAD         ACCESS:     368087 HIT:      91199 MISS:     276888
cpu0_L2C RFO          ACCESS:     180710 HIT:       7412 MISS:     173298
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     200783 HIT:     197949 MISS:       2834
cpu0_L2C TRANSLATION  ACCESS:       4224 HIT:       1498 MISS:       2726
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 243.9 cycles
cpu0_STLB TOTAL        ACCESS:      21092 HIT:      12436 MISS:       8656
cpu0_STLB LOAD         ACCESS:      21092 HIT:      12436 MISS:       8656
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     219077
  ROW_BUFFER_MISS:     198545
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      25803
  FULL:     145502
