
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.490340                       # Number of seconds simulated
sim_ticks                                2490339553000                       # Number of ticks simulated
final_tick                               2490339553000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 575092                       # Simulator instruction rate (inst/s)
host_op_rate                                   921263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1537492123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660012                       # Number of bytes of host memory used
host_seconds                                  1619.74                       # Real time elapsed on the host
sim_insts                                   931499899                       # Number of instructions simulated
sim_ops                                    1492207764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109528384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109551040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1088320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1088320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1711735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           43981305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43990403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          437017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               437017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          437017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          43981305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44427419                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4980679106                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499899                       # Number of instructions committed
system.cpu.committedOps                    1492207764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4980679106                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844146     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.937859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.381703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.937859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873876                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873876                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56325481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56325481                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437259034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437259034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437259034                       # number of overall hits
system.cpu.dcache.overall_hits::total       437259034                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16997                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1767548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1767548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1767548                       # number of overall misses
system.cpu.dcache.overall_misses::total       1767548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 627468803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 627468803000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3549065000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3549065000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 631017868000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 631017868000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 631017868000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 631017868000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 358440.744086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 358440.744086                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 208805.377420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 208805.377420                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 357001.828522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 357001.828522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 357001.828522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 357001.828522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17267                       # number of writebacks
system.cpu.dcache.writebacks::total             17267                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16997                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1767548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1767548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1767548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1767548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 625718252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 625718252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3532068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3532068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 629250320000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 629250320000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 629250320000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 629250320000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 357440.744086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 357440.744086                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 207805.377420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 207805.377420                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 356001.828522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 356001.828522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 356001.828522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 356001.828522                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767036                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           307.947703                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016965.042373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   307.947703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.601460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022854                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005271                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57383000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57383000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57383000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57383000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57383000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57383000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 162098.870056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 162098.870056                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 162098.870056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 162098.870056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 162098.870056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 162098.870056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57029000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57029000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57029000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57029000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 161098.870056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 161098.870056                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 161098.870056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 161098.870056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 161098.870056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 161098.870056                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.868898                       # Cycle average of tags in use
system.l2.tags.total_refs                     3528865                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.061199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.076328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.368249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.424321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999448                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15851845                       # Number of tag accesses
system.l2.tags.data_accesses                 15851845                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        17267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17267                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55974                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55976                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55976                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55976                       # number of overall hits
system.l2.overall_hits::total                   55976                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694577                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711572                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711926                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1711572                       # number of overall misses
system.l2.overall_misses::total               1711926                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3506551500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3506551500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56497500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 622504698500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 622504698500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  626011250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     626067747500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56497500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 626011250000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    626067747500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        17267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767902                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767902                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968025                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968338                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968338                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 206328.420124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 206328.420124                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159597.457627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159597.457627                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 367351.084371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 367351.084371                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159597.457627                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 365752.214923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 365709.585286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159597.457627                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 365752.214923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 365709.585286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17198                       # number of writebacks
system.l2.writebacks::total                     17198                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6085                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694577                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711926                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3336601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3336601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 605558928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 605558928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 608895530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 608948487500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 608895530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 608948487500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968025                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968338                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 196328.420124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 196328.420124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 149597.457627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 149597.457627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 357351.084371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 357351.084371                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 149597.457627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 355752.214923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 355709.585286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 149597.457627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 355752.214923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 355709.585286                       # average overall mshr miss latency
system.l2.replacements                        1709997                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.811384                       # Cycle average of tags in use
system.l3.tags.total_refs                     1729180                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1728933                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000143                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        8.212512                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.162943                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1015.435929                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.008020                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000159                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.991637                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999816                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15414873                       # Number of tag accesses
system.l3.tags.data_accesses                 15414873                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17198                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17198                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data            191                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               191                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   191                       # number of demand (read+write) hits
system.l3.demand_hits::total                      191                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  191                       # number of overall hits
system.l3.overall_hits::total                     191                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694386                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1694740                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711381                       # number of demand (read+write) misses
system.l3.demand_misses::total                1711735                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data            1711381                       # number of overall misses
system.l3.overall_misses::total               1711735                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3149656500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3149656500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49063500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 586916576000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 586965639500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49063500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  590066232500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     590115296000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49063500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 590066232500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    590115296000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17198                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17198                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694577                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694931                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711572                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711926                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711572                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711926                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999887                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999887                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999888                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999888                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999888                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999888                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 185328.420124                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 185328.420124                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 138597.457627                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 346388.943251                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 346345.539434                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 138597.457627                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 344789.519400                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 344746.877291                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 138597.457627                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 344789.519400                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 344746.877291                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17005                       # number of writebacks
system.l3.writebacks::total                     17005                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1692305                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1692305                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694386                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1694740                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711381                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1711735                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711381                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1711735                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2979706500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2979706500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45523500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 569972716000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 570018239500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45523500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 572952422500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 572997946000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45523500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 572952422500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 572997946000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999887                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999887                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999888                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999888                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999888                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999888                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 175328.420124                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 175328.420124                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 128597.457627                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 336388.943251                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 336345.539434                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 128597.457627                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 334789.519400                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 334746.877291                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 128597.457627                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 334789.519400                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 334746.877291                       # average overall mshr miss latency
system.l3.replacements                        1727909                       # number of replacements
system.membus.snoop_filter.tot_requests       3421116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1709381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1694740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17005                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1692360                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1694740                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5132835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5132835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5132835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    110639360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    110639360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110639360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1711735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1711735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1711735                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3489136500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8558675500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3534950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1767048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          25384                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        25384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5153472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5302132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5302852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    114228160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              114251584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3437906                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2188992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5205808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5180424     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25384      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5205808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1784754000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2651322000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2490339553000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694931                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34203                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3403265                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694931                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5133411                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    110663936                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1727909                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1088320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5149394                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.335556                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472184                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3421485     66.44%     66.44% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1727909     33.56%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5149394                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1727940500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567889000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
