
---------- Begin Simulation Statistics ----------
final_tick                               557044293500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701596                       # Number of bytes of host memory used
host_op_rate                                    59772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10281.77                       # Real time elapsed on the host
host_tick_rate                               54177846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612520016                       # Number of instructions simulated
sim_ops                                     614557592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.557044                       # Number of seconds simulated
sim_ticks                                557044293500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.151560                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83360911                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94565441                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14696142                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121881451                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10648496                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10908498                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          260002                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157466582                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061266                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8252996                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143197062                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15598034                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43885388                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580258240                       # Number of instructions committed
system.cpu0.commit.committedOps             581277723                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994059135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.584752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.339506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    712756726     71.70%     71.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165892928     16.69%     88.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42196243      4.24%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37186880      3.74%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12483038      1.26%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4280294      0.43%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2341169      0.24%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1323823      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15598034      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994059135                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887229                       # Number of function calls committed.
system.cpu0.commit.int_insts                561258700                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179945626                       # Number of loads committed
system.cpu0.commit.membars                    2037585                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037591      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322212788     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180963820     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70908633     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581277723                       # Class of committed instruction
system.cpu0.commit.refs                     251872481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580258240                       # Number of Instructions Simulated
system.cpu0.committedOps                    581277723                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.899319                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.899319                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            175230237                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6450346                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81349454                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             644693996                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               373779404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445432873                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8257600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9677799                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2893404                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157466582                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108926054                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    631170404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3954270                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663043053                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29401500                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142879                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         359722146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94009407                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601620                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1005593518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912409                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538130356     53.51%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               347882336     34.59%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62199311      6.19%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44004520      4.38%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10345841      1.03%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1842039      0.18%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  168846      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1019831      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1005593518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       96502174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8371569                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147067346                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559037                       # Inst execution rate
system.cpu0.iew.exec_refs                   274915949                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74338855                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147014615                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            202080831                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021118                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5268098                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75159145                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625145008                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200577094                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7066181                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            616112109                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                944582                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2108833                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8257600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4154592                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8987872                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        55664                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5110                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2192580                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22135205                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3232290                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5110                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       875505                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7496064                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274106687                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608855724                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839858                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230210757                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552453                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608903782                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               750722153                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392006364                       # number of integer regfile writes
system.cpu0.ipc                              0.526504                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.526504                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038446      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337668936     54.18%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213104      0.68%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018046      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204589325     32.83%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73650382     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623178290                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1223183                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001963                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 196064     16.03%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                891166     72.86%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               135949     11.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622362972                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2253254481                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608855674                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669016658                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622086113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623178290                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058895                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43867282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            81306                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15238531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1005593518                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          567382182     56.42%     56.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298546775     29.69%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101662108     10.11%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32326434      3.21%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4823985      0.48%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             314884      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             373814      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              91935      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71401      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1005593518                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565448                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9834167                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2396598                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           202080831                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75159145                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1102095692                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11992914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158874355                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370556496                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6972588                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               383411307                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3265441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9769                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777615279                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             638883820                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          415994460                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438153299                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6442796                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8257600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16803267                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45437960                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777615235                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93690                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2798                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13667782                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2793                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1603613292                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1261870571                       # The number of ROB writes
system.cpu0.timesIdled                       10953612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.073863                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4917570                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6550309                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           929929                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8863887                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            267162                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403774                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          136612                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9882550                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3193                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           562397                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095223                       # Number of branches committed
system.cpu1.commit.bw_lim_events               712584                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6522967                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261776                       # Number of instructions committed
system.cpu1.commit.committedOps              33279869                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191360450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173912                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815127                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177285643     92.64%     92.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7044453      3.68%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2489354      1.30%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2161289      1.13%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       433352      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178047      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       941570      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       114158      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       712584      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191360450                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320762                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046600                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248350                       # Number of loads committed
system.cpu1.commit.membars                    2035961                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035961      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081815     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266278     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895677      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279869                       # Class of committed instruction
system.cpu1.commit.refs                      12161967                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261776                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279869                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.979188                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.979188                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            167495419                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               370028                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4509157                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              42649091                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6959548                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15430577                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                562628                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               608699                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2101407                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9882550                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7232035                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183889486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               126293                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      47440796                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1860328                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051232                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7729884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5184732                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.245936                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192549579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.253931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.707728                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163369241     84.85%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                16879560      8.77%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7014727      3.64%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3713862      1.93%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1190553      0.62%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  208868      0.11%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  172533      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192549579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         349650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              583475                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7894520                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186667                       # Inst execution rate
system.cpu1.iew.exec_refs                    12807433                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943179                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              145047143                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10893926                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188621                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           966139                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3321783                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39796454                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9864254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           661999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36007967                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                957864                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1640213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                562628                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3754496                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          177030                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6503                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          308                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1645576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       408166                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           192                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87629                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        495846                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20498046                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35801262                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858619                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17600007                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185596                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35808608                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44463934                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24143449                       # number of integer regfile writes
system.cpu1.ipc                              0.167247                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167247                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036069      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21751203     59.32%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10949436     29.86%     94.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933114      5.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36669966                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1040785                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028382                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 156359     15.02%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                799876     76.85%     91.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84546      8.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35674666                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266988616                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35801250                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46313169                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  36231712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36669966                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3564742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6516584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58348                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        510327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3852301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192549579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190444                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.624469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168830863     87.68%     87.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16573337      8.61%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3908475      2.03%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1513426      0.79%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1276727      0.66%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             151193      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219160      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              49616      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26782      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192549579                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190099                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7230486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          840013                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10893926                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3321783                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       192899229                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   921169890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155545354                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412065                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6681703                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8306863                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1465399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4346                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51478862                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              41795938                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28688520                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15667262                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4082396                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                562628                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12444758                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6276455                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51478850                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22714                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12481726                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230450390                       # The number of ROB reads
system.cpu1.rob.rob_writes                   80796220                       # The number of ROB writes
system.cpu1.timesIdled                           4934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4378295                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1455                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4400556                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                101100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5589969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11145252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62327                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26108454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2435994                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52191804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2498321                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4298512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1590607                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3964536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1290155                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1290151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4298513                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16733915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16733915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    459473280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               459473280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5590109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5590109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5590109                       # Request fanout histogram
system.membus.respLayer1.occupancy        28917127251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18986873583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    856637214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1087238982.475405                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2918733000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   551047833000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5996460500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93480517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93480517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93480517                       # number of overall hits
system.cpu0.icache.overall_hits::total       93480517                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15445537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15445537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15445537                       # number of overall misses
system.cpu0.icache.overall_misses::total     15445537                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 218704338496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 218704338496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 218704338496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 218704338496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108926054                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108926054                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108926054                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108926054                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141798                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141798                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14159.710892                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14159.710892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14159.710892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14159.710892                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3764                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.771429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13902710                       # number of writebacks
system.cpu0.icache.writebacks::total         13902710                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1542791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1542791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1542791                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1542791                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13902746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13902746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13902746                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13902746                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 186976335997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 186976335997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 186976335997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 186976335997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127635                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127635                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.replacements              13902710                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93480517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93480517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15445537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15445537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 218704338496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 218704338496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108926054                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108926054                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14159.710892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14159.710892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1542791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1542791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13902746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13902746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 186976335997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 186976335997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13448.878085                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107381798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13902713                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.723802                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        231754853                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       231754853                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244462335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244462335                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244462335                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244462335                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15546355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15546355                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15546355                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15546355                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 462864877381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 462864877381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 462864877381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 462864877381                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260008690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260008690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260008690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260008690                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059792                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29773.209050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29773.209050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29773.209050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29773.209050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3791917                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       163467                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81531                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2151                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.508898                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.995816                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11143104                       # number of writebacks
system.cpu0.dcache.writebacks::total         11143104                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4796413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4796413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4796413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4796413                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10749942                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10749942                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10749942                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10749942                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 218178155834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 218178155834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 218178155834                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 218178155834                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041345                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11143104                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177019098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177019098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12082780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12082780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 298999377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 298999377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    189101878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    189101878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24745.909261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24745.909261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2666588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2666588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9416192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9416192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 161996129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 161996129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17203.996000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17203.996000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67443237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67443237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3463575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3463575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163865499881                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163865499881                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70906812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70906812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47311.087498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47311.087498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2129825                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2129825                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1333750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1333750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56182026334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56182026334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42123.356202                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42123.356202                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.382508                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.382508                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9173.553719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9173.553719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       658500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       658500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076087                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076087                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4703.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4703.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3703.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3703.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30839929000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30839929000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75949.379277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75949.379277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30433870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30433870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74949.379277                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74949.379277                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.953278                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256233493                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11155772                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.968692                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.953278                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533217064                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533217064                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13618309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10018862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              190418                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23830427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13618309                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10018862                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2838                       # number of overall hits
system.l2.overall_hits::.cpu1.data             190418                       # number of overall hits
system.l2.overall_hits::total                23830427                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            284432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1122060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841663                       # number of demand (read+write) misses
system.l2.demand_misses::total                2250828                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           284432                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1122060                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2673                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841663                       # number of overall misses
system.l2.overall_misses::total               2250828                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22297003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 105726481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    251385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84207989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212482858500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22297003500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 105726481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    251385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84207989000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212482858500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13902741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11140922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26081255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13902741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11140922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26081255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.020459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.485030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.020459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.485030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78391.332550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94225.336435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94046.015713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100049.531701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94402.086032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78391.332550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94225.336435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94046.015713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100049.531701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94402.086032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3160563                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1590607                       # number of writebacks
system.l2.writebacks::total                   1590607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              202467                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             202467                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       284324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       979530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2048361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       284324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       979530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3712368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5760729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19446646002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86233776501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    220538001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71723537502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 177624498006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19446646002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86233776501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    220538001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71723537502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 279490396853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 457114894859                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.757620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.757620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88035.870776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91726.875982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86715.426629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88035.870776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91726.875982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75286.285426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79350.182044                       # average overall mshr miss latency
system.l2.replacements                        7863371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2619408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2619408                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2619408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2619408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23382295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23382295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23382295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23382295                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3712368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3712368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 279490396853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 279490396853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75286.285426                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75286.285426                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4758.064516                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       614000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1108500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.968750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19806.451613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19794.642857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       343500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20205.882353                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           970512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1062875                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         754692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1397087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72843508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64821171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137664679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1725204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2459962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.437451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.874295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96520.842940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100905.472490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98536.940792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80811                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       673881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1278781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59920073001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55533335001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115453408002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.390609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88917.884613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91805.810879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90283.956363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13618309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13621147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       284432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           287105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22297003500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    251385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22548388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13902741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13908252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.020459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.485030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78391.332550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94046.015713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78537.080511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           199                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       284324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       286906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19446646002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    220538001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19667184003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68549.225192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9048350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9146405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       367368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          566636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  32882973000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19386818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52269791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9415718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9713041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.670207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89509.627948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97290.172030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92245.799773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       305649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       482674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26313703500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16190202501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42503906001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.595396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86091.246822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91457.152950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88059.240815                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           78                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                85                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1021                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1045                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14424500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       755000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15179500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1099                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.774194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.924779                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14127.815867                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31458.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14525.837321                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          203                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          818                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          830                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16135996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       236000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16371996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.744313                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.387097                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.734513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19726.156479                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19725.296386                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                    55420743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7863667                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.047697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.433370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.587747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.115266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.243250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.611053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.400173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 424537123                       # Number of tag accesses
system.l2.tags.data_accesses                424537123                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18196864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63116544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50401088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    225794624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          357674432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18196864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18362176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101798848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101798848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         284326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         986196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         787517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3528041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5588663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1590607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1590607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         32666817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113306150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           296766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90479498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    405344111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             642093342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     32666817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       296766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32963583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182748211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182748211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182748211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        32666817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113306150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          296766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90479498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    405344111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            824841553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1563647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    284326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    949243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    770677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3513894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003957816500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95997                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95997                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10888304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1472020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5588664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1590607                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5588664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1590607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26960                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            230403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            444685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            350121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            547753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            449029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            455314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            402626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            353507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           392035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           274272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           345363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           248712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           260575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 157580650590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27603615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            261094206840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28543.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47293.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4379884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  993587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5588664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1590607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1277705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1188620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1207216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  525586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  365107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  115754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   83359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1710870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.009872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.241874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.387540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       442467     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       743488     43.46%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       165319      9.66%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       126422      7.39%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54966      3.21%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29054      1.70%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25615      1.50%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22434      1.31%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101105      5.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1710870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.509318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.382674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.001094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95992     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95997                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83648     87.14%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1421      1.48%     88.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7746      8.07%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2287      2.38%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              675      0.70%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              152      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               46      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95997                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              353326272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4348224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100071808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               357674496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101798848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       634.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    642.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  557044285500                       # Total gap between requests
system.mem_ctrls.avgGap                      77590.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18196864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60751552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49323328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    224889216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100071808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 32666817.005998108536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109060540.981917455792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 296766.346821933694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88544714.622410908341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 403718732.287848174572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179647846.980412542820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       284326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       986196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       787517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3528042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1590607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7764550607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45726880971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    112032239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39175901697                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 168314841326                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13262063422548                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27308.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46366.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43372.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49746.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47707.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8337737.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5976665520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3176661675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18238758720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839999040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43972574880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107333770770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123518675520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       306057106125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.430467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 319937979094                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18600920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218505394406                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6238967700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3316086180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21179196360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4322086920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43972574880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     164160091200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75664932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       318853935240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.403198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 194991733588                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18600920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 343451639912                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5826136829.113924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27099145293.626297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        83500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 209553533000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96779484000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 460264809500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7225850                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7225850                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7225850                       # number of overall hits
system.cpu1.icache.overall_hits::total        7225850                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6185                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6185                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6185                       # number of overall misses
system.cpu1.icache.overall_misses::total         6185                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    325728000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    325728000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    325728000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    325728000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7232035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7232035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7232035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7232035                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000855                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000855                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000855                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000855                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52664.187551                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52664.187551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52664.187551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52664.187551                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5479                       # number of writebacks
system.cpu1.icache.writebacks::total             5479                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          674                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5511                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5511                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    291940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    291940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    291940500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    291940500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000762                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000762                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5479                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7225850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7225850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    325728000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    325728000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7232035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7232035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000855                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000855                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52664.187551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52664.187551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    291940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    291940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52974.142624                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7110050                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1297.691185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329923000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14469581                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14469581                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9388774                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9388774                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9388774                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9388774                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2143200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2143200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2143200                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2143200                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 179714704950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 179714704950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 179714704950                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 179714704950                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11531974                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11531974                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11531974                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11531974                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185848                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185848                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83853.445759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83853.445759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83853.445759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83853.445759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       913988                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16134                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            454                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.649808                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.572687                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031039                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031039                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1524173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1524173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1524173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1524173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619027                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619027                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53174005303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53174005303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53174005303                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53174005303                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053679                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053679                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053679                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053679                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031039                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8361564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8361564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1275144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1275144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87546511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87546511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9636708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9636708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68656.176087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68656.176087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       977594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       977594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21049773500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21049773500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70743.651487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70743.651487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1027210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1027210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       868056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       868056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  92168193950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  92168193950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106177.705067                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106177.705067                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       546579                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       546579                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32124231803                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32124231803                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99926.998830                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99926.998830                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41815.972222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41815.972222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.290780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.290780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7601.626016                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7601.626016                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.290780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.290780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6601.626016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6601.626016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35493522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35493522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418368                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418368                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83343.757118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83343.757118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35067653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35067653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418368                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418368                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82343.757118                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82343.757118                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.841212                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11024538                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044781                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.552009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329934500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.841212                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26146375                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26146375                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23622047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4210015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23462913                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6272764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5616526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2485692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2485692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13908257                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9713791                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1130                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41708196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33441314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78274275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1779548800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1426177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       703360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132039424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3338469120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13506914                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103494208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39589380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.261234                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36883218     93.16%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2643613      6.68%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62235      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    314      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39589380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52178231483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16734160749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20860561087                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567858907                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8317398                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               625947600000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706432                       # Number of bytes of host memory used
host_op_rate                                   304353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2363.79                       # Real time elapsed on the host
host_tick_rate                               29149479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717172271                       # Number of instructions simulated
sim_ops                                     719426707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068903                       # Number of seconds simulated
sim_ticks                                 68903306500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.949458                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14408663                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15016930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2642577                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26137129                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          52920                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18178                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27972099                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11083                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5052                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2237392                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11641085                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2690461                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         251979                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44702012                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53351817                       # Number of instructions committed
system.cpu0.commit.committedOps              53473388                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    117944997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.453376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.443934                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97881369     82.99%     82.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11139011      9.44%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2794597      2.37%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1456859      1.24%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       683859      0.58%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       321118      0.27%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       334169      0.28%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       643554      0.55%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2690461      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    117944997                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69528                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52620338                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13307677                       # Number of loads committed
system.cpu0.commit.membars                     183305                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       183989      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38203821     71.44%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6828      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13312155     24.89%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761451      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53473388                       # Class of committed instruction
system.cpu0.commit.refs                      15074489                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53351817                       # Number of Instructions Simulated
system.cpu0.committedOps                     53473388                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.530037                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.530037                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53747800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               407971                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12567309                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108851084                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12668175                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55072041                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2239091                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1239001                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2014406                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27972099                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7280049                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112343381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               135312                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          684                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123875135                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 356                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5288552                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.207228                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10752816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14443405                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.917715                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125741513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.990022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.054635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51113976     40.65%     40.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39456703     31.38%     72.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23145567     18.41%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10706384      8.51%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  456665      0.36%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  568077      0.45%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  187547      0.15%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   25159      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   81435      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125741513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2823                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                        9240580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2498977                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18344781                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.637730                       # Inst execution rate
system.cpu0.iew.exec_refs                    24485264                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1973641                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16597510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24374216                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            115751                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1137485                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2197710                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98094894                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22511623                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2629545                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86082163                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                136602                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5892099                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2239091                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6120722                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31618                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11066539                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       430898                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           290                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889178                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1609799                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60577659                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82659583                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49881031                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.612374                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83272338                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110607078                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62888029                       # number of integer regfile writes
system.cpu0.ipc                              0.395251                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.395251                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185514      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62956603     70.97%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7087      0.01%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1979      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23566296     26.57%     97.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1990892      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            611      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88711708                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3376                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6717                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3302                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3478                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     442021                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004983                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 276796     62.62%     62.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    37      0.01%     62.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     50      0.01%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                154042     34.85%     97.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11057      2.50%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88964839                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         303738277                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82656281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        142713197                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97727325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88711708                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             367569                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44621508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138044                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        115590                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18121259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125741513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.705509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167576                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78212160     62.20%     62.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24995122     19.88%     82.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11925596      9.48%     91.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5546565      4.41%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3372641      2.68%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             836261      0.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             493215      0.39%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             285084      0.23%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74869      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125741513                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.657211                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           240660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           20105                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24374216                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2197710                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5014                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       134982093                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2824529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31066585                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39985174                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                832487                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15280232                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14662116                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               435626                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135308132                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104328803                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78579915                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53942329                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                503402                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2239091                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16521549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38594745                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2919                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135305213                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6691727                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            108380                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4713988                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        108436                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   213412399                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204162844                       # The number of ROB writes
system.cpu0.timesIdled                         113929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1466                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.088133                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14213294                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14639579                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2605829                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25520261                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15474                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18509                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3035                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27235727                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1398                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4420                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2231901                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11245115                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2456893                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45382663                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51300438                       # Number of instructions committed
system.cpu1.commit.committedOps              51395727                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112530771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.456726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.429724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92658242     82.34%     82.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11260072     10.01%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2769464      2.46%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1435256      1.28%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662925      0.59%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       347492      0.31%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       336334      0.30%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604093      0.54%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2456893      2.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112530771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23190                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50603986                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12769506                       # Number of loads committed
system.cpu1.commit.membars                     143947                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143947      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37057311     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12773926     24.85%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1419912      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51395727                       # Class of committed instruction
system.cpu1.commit.refs                      14193838                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51300438                       # Number of Instructions Simulated
system.cpu1.committedOps                     51395727                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.389603                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.389603                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50618973                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               376009                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12495751                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107515053                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10710705                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54850670                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2232684                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1195676                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1974093                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27235727                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7059167                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109255119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               105133                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     121941676                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5213224                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222173                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8525384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14228768                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.994730                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120387125                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.015750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46526021     38.65%     38.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39277125     32.63%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22855488     18.98%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10605094      8.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  417334      0.35%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543530      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   93575      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20244      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48714      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120387125                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2200579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2498357                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17989031                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.688849                       # Inst execution rate
system.cpu1.iew.exec_refs                    23589782                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1667957                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16997793                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23798676                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             77463                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110617                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1985839                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96707326                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21921825                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2653088                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84444429                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                138491                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4802261                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2232684                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5037728                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       142252                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21090                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11029170                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       561507                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       917885                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1580472                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59423019                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81123316                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821873                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48838186                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.661757                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81768388                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108457326                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62047215                       # number of integer regfile writes
system.cpu1.ipc                              0.418479                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.418479                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144661      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62314841     71.55%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 312      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22963094     26.36%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1674255      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87097517                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     397442                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004563                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 261484     65.79%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                134006     33.72%     99.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1952      0.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87350298                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         295128146                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81123316                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        142019012                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96447931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87097517                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             259395                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45311599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148545                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62140                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18444381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120387125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.723479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           73796295     61.30%     61.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24149647     20.06%     81.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11981186      9.95%     91.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5551990      4.61%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3354510      2.79%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             788963      0.66%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             446352      0.37%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             256895      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61287      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120387125                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.710491                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           246217                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           19928                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23798676                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1985839                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    714                       # number of misc regfile reads
system.cpu1.numCycles                       122587704                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15142933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30602728                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38648192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                769030                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13309542                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13967886                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               447591                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133674730                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102973757                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77870924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53683435                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                152159                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2232684                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15412858                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39222732                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133674730                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5145878                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70742                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4542070                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70781                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206849603                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201427597                       # The number of ROB writes
system.cpu1.timesIdled                          22654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3606694                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6142                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3645413                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 82467                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4543250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8944418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293595                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       133945                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2717516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1924437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5436832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2058382                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4439550                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374284                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4027421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22237                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10203                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4439552                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            80                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13454487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13454487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    312599040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312599040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29163                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4542706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4542706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4542706                       # Request fanout histogram
system.membus.respLayer1.occupancy        23238714311                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11330870141                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                232                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12175193.965517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23303192.842797                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          116    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71681500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    67490984000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1412322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7163348                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7163348                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7163348                       # number of overall hits
system.cpu0.icache.overall_hits::total        7163348                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116698                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116698                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116698                       # number of overall misses
system.cpu0.icache.overall_misses::total       116698                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7342224983                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7342224983                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7342224983                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7342224983                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7280046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7280046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7280046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7280046                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016030                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62916.459434                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62916.459434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62916.459434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62916.459434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23800                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              349                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.194842                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108146                       # number of writebacks
system.cpu0.icache.writebacks::total           108146                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8492                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8492                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8492                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8492                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108206                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108206                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6825883983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6825883983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6825883983                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6825883983                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014863                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014863                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.replacements                108146                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7163348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7163348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7342224983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7342224983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7280046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7280046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62916.459434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62916.459434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8492                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8492                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6825883983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6825883983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63082.305815                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999910                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7273017                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.195294                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999910                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14668297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14668297                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17628016                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17628016                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17628016                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17628016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5723624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5723624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5723624                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5723624                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 358884458065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 358884458065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 358884458065                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 358884458065                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23351640                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23351640                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23351640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23351640                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.245106                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.245106                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.245106                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.245106                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62702.312043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62702.312043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62702.312043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62702.312043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8682064                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           188351                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2163                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.095131                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.696255                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1327001                       # number of writebacks
system.cpu0.dcache.writebacks::total          1327001                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4367721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4367721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4367721                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4367721                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1355903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1355903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1355903                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1355903                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  93547855148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  93547855148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  93547855148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  93547855148                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058065                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1326993                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16414320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16414320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5237031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5237031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 328623488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 328623488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21651351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21651351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.241880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.241880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62749.960426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62749.960426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3973908                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3973908                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1263123                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1263123                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88020795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88020795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69685.054820                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69685.054820                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1213696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1213696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       486593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       486593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30260970065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30260970065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1700289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1700289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.286183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.286183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62189.489090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62189.489090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       393813                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       393813                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5527059648                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5527059648                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054567                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054567                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59571.671136                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59571.671136                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28476.323120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28476.323120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1006                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1006                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10352.325581                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10352.325581                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61371                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61371                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7238.338321                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7238.338321                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5573                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5573                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6383.097075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6383.097075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       600000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       600000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2818                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2818                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     52157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     52157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5052                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5052                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.557799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.557799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18508.516678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18508.516678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     49339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     49339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.557799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.557799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17508.516678                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17508.516678                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.878027                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19113698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1347198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.187742                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.878027                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48307702                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48307702                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              394864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              372786                       # number of demand (read+write) hits
system.l2.demand_hits::total                   815104                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40864                       # number of overall hits
system.l2.overall_hits::.cpu0.data             394864                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6590                       # number of overall hits
system.l2.overall_hits::.cpu1.data             372786                       # number of overall hits
system.l2.overall_hits::total                  815104                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            930147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            850895                       # number of demand (read+write) misses
system.l2.demand_misses::total                1863932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67270                       # number of overall misses
system.l2.overall_misses::.cpu0.data           930147                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15620                       # number of overall misses
system.l2.overall_misses::.cpu1.data           850895                       # number of overall misses
system.l2.overall_misses::total               1863932                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6216819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86346975491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1478132999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79291411491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     173333339481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6216819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86346975491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1478132999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79291411491                       # number of overall miss cycles
system.l2.overall_miss_latency::total    173333339481                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1325011                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1223681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2679036                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1325011                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1223681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2679036                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.622099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.701992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.695357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.695747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.622099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.701992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.695357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.695747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92415.928348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92831.536833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94630.793790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93185.894254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92993.381454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92415.928348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92831.536833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94630.793790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93185.894254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92993.381454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              11817                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       317                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.277603                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2560068                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374283                       # number of writebacks
system.l2.writebacks::total                    374283                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            504                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              244069                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           504                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             244069                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       800351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       737635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1619863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       800351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       737635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3043972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4663835                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5518616504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  71333596001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1301947510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65985229504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144139389519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5518616504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  71333596001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1301947510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65985229504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 216790024535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 360929414054                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.604033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.602800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.604033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.602800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.740863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89127.890139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89455.122797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88982.456861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89127.890139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89455.122797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71219.454231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77388.975822                       # average overall mshr miss latency
system.l2.replacements                        6283023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446373                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       446374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1985320                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1985320                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1985327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1985327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3043972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3043972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 216790024535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 216790024535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71219.454231                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71219.454231                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             972                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2124                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1277                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2415                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1339000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1973500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3312500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.539336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.525731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.532056                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1176.625659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1545.418951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1371.635611                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1263                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2396                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22923995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25518992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     48442987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.536967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.519967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.527870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20233.005296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.060966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.275042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                419                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          585                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          402                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              987                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2031500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1991000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4022500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1406                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.739570                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.653659                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.701991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3472.649573                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4952.736318                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4075.481256                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          581                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          391                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          972                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11719000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7858000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19577000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.734513                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.635772                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20170.395869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20097.186701                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20140.946502                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40924                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92732                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5057888000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3172649499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8230537499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        80059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.736257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.630408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85808.360478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93898.706612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88756.173694                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18740                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22739                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3494059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2633884999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6127944499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.502180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.555796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86908.255397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88418.040183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87550.819353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6216819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1478132999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7694952499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.622099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.635933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92415.928348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94630.793790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92833.303161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          509                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          504                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1013                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5518616504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1301947510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6820564014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.628161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83302.563772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       373749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       352977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            726726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       871203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       817107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1688310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81289087491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76118761992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157407849483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1244952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.699788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.698332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.699083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93306.712088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93156.418917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93233.973312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111056                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       109261                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       220317                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       760147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       707846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1467993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67839536501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63351344505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131190881006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.610583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.604953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.607856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89245.286110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89498.767394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89367.511293                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                66                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             128                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2938500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3672500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.574074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.767442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.659794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 47395.161290                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11121.212121                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28691.406250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       469498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1077500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1546998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.212963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.639535                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.402062                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20412.956522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19590.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19833.307692                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                     7759827                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6283201                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.235012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.852808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.141273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.910633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.726379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    44.321931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.692530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47218937                       # Number of tag accesses
system.l2.tags.data_accesses                 47218937                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4272768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      51342464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        967488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      47309632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    184752064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          288644416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4272768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       967488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5240256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23954176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23954176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         802226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         739213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2886751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4510069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62011073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        745137884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14041242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        686609024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2681323631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4189122854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62011073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14041242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76052315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      347649151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347649151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      347649151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62011073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       745137884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14041242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       686609024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2681323631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4536772005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    788220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    730053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2876408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000401484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22052                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22052                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7853968                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4510071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374291                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4510071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33513                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11549                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            210034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            193799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            204580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            294666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            284619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            263523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            208662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           387541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           552376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           590773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           174607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15628                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 119330301667                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22382790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            203265764167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26656.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45406.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3927464                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4510071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  546221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  647222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  756509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  595174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  529656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  423092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  301623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  156502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  105418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  52034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       583693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.606603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   387.255862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.181811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31962      5.48%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       178903     30.65%     36.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62155     10.65%     46.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55499      9.51%     56.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29344      5.03%     61.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17801      3.05%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16285      2.79%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13136      2.25%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178608     30.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       583693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     202.988346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    121.403120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    217.315166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15050     68.25%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5455     24.74%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1116      5.06%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          252      1.14%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           91      0.41%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           38      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           28      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22052                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.415027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.124109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18248     82.75%     82.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              552      2.50%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1706      7.74%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              811      3.68%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              413      1.87%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              172      0.78%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.38%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22052                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              286499712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2144832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23215232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               288644544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23954624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4158.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       336.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4189.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68903278000                       # Total gap between requests
system.mem_ctrls.avgGap                      14106.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4272640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     50446080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       967488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46723392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184090112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23215232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62009215.769637994468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 732128580.796046495438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14041241.983067968860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 678100868.787770032883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2671716661.376765727997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 336924788.943183720112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       802226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       739213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2886752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2746090905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38171475766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    671877929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35399337651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 126276981916                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1699702514948                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41131.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47581.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44445.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47887.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43743.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4541125.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2574119940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1368177195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18845166060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968132520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5438949360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30312387390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        932648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60439581105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        877.165178                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2119633160                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2300740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64482933340                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1593505200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            846941535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13117465200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          925380720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5438949360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28817337240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2191638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52931217495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        768.195609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5339594648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2300740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61262971852                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1018                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14920998.039216                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20324419.785057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          510    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    219858500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61293597500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7609709000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7035752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7035752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7035752                       # number of overall hits
system.cpu1.icache.overall_hits::total        7035752                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23415                       # number of overall misses
system.cpu1.icache.overall_misses::total        23415                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1691654500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1691654500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1691654500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1691654500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7059167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7059167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7059167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7059167                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72246.615417                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72246.615417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72246.615417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72246.615417                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22210                       # number of writebacks
system.cpu1.icache.writebacks::total            22210                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1205                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1205                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22210                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22210                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1585523500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1585523500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1585523500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1585523500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22210                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7035752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7035752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1691654500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1691654500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7059167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7059167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72246.615417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72246.615417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1585523500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1585523500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71387.820801                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7179273                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22242                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           322.780011                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14140544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14140544                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17154934                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17154934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17154934                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17154934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5390103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5390103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5390103                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5390103                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 339727654797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 339727654797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 339727654797                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 339727654797                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22545037                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22545037                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22545037                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22545037                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239082                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239082                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239082                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239082                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63028.045066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63028.045066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63028.045066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63028.045066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7067266                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       127992                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154784                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2193                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.658892                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.363885                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1222564                       # number of writebacks
system.cpu1.dcache.writebacks::total          1222564                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4137549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4137549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4137549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4137549                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1252554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1252554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1252554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1252554                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  85978283806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  85978283806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  85978283806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  85978283806                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055558                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1222558                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16087656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16087656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5085643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5085643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 321456705500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 321456705500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21173299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21173299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63208.665158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63208.665158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3898884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3898884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82427578500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82427578500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69456.038252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69456.038252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1067278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1067278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       304460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  18270949297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18270949297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1371738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1371738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.221952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.221952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60011.000778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60011.000778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       238665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       238665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65795                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65795                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3550705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3550705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53966.187491                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53966.187491                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47499                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47499                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          909                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          909                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46794.829483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46794.829483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          691                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          691                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35618.668596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35618.668596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     34412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     34412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48061                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48061                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.108425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6603.722894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6603.722894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     29328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.106469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5731.483291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5731.483291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       708500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       708500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1636                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1636                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2784                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2784                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63366000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63366000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.629864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.629864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22760.775862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22760.775862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2784                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2784                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60582000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60582000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.629864                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.629864                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21760.775862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21760.775862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.398979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18511927                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1244337                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.876940                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.398979                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46536161                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46536161                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2581108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2233527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5908743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4655430                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34993                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140544                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450693                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          194                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       324485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4020038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3710825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8121978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13841920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169728320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2842880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156559168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              342972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11010183                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26685568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13695366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11307423     82.56%     82.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2253968     16.46%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 133948      0.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13695366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5399208214                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2032981389                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162408298                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1878280135                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33573981                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
