\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_p_w_r___type_def}{}\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for PWR\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=153pt]{struct_p_w_r___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}{CR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}\label{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR}

PWR power control register, Address offset\+: 0x00 \Hypertarget{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}\label{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CSR}

PWR power control/status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Users/soumy/\+Git\+Hub/\+STM32\+\_\+\+MCU\+\_\+\+Peripherals/\+Peripherals/\+I2\+C\+\_\+\+Test/stm32f429\+\_\+i2c\+\_\+driver/\+Inc/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
