#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b79e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b62810 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b9f9c0 .functor NOT 1, L_0x1ba2790, C4<0>, C4<0>, C4<0>;
L_0x1ba2570 .functor XOR 5, L_0x1ba2430, L_0x1ba24d0, C4<00000>, C4<00000>;
L_0x1ba2680 .functor XOR 5, L_0x1ba2570, L_0x1ba25e0, C4<00000>, C4<00000>;
v0x1b9ed40_0 .net *"_ivl_10", 4 0, L_0x1ba25e0;  1 drivers
v0x1b9ee40_0 .net *"_ivl_12", 4 0, L_0x1ba2680;  1 drivers
v0x1b9ef20_0 .net *"_ivl_2", 4 0, L_0x1ba2390;  1 drivers
v0x1b9efe0_0 .net *"_ivl_4", 4 0, L_0x1ba2430;  1 drivers
v0x1b9f0c0_0 .net *"_ivl_6", 4 0, L_0x1ba24d0;  1 drivers
v0x1b9f1f0_0 .net *"_ivl_8", 4 0, L_0x1ba2570;  1 drivers
v0x1b9f2d0_0 .var "clk", 0 0;
v0x1b9f370_0 .var/2u "stats1", 159 0;
v0x1b9f430_0 .var/2u "strobe", 0 0;
v0x1b9f580_0 .net "sum_dut", 4 0, L_0x1ba21f0;  1 drivers
v0x1b9f640_0 .net "sum_ref", 4 0, L_0x1b9fdc0;  1 drivers
v0x1b9f6e0_0 .net "tb_match", 0 0, L_0x1ba2790;  1 drivers
v0x1b9f780_0 .net "tb_mismatch", 0 0, L_0x1b9f9c0;  1 drivers
v0x1b9f840_0 .net "x", 3 0, v0x1b9b2d0_0;  1 drivers
v0x1b9f900_0 .net "y", 3 0, v0x1b9b390_0;  1 drivers
L_0x1ba2390 .concat [ 5 0 0 0], L_0x1b9fdc0;
L_0x1ba2430 .concat [ 5 0 0 0], L_0x1b9fdc0;
L_0x1ba24d0 .concat [ 5 0 0 0], L_0x1ba21f0;
L_0x1ba25e0 .concat [ 5 0 0 0], L_0x1b9fdc0;
L_0x1ba2790 .cmp/eeq 5, L_0x1ba2390, L_0x1ba2680;
S_0x1b65090 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1b62810;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b62640_0 .net *"_ivl_0", 4 0, L_0x1b9fab0;  1 drivers
L_0x7fa8b1ebf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b5fd60_0 .net *"_ivl_3", 0 0, L_0x7fa8b1ebf018;  1 drivers
v0x1b9ac50_0 .net *"_ivl_4", 4 0, L_0x1b9fc40;  1 drivers
L_0x7fa8b1ebf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b9ad10_0 .net *"_ivl_7", 0 0, L_0x7fa8b1ebf060;  1 drivers
v0x1b9adf0_0 .net "sum", 4 0, L_0x1b9fdc0;  alias, 1 drivers
v0x1b9af20_0 .net "x", 3 0, v0x1b9b2d0_0;  alias, 1 drivers
v0x1b9b000_0 .net "y", 3 0, v0x1b9b390_0;  alias, 1 drivers
L_0x1b9fab0 .concat [ 4 1 0 0], v0x1b9b2d0_0, L_0x7fa8b1ebf018;
L_0x1b9fc40 .concat [ 4 1 0 0], v0x1b9b390_0, L_0x7fa8b1ebf060;
L_0x1b9fdc0 .arith/sum 5, L_0x1b9fab0, L_0x1b9fc40;
S_0x1b786f0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1b62810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b9b1f0_0 .net "clk", 0 0, v0x1b9f2d0_0;  1 drivers
v0x1b9b2d0_0 .var "x", 3 0;
v0x1b9b390_0 .var "y", 3 0;
E_0x1b68fc0/0 .event negedge, v0x1b9b1f0_0;
E_0x1b68fc0/1 .event posedge, v0x1b9b1f0_0;
E_0x1b68fc0 .event/or E_0x1b68fc0/0, E_0x1b68fc0/1;
S_0x1b9b470 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1b62810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7fa8b1f083d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b9e590_0 .net "carry_in", 0 0, o0x7fa8b1f083d8;  0 drivers
RS_0x7fa8b1f08408 .resolv tri, L_0x1ba0480, L_0x1ba0b10, L_0x1ba12b0, L_0x1ba1c70;
v0x1b9e650_0 .net8 "carry_out", 0 0, RS_0x7fa8b1f08408;  4 drivers
v0x1b9e6f0_0 .net "sum", 4 0, L_0x1ba21f0;  alias, 1 drivers
v0x1b9e7c0_0 .net "sum_bits", 3 0, L_0x1ba20b0;  1 drivers
v0x1b9e8a0_0 .net "x", 3 0, v0x1b9b2d0_0;  alias, 1 drivers
v0x1b9e9b0_0 .net "y", 3 0, v0x1b9b390_0;  alias, 1 drivers
L_0x1ba0540 .part v0x1b9b2d0_0, 0, 1;
L_0x1ba05e0 .part v0x1b9b390_0, 0, 1;
L_0x1ba0c20 .part v0x1b9b2d0_0, 1, 1;
L_0x1ba0d50 .part v0x1b9b390_0, 1, 1;
L_0x1ba15d0 .part v0x1b9b2d0_0, 2, 1;
L_0x1ba1700 .part v0x1b9b390_0, 2, 1;
L_0x1ba1d80 .part v0x1b9b2d0_0, 3, 1;
L_0x1ba1eb0 .part v0x1b9b390_0, 3, 1;
L_0x1ba20b0 .concat8 [ 1 1 1 1], L_0x1b9fe60, L_0x1ba0710, L_0x1ba0eb0, L_0x1ba1870;
L_0x1ba21f0 .concat [ 4 1 0 0], L_0x1ba20b0, RS_0x7fa8b1f08408;
S_0x1b9b650 .scope module, "fa0" "full_adder" 4 13, 4 22 0, S_0x1b9b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b9fe60 .functor XOR 1, L_0x1ba0540, L_0x1ba05e0, C4<0>, C4<0>;
L_0x1b9ff70 .functor AND 1, L_0x1ba0540, L_0x1ba05e0, C4<1>, C4<1>;
L_0x1ba0080 .functor AND 1, o0x7fa8b1f083d8, L_0x1b9ff70, C4<1>, C4<1>;
L_0x1ba0190 .functor AND 1, L_0x1ba0540, o0x7fa8b1f083d8, C4<1>, C4<1>;
L_0x1ba0230 .functor OR 1, L_0x1ba0080, L_0x1ba0190, C4<0>, C4<0>;
L_0x1ba0340 .functor AND 1, L_0x1ba05e0, o0x7fa8b1f083d8, C4<1>, C4<1>;
L_0x1ba0480 .functor OR 1, L_0x1ba0230, L_0x1ba0340, C4<0>, C4<0>;
v0x1b9b8e0_0 .net *"_ivl_10", 0 0, L_0x1ba0340;  1 drivers
v0x1b9b9e0_0 .net *"_ivl_4", 0 0, L_0x1ba0080;  1 drivers
v0x1b9bac0_0 .net *"_ivl_6", 0 0, L_0x1ba0190;  1 drivers
v0x1b9bbb0_0 .net *"_ivl_8", 0 0, L_0x1ba0230;  1 drivers
v0x1b9bc90_0 .net "a", 0 0, L_0x1ba0540;  1 drivers
v0x1b9bda0_0 .net "b", 0 0, L_0x1ba05e0;  1 drivers
v0x1b9be60_0 .net "cin", 0 0, o0x7fa8b1f083d8;  alias, 0 drivers
v0x1b9bf20_0 .net8 "cout", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9bfe0_0 .net "sum", 0 0, L_0x1b9fe60;  1 drivers
v0x1b9c0a0_0 .net "temp_carry", 0 0, L_0x1b9ff70;  1 drivers
S_0x1b9c200 .scope module, "fa1" "full_adder" 4 14, 4 22 0, S_0x1b9b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ba0710 .functor XOR 1, L_0x1ba0c20, L_0x1ba0d50, C4<0>, C4<0>;
L_0x1ba0780 .functor AND 1, L_0x1ba0c20, L_0x1ba0d50, C4<1>, C4<1>;
L_0x1ba07f0 .functor AND 1, RS_0x7fa8b1f08408, L_0x1ba0780, C4<1>, C4<1>;
L_0x1ba08b0 .functor AND 1, L_0x1ba0c20, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba0950 .functor OR 1, L_0x1ba07f0, L_0x1ba08b0, C4<0>, C4<0>;
L_0x1ba0a60 .functor AND 1, L_0x1ba0d50, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba0b10 .functor OR 1, L_0x1ba0950, L_0x1ba0a60, C4<0>, C4<0>;
v0x1b9c460_0 .net *"_ivl_10", 0 0, L_0x1ba0a60;  1 drivers
v0x1b9c540_0 .net *"_ivl_4", 0 0, L_0x1ba07f0;  1 drivers
v0x1b9c620_0 .net *"_ivl_6", 0 0, L_0x1ba08b0;  1 drivers
v0x1b9c710_0 .net *"_ivl_8", 0 0, L_0x1ba0950;  1 drivers
v0x1b9c7f0_0 .net "a", 0 0, L_0x1ba0c20;  1 drivers
v0x1b9c900_0 .net "b", 0 0, L_0x1ba0d50;  1 drivers
v0x1b9c9c0_0 .net8 "cin", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9ca60_0 .net8 "cout", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9cb50_0 .net "sum", 0 0, L_0x1ba0710;  1 drivers
v0x1b9cc80_0 .net "temp_carry", 0 0, L_0x1ba0780;  1 drivers
S_0x1b9cde0 .scope module, "fa2" "full_adder" 4 15, 4 22 0, S_0x1b9b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ba0eb0 .functor XOR 1, L_0x1ba15d0, L_0x1ba1700, C4<0>, C4<0>;
L_0x1ba0f20 .functor AND 1, L_0x1ba15d0, L_0x1ba1700, C4<1>, C4<1>;
L_0x1ba0f90 .functor AND 1, RS_0x7fa8b1f08408, L_0x1ba0f20, C4<1>, C4<1>;
L_0x1ba1050 .functor AND 1, L_0x1ba15d0, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba10f0 .functor OR 1, L_0x1ba0f90, L_0x1ba1050, C4<0>, C4<0>;
L_0x1ba1200 .functor AND 1, L_0x1ba1700, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba12b0 .functor OR 1, L_0x1ba10f0, L_0x1ba1200, C4<0>, C4<0>;
v0x1b9d050_0 .net *"_ivl_10", 0 0, L_0x1ba1200;  1 drivers
v0x1b9d130_0 .net *"_ivl_4", 0 0, L_0x1ba0f90;  1 drivers
v0x1b9d210_0 .net *"_ivl_6", 0 0, L_0x1ba1050;  1 drivers
v0x1b9d300_0 .net *"_ivl_8", 0 0, L_0x1ba10f0;  1 drivers
v0x1b9d3e0_0 .net "a", 0 0, L_0x1ba15d0;  1 drivers
v0x1b9d4f0_0 .net "b", 0 0, L_0x1ba1700;  1 drivers
v0x1b9d5b0_0 .net8 "cin", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9d650_0 .net8 "cout", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9d780_0 .net "sum", 0 0, L_0x1ba0eb0;  1 drivers
v0x1b9d8d0_0 .net "temp_carry", 0 0, L_0x1ba0f20;  1 drivers
S_0x1b9da30 .scope module, "fa3" "full_adder" 4 16, 4 22 0, S_0x1b9b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ba1870 .functor XOR 1, L_0x1ba1d80, L_0x1ba1eb0, C4<0>, C4<0>;
L_0x1ba18e0 .functor AND 1, L_0x1ba1d80, L_0x1ba1eb0, C4<1>, C4<1>;
L_0x1ba1950 .functor AND 1, RS_0x7fa8b1f08408, L_0x1ba18e0, C4<1>, C4<1>;
L_0x1ba1a10 .functor AND 1, L_0x1ba1d80, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba1ab0 .functor OR 1, L_0x1ba1950, L_0x1ba1a10, C4<0>, C4<0>;
L_0x1ba1bc0 .functor AND 1, L_0x1ba1eb0, RS_0x7fa8b1f08408, C4<1>, C4<1>;
L_0x1ba1c70 .functor OR 1, L_0x1ba1ab0, L_0x1ba1bc0, C4<0>, C4<0>;
v0x1b9dc70_0 .net *"_ivl_10", 0 0, L_0x1ba1bc0;  1 drivers
v0x1b9dd70_0 .net *"_ivl_4", 0 0, L_0x1ba1950;  1 drivers
v0x1b9de50_0 .net *"_ivl_6", 0 0, L_0x1ba1a10;  1 drivers
v0x1b9df40_0 .net *"_ivl_8", 0 0, L_0x1ba1ab0;  1 drivers
v0x1b9e020_0 .net "a", 0 0, L_0x1ba1d80;  1 drivers
v0x1b9e0e0_0 .net "b", 0 0, L_0x1ba1eb0;  1 drivers
v0x1b9e1a0_0 .net8 "cin", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9e240_0 .net8 "cout", 0 0, RS_0x7fa8b1f08408;  alias, 4 drivers
v0x1b9e2e0_0 .net "sum", 0 0, L_0x1ba1870;  1 drivers
v0x1b9e430_0 .net "temp_carry", 0 0, L_0x1ba18e0;  1 drivers
S_0x1b9eb40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1b62810;
 .timescale -12 -12;
E_0x1b68d70 .event anyedge, v0x1b9f430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b9f430_0;
    %nor/r;
    %assign/vec4 v0x1b9f430_0, 0;
    %wait E_0x1b68d70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b786f0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b68fc0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b9b390_0, 0;
    %assign/vec4 v0x1b9b2d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b62810;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9f430_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b62810;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b9f2d0_0;
    %inv;
    %store/vec4 v0x1b9f2d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b62810;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9b1f0_0, v0x1b9f780_0, v0x1b9f840_0, v0x1b9f900_0, v0x1b9f640_0, v0x1b9f580_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b62810;
T_5 ;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b62810;
T_6 ;
    %wait E_0x1b68fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9f370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9f370_0, 4, 32;
    %load/vec4 v0x1b9f6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9f370_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9f370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9f370_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b9f640_0;
    %load/vec4 v0x1b9f640_0;
    %load/vec4 v0x1b9f580_0;
    %xor;
    %load/vec4 v0x1b9f640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9f370_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b9f370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9f370_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/m2014_q4j/iter0/response3/top_module.sv";
