# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../singleCpu.srcs/sources_1/new/pc.v" \
"../../../../singleCpu.srcs/sources_1/new/four.v" \
"../../../../singleCpu.srcs/sources_1/new/lshift2_26.v" \
"../../../../singleCpu.srcs/sources_1/new/jExtend.v" \
"../../../../singleCpu.srcs/sources_1/new/szExtend.v" \
"../../../../singleCpu.srcs/sources_1/new/add.v" \
"../../../../singleCpu.srcs/sources_1/new/insMem.v" \
"../../../../singleCpu.srcs/sources_1/new/addBranch.v" \
"../../../../singleCpu.srcs/sources_1/new/lShift2.v" \
"../../../../singleCpu.srcs/sources_1/new/ctrlUnit.v" \
"../../../../singleCpu.srcs/sources_1/new/regFile.v" \
"../../../../singleCpu.srcs/sources_1/new/pick21_32_5.v" \
"../../../../singleCpu.srcs/sources_1/new/alu.v" \
"../../../../singleCpu.srcs/sources_1/new/pick21_32.v" \
"../../../../singleCpu.srcs/sources_1/new/pick41.v" \
"../../../../singleCpu.srcs/sources_1/new/dataMem.v" \
"../../../../singleCpu.srcs/sources_1/new/clock.v" \
"../../../../singleCpu.srcs/sources_1/new/show.v" \
"../../../../singleCpu.srcs/sources_1/new/pick_data.v" \
"../../../../singleCpu.srcs/sources_1/new/led.v" \
"../../../../singleCpu.srcs/sources_1/new/clk_divide.v" \
"../../../../singleCpu.srcs/sources_1/new/IR.v" \
"../../../../singleCpu.srcs/sources_1/new/transtate.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pc_0_0/sim/cpu_pc_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_four_0_0/sim/cpu_four_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_lshift2_26_0_0/sim/cpu_lshift2_26_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_jExtend_0_0/sim/cpu_jExtend_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_szExtend_0_0/sim/cpu_szExtend_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_add_0_0/sim/cpu_add_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_insMem_0_0/sim/cpu_insMem_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_addBranch_0_0/sim/cpu_addBranch_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_lShift2_0_0/sim/cpu_lShift2_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_ctrlUnit_0_0/sim/cpu_ctrlUnit_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_regFile_0_0/sim/cpu_regFile_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pick21_32_5_0_0/sim/cpu_pick21_32_5_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_alu_0_0/sim/cpu_alu_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pick21_32_0_0/sim/cpu_pick21_32_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pick41_0_0/sim/cpu_pick41_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pick21_32_1_0/sim/cpu_pick21_32_1_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_dataMem_0_0/sim/cpu_dataMem_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_clock_0_0/sim/cpu_clock_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_show_0_0/sim/cpu_show_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_pick_data_0_0/sim/cpu_pick_data_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_led_0_0/sim/cpu_led_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/sim/cpu.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_clk_divide_0_0/sim/cpu_clk_divide_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_IR_0_0/sim/cpu_IR_0_0.v" \
"../../../../singleCpu.ip_user_files/bd/cpu/ip/cpu_transtate_0_0/sim/cpu_transtate_0_0.v" \
"../../../../singleCpu.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
