/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module jklmno_flat(SYSCLK, TMODE, RESET_D1_R_N, CLMI_RHOLD, CP0_XCPN_M_C1, REGAADDR_S_0, REGAADDR_S_1, REGAADDR_S_2, REGAADDR_S_3, REGAADDR_S_4, REGBADDR_S_0, REGBADDR_S_1, REGBADDR_S_2, REGBADDR_S_3, REGBADDR_S_4, REGCADDR_M_R_0, REGCADDR_M_R_1, REGCADDR_M_R_2, REGCADDR_M_R_3, REGCADDR_M_R_4, REGCWRITE_M_R
, READA_S_0, READA_S_1, READA_S_2, READA_S_3, READA_S_4, READA_S_5, READA_S_6, READA_S_7, READA_S_8, READA_S_9, READB_S_0, READB_S_1, READB_S_2, READB_S_3, READB_S_4, READB_S_5, READB_S_6, READB_S_7, READB_S_8, READB_S_9, WRITEC_W_R_1
, WRITEC_W_R_2, WRITEC_W_R_3, WRITEC_W_R_4, WRITEC_W_R_5, WRITEC_W_R_6, WRITEC_W_R_7, WRITEC_W_R_8, WRITEC_W_R_9, WRITEC_W_R_10, WRITEC_W_R_11, WRITEC_W_R_12, WRITEC_W_R_13, WRITEC_W_R_14, WRITEC_W_R_15, WRITEC_W_R_16, WRITEC_W_R_17, WRITEC_W_R_18, WRITEC_W_R_19, WRITEC_W_R_20, WRITEC_W_R_21, WRITEC_W_R_22
, WRITEC_W_R_23, WRITEC_W_R_24, WRITEC_W_R_25, WRITEC_W_R_26, WRITEC_W_R_27, WRITEC_W_R_28, WRITEC_W_R_29, WRITEC_W_R_30, WRITEC_W_R_31);
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CLMI_RHOLD;
  wire CLMI_RHOLD;
  input CP0_XCPN_M_C1;
  wire CP0_XCPN_M_C1;
  input REGAADDR_S_0;
  wire REGAADDR_S_0;
  input REGAADDR_S_1;
  wire REGAADDR_S_1;
  input REGAADDR_S_2;
  wire REGAADDR_S_2;
  input REGAADDR_S_3;
  wire REGAADDR_S_3;
  input REGAADDR_S_4;
  wire REGAADDR_S_4;
  input REGBADDR_S_0;
  wire REGBADDR_S_0;
  input REGBADDR_S_1;
  wire REGBADDR_S_1;
  input REGBADDR_S_2;
  wire REGBADDR_S_2;
  input REGBADDR_S_3;
  wire REGBADDR_S_3;
  input REGBADDR_S_4;
  wire REGBADDR_S_4;
  input REGCADDR_M_R_0;
  wire REGCADDR_M_R_0;
  input REGCADDR_M_R_1;
  wire REGCADDR_M_R_1;
  input REGCADDR_M_R_2;
  wire REGCADDR_M_R_2;
  input REGCADDR_M_R_3;
  wire REGCADDR_M_R_3;
  input REGCADDR_M_R_4;
  wire REGCADDR_M_R_4;
  input REGCWRITE_M_R;
  wire REGCWRITE_M_R;
  output READA_S_0;
  wire READA_S_0;
  output READA_S_1;
  wire READA_S_1;
  output READA_S_2;
  wire READA_S_2;
  output READA_S_3;
  wire READA_S_3;
  output READA_S_4;
  wire READA_S_4;
  output READA_S_5;
  wire READA_S_5;
  output READA_S_6;
  wire READA_S_6;
  output READA_S_7;
  wire READA_S_7;
  output READA_S_8;
  wire READA_S_8;
  output READA_S_9;
  wire READA_S_9;
  output READB_S_0;
  wire READB_S_0;
  output READB_S_1;
  wire READB_S_1;
  output READB_S_2;
  wire READB_S_2;
  output READB_S_3;
  wire READB_S_3;
  output READB_S_4;
  wire READB_S_4;
  output READB_S_5;
  wire READB_S_5;
  output READB_S_6;
  wire READB_S_6;
  output READB_S_7;
  wire READB_S_7;
  output READB_S_8;
  wire READB_S_8;
  output READB_S_9;
  wire READB_S_9;
  output WRITEC_W_R_1;
  wire WRITEC_W_R_1;
  output WRITEC_W_R_2;
  wire WRITEC_W_R_2;
  output WRITEC_W_R_3;
  wire WRITEC_W_R_3;
  output WRITEC_W_R_4;
  wire WRITEC_W_R_4;
  output WRITEC_W_R_5;
  wire WRITEC_W_R_5;
  output WRITEC_W_R_6;
  wire WRITEC_W_R_6;
  output WRITEC_W_R_7;
  wire WRITEC_W_R_7;
  output WRITEC_W_R_8;
  wire WRITEC_W_R_8;
  output WRITEC_W_R_9;
  wire WRITEC_W_R_9;
  output WRITEC_W_R_10;
  wire WRITEC_W_R_10;
  output WRITEC_W_R_11;
  wire WRITEC_W_R_11;
  output WRITEC_W_R_12;
  wire WRITEC_W_R_12;
  output WRITEC_W_R_13;
  wire WRITEC_W_R_13;
  output WRITEC_W_R_14;
  wire WRITEC_W_R_14;
  output WRITEC_W_R_15;
  wire WRITEC_W_R_15;
  output WRITEC_W_R_16;
  wire WRITEC_W_R_16;
  output WRITEC_W_R_17;
  wire WRITEC_W_R_17;
  output WRITEC_W_R_18;
  wire WRITEC_W_R_18;
  output WRITEC_W_R_19;
  wire WRITEC_W_R_19;
  output WRITEC_W_R_20;
  wire WRITEC_W_R_20;
  output WRITEC_W_R_21;
  wire WRITEC_W_R_21;
  output WRITEC_W_R_22;
  wire WRITEC_W_R_22;
  output WRITEC_W_R_23;
  wire WRITEC_W_R_23;
  output WRITEC_W_R_24;
  wire WRITEC_W_R_24;
  output WRITEC_W_R_25;
  wire WRITEC_W_R_25;
  output WRITEC_W_R_26;
  wire WRITEC_W_R_26;
  output WRITEC_W_R_27;
  wire WRITEC_W_R_27;
  output WRITEC_W_R_28;
  wire WRITEC_W_R_28;
  output WRITEC_W_R_29;
  wire WRITEC_W_R_29;
  output WRITEC_W_R_30;
  wire WRITEC_W_R_30;
  output WRITEC_W_R_31;
  wire WRITEC_W_R_31;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire WRITEC_P_1;
  wire WRITEC_P_10;
  wire WRITEC_P_11;
  wire WRITEC_P_12;
  wire WRITEC_P_13;
  wire WRITEC_P_14;
  wire WRITEC_P_15;
  wire WRITEC_P_16;
  wire WRITEC_P_17;
  wire WRITEC_P_18;
  wire WRITEC_P_19;
  wire WRITEC_P_2;
  wire WRITEC_P_20;
  wire WRITEC_P_21;
  wire WRITEC_P_22;
  wire WRITEC_P_23;
  wire WRITEC_P_24;
  wire WRITEC_P_25;
  wire WRITEC_P_26;
  wire WRITEC_P_27;
  wire WRITEC_P_28;
  wire WRITEC_P_29;
  wire WRITEC_P_3;
  wire WRITEC_P_30;
  wire WRITEC_P_31;
  wire WRITEC_P_4;
  wire WRITEC_P_5;
  wire WRITEC_P_6;
  wire WRITEC_P_7;
  wire WRITEC_P_8;
  wire WRITEC_P_9;
  assign WRITEC_P_1 = REGCWRITE_M_R & _031_;
  assign WRITEC_P_2 = REGCWRITE_M_R & _032_;
  assign WRITEC_P_3 = REGCWRITE_M_R & _033_;
  assign WRITEC_P_4 = REGCWRITE_M_R & _034_;
  assign WRITEC_P_5 = REGCWRITE_M_R & _035_;
  assign WRITEC_P_6 = REGCWRITE_M_R & _036_;
  assign WRITEC_P_7 = REGCWRITE_M_R & _037_;
  assign WRITEC_P_8 = REGCWRITE_M_R & _038_;
  assign WRITEC_P_9 = REGCWRITE_M_R & _039_;
  assign WRITEC_P_10 = REGCWRITE_M_R & _040_;
  assign WRITEC_P_11 = REGCWRITE_M_R & _041_;
  assign WRITEC_P_12 = REGCWRITE_M_R & _042_;
  assign WRITEC_P_13 = REGCWRITE_M_R & _043_;
  assign WRITEC_P_14 = REGCWRITE_M_R & _044_;
  assign WRITEC_P_15 = REGCWRITE_M_R & _045_;
  assign WRITEC_P_16 = REGCWRITE_M_R & _046_;
  assign WRITEC_P_17 = REGCWRITE_M_R & _047_;
  assign WRITEC_P_18 = REGCWRITE_M_R & _048_;
  assign WRITEC_P_19 = REGCWRITE_M_R & _049_;
  assign WRITEC_P_20 = REGCWRITE_M_R & _050_;
  assign WRITEC_P_21 = REGCWRITE_M_R & _051_;
  assign WRITEC_P_22 = REGCWRITE_M_R & _052_;
  assign WRITEC_P_23 = REGCWRITE_M_R & _053_;
  assign WRITEC_P_24 = REGCWRITE_M_R & _054_;
  assign WRITEC_P_25 = REGCWRITE_M_R & _055_;
  assign WRITEC_P_26 = REGCWRITE_M_R & _056_;
  assign WRITEC_P_27 = REGCWRITE_M_R & _057_;
  assign WRITEC_P_28 = REGCWRITE_M_R & _058_;
  assign WRITEC_P_29 = REGCWRITE_M_R & _059_;
  assign WRITEC_P_30 = REGCWRITE_M_R & _060_;
  assign WRITEC_P_31 = REGCWRITE_M_R & _061_;
  assign READA_S_0 = ! { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 };
  assign READA_S_1 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h1;
  assign READA_S_2 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h2;
  assign READA_S_3 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h3;
  assign READA_S_4 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h4;
  assign READA_S_5 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h5;
  assign READA_S_6 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h6;
  assign READA_S_7 = { REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == 3'h7;
  assign READB_S_0 = ! { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 };
  assign READB_S_1 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h1;
  assign READB_S_2 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h2;
  assign READB_S_3 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h3;
  assign READB_S_4 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h4;
  assign READB_S_5 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h5;
  assign READB_S_6 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h6;
  assign READB_S_7 = { REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == 3'h7;
  assign _031_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h01;
  assign _032_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h02;
  assign _033_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h03;
  assign _034_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h04;
  assign _035_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h05;
  assign _036_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h06;
  assign _037_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h07;
  assign _038_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h08;
  assign _039_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h09;
  assign _040_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0a;
  assign _041_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0b;
  assign _042_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0c;
  assign _043_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0d;
  assign _044_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0e;
  assign _045_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h0f;
  assign _046_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h10;
  assign _047_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h11;
  assign _048_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h12;
  assign _049_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h13;
  assign _050_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h14;
  assign _051_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h15;
  assign _052_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h16;
  assign _053_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h17;
  assign _054_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h18;
  assign _055_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h19;
  assign _056_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1a;
  assign _057_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1b;
  assign _058_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1c;
  assign _059_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1d;
  assign _060_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1e;
  assign _061_ = { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } == 5'h1f;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  reg [30:0] _203_;
  always @(posedge SYSCLK)
    _203_ <= { _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _012_, _001_, _000_ };
  assign { WRITEC_W_R_31, WRITEC_W_R_30, WRITEC_W_R_29, WRITEC_W_R_28, WRITEC_W_R_27, WRITEC_W_R_26, WRITEC_W_R_25, WRITEC_W_R_24, WRITEC_W_R_23, WRITEC_W_R_22, WRITEC_W_R_21, WRITEC_W_R_20, WRITEC_W_R_19, WRITEC_W_R_18, WRITEC_W_R_17, WRITEC_W_R_16, WRITEC_W_R_15, WRITEC_W_R_14, WRITEC_W_R_13, WRITEC_W_R_12, WRITEC_W_R_11, WRITEC_W_R_10, WRITEC_W_R_9, WRITEC_W_R_8, WRITEC_W_R_7, WRITEC_W_R_6, WRITEC_W_R_5, WRITEC_W_R_4, WRITEC_W_R_3, WRITEC_W_R_2, WRITEC_W_R_1 } = _203_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _086_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _092_, _091_, _090_, _089_, _088_, _087_, _085_, _074_, _063_, _062_ } = CLMI_RHOLD ? { WRITEC_W_R_31, WRITEC_W_R_30, WRITEC_W_R_29, WRITEC_W_R_28, WRITEC_W_R_27, WRITEC_W_R_26, WRITEC_W_R_25, WRITEC_W_R_24, WRITEC_W_R_23, WRITEC_W_R_22, WRITEC_W_R_21, WRITEC_W_R_20, WRITEC_W_R_19, WRITEC_W_R_18, WRITEC_W_R_17, WRITEC_W_R_16, WRITEC_W_R_15, WRITEC_W_R_14, WRITEC_W_R_13, WRITEC_W_R_12, WRITEC_W_R_11, WRITEC_W_R_10, WRITEC_W_R_9, WRITEC_W_R_8, WRITEC_W_R_7, WRITEC_W_R_6, WRITEC_W_R_5, WRITEC_W_R_4, WRITEC_W_R_3, WRITEC_W_R_2, WRITEC_W_R_1 } : { _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _123_, _122_, _121_, _120_, _119_, _118_, _116_, _105_, _094_, _093_ };
  assign { _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { _086_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _092_, _091_, _090_, _089_, _088_, _087_, _085_, _074_, _063_, _062_ } : 31'h00000000;
  assign { _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _123_, _122_, _121_, _120_, _119_, _118_, _116_, _105_, _094_, _093_ } = CP0_XCPN_M_C1 ? 31'h00000000 : { WRITEC_P_31, WRITEC_P_30, WRITEC_P_29, WRITEC_P_28, WRITEC_P_27, WRITEC_P_26, WRITEC_P_25, WRITEC_P_24, WRITEC_P_23, WRITEC_P_22, WRITEC_P_21, WRITEC_P_20, WRITEC_P_19, WRITEC_P_18, WRITEC_P_17, WRITEC_P_16, WRITEC_P_15, WRITEC_P_14, WRITEC_P_13, WRITEC_P_12, WRITEC_P_11, WRITEC_P_10, WRITEC_P_9, WRITEC_P_8, WRITEC_P_7, WRITEC_P_6, WRITEC_P_5, WRITEC_P_4, WRITEC_P_3, WRITEC_P_2, WRITEC_P_1 };
  assign READB_S_8 = REGBADDR_S_3;
  assign READB_S_9 = REGBADDR_S_4;
  assign READA_S_8 = REGAADDR_S_3;
  assign READA_S_9 = REGAADDR_S_4;
endmodule
