<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/mt.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mt.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mt_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Korey Sewell</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_MT_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_MIPS_MT_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2faults_8hh.html">arch/mips/faults.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2isa__traits_8hh.html">arch/mips/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mt__constants_8hh.html">arch/mips/mt_constants.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2pra__constants_8hh.html">arch/mips/pra_constants.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2registers_8hh.html">arch/mips/registers.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">   56</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                   <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *otc = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">if</span> (tid != <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        otc = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">getContext</a>(tid);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        otc = tc;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">switch</span> (reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>()) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>:</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>:</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>:</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected reg class! (%s)&quot;</span>, reg.<a class="code" href="classRegId.html#a4c8a305682d6ee991a432977d9f190ca">className</a>());</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">   80</a></span>&#160;<a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                  <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *otc = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">if</span> (tid != <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        otc = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">getContext</a>(tid);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        otc = tc;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">switch</span> (reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>()) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>:</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">return</span> otc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected reg class! (%s)&quot;</span>, reg.<a class="code" href="classRegId.html#a4c8a305682d6ee991a432977d9f190ca">className</a>());</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a72b0fbd3ea8b38c45bbbf9d6cfa6e03a">  104</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                   <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(xc-&gt;<a class="code" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">tcBase</a>(), <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, tid);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#aba78853c38e0782ab16c158622991b79">  111</a></span>&#160;<a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                  <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(xc-&gt;<a class="code" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">tcBase</a>(), <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, tid);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a694edc6ffbff988a923be2505f9d9ce4">  119</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a694edc6ffbff988a923be2505f9d9ce4">getVirtProcNum</a>(TC *tc)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    TCBindReg tcbind = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> tcbind.curVPE;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a1b304694f3bbe032a79b95025e14cc00">  127</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a1b304694f3bbe032a79b95025e14cc00">getTargetThread</a>(TC *tc)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    VPEControlReg vpeCtrl = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> vpeCtrl.targTC;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a21c7c48e77fd3b4c3e2da4805a718d56">  135</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a21c7c48e77fd3b4c3e2da4805a718d56">haltThread</a>(TC *tc)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> (tc-&gt;status() == TC::Active) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        tc-&gt;halt();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="comment">// Save last known PC in TCRestart</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">// @TODO: Needs to check if this is a branch and if so,</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="comment">// take previous instruction</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;pcState();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        tc-&gt;setMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MISCREG_TC_RESTART</a>, pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%i: Halting thread %i in %s @ PC %x, setting restart PC to %x&quot;</span>,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), tc-&gt;threadId(), tc-&gt;getCpuPtr()-&gt;name(),</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(), pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#aa72b42213b90322bdd4a41227a14cea9">  154</a></span>&#160;<a class="code" href="namespaceMipsISA.html#aa72b42213b90322bdd4a41227a14cea9">restoreThread</a>(TC *tc)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">if</span> (tc-&gt;status() != TC::Active) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="comment">// Restore PC from TCRestart</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> restartPC = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MISCREG_TC_RESTART</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="comment">// TODO: SET PC WITH AN EVENT INSTEAD OF INSTANTANEOUSLY</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        tc-&gt;pcState(restartPC);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        tc-&gt;activate();</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%i: Restoring thread %i in %s @ PC %x&quot;</span>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), tc-&gt;threadId(), tc-&gt;getCpuPtr()-&gt;name(), restartPC);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a144f06efc92fc5f70aba0fa58b57a782">  171</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a144f06efc92fc5f70aba0fa58b57a782">forkThread</a>(TC *tc, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault, <span class="keywordtype">int</span> Rd_bits, <span class="keywordtype">int</span> Rs, <span class="keywordtype">int</span> Rt)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    MVPConf0Reg mvpConf = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">int</span> num_threads = mvpConf.ptc + 1;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">int</span> success = 0;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; num_threads &amp;&amp; success == 0; tid++) {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        TCBindReg tidTCBind =</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>), tid);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        TCBindReg tcBind = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">if</span> (tidTCBind.curVPE == tcBind.curVPE) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            TCStatusReg tidTCStatus =</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>),</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                       tid);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            TCHaltReg tidTCHalt =</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>),</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                       tid);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <span class="keywordflow">if</span> (tidTCStatus.da == 1 &amp;&amp; tidTCHalt.h == 0 &amp;&amp;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                tidTCStatus.a == 0 &amp;&amp; success == 0) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                <a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MISCREG_TC_RESTART</a>),</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                      Rs, tid);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                <a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, Rd_bits), Rt, tid);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;readMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                TCStatusReg tcStatus = tc-&gt;readMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                <span class="comment">// Set Run-State to Running</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                tidTCStatus.rnst = 0;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <span class="comment">// Set Delay-Slot to 0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                tidTCStatus.tds = 0;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="comment">// Set Dirty TC to 1</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                tidTCStatus.dt = 1;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="comment">// Set Activated to 1</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                tidTCStatus.a = 1;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <span class="comment">// Set status to previous thread&#39;s status</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                tidTCStatus.tksu = status.ksu;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                <span class="comment">// Set ASID to previous thread&#39;s state</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                tidTCStatus.asid = tcStatus.asid;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                <span class="comment">// Write Status Register</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                <a class="code" href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">setRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>),</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                      tidTCStatus, tid);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                <span class="comment">// Mark As Successful Fork</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                success = 1;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            std::cerr &lt;&lt; <span class="stringliteral">&quot;Bad VPEs&quot;</span> &lt;&lt; std::endl;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">if</span> (success == 0) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        VPEControlReg vpeControl =</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        vpeControl.excpt = 1;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        tc-&gt;setMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>, vpeControl);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        fault = std::make_shared&lt;ThreadFault&gt;();</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a6aa7a0e4cc37d1b986daa0851fb568f9">  239</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a6aa7a0e4cc37d1b986daa0851fb568f9">yieldThread</a>(TC *tc, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault, <span class="keywordtype">int</span> src_reg, uint32_t yield_mask)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">if</span> (src_reg == 0) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        MVPConf0Reg mvpConf0 = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> num_threads = mvpConf0.ptc + 1;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordtype">int</span> ok = 0;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="comment">// Get Current VPE &amp; TC numbers from calling thread</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        TCBindReg tcBind = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; num_threads; tid++) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            TCStatusReg tidTCStatus =</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>),</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                       tid);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            TCHaltReg tidTCHalt =</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>),</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                       tid);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            TCBindReg tidTCBind =</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">readRegOtherThread</a>(tc, <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>),</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                       tid);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="keywordflow">if</span> (tidTCBind.curVPE == tcBind.curVPE &amp;&amp;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                tidTCBind.curTC == tcBind.curTC &amp;&amp;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                tidTCStatus.da == 1 &amp;&amp;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                tidTCHalt.h == 0    &amp;&amp;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                tidTCStatus.a == 1) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                ok = 1;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">if</span> (ok == 1) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            TCStatusReg tcStatus = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            tcStatus.a = 0;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            tc-&gt;setMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%i: Deactivating Hardware Thread Context #%i&quot;</span>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                    <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), tc-&gt;threadId());</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (src_reg &gt; 0) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="keywordflow">if</span> (src_reg &amp;&amp; !yield_mask != 0) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            VPEControlReg vpeControl = tc-&gt;readMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            vpeControl.excpt = 2;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            tc-&gt;setMiscReg(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>, vpeControl);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            fault = std::make_shared&lt;ThreadFault&gt;();</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (src_reg != -2) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        TCStatusReg tcStatus = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        VPEControlReg vpeControl =</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">if</span> (vpeControl.ysi == 1 &amp;&amp; tcStatus.dt == 1 ) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            vpeControl.excpt = 4;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            fault = std::make_shared&lt;ThreadFault&gt;();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">return</span> src_reg &amp; yield_mask;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// TC will usually be a object derived from ThreadContext</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// (src/cpu/thread_context.hh)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a81362726074eeff23852804a45461b64">  305</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a81362726074eeff23852804a45461b64">updateStatusView</a>(TC *tc)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// TCStatus&#39; register view must be the same as</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// Status register view for CU, MX, KSU bits</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    TCStatusReg tcStatus = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    status.cu = tcStatus.tcu;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    status.mx = tcStatus.tmx;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    status.ksu = tcStatus.tksu;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    tc-&gt;setMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// TC will usually be a object derived from ThreadContext</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// (src/cpu/thread_context.hh)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a2ee2a66713f9ce1a6b7bd392a8b34693">  323</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a2ee2a66713f9ce1a6b7bd392a8b34693">updateTCStatusView</a>(TC *tc)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// TCStatus&#39; register view must be the same as</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// Status register view for CU, MX, KSU bits</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    TCStatusReg tcStatus = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;readMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    tcStatus.tcu = status.cu;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    tcStatus.tmx = status.mx;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    tcStatus.tksu = status.ksu;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    tc-&gt;setMiscRegNoEffect(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;} <span class="comment">// namespace MipsISA</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MipsISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00181">registers.hh:181</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a81362726074eeff23852804a45461b64"><div class="ttname"><a href="namespaceMipsISA.html#a81362726074eeff23852804a45461b64">MipsISA::updateStatusView</a></div><div class="ttdeci">void updateStatusView(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00305">mt.hh:305</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa72b42213b90322bdd4a41227a14cea9"><div class="ttname"><a href="namespaceMipsISA.html#aa72b42213b90322bdd4a41227a14cea9">MipsISA::restoreThread</a></div><div class="ttdeci">void restoreThread(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00154">mt.hh:154</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_a347b871ff912f57fb64af0cde4a54ebe"><div class="ttname"><a href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg</a></div><div class="ttdeci">virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MipsISA::MISCREG_TC_HALT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00151">registers.hh:151</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MipsISA::MISCREG_TC_BIND</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00149">registers.hh:149</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9f2f9648642b1506916ff0fe06cfca62"><div class="ttname"><a href="namespaceMipsISA.html#a9f2f9648642b1506916ff0fe06cfca62">MipsISA::readRegOtherThread</a></div><div class="ttdeci">static RegVal readRegOtherThread(ThreadContext *tc, const RegId &amp;reg, ThreadID tid=InvalidThreadID)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00056">mt.hh:56</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a2ee2a66713f9ce1a6b7bd392a8b34693"><div class="ttname"><a href="namespaceMipsISA.html#a2ee2a66713f9ce1a6b7bd392a8b34693">MipsISA::updateTCStatusView</a></div><div class="ttdeci">void updateTCStatusView(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00323">mt.hh:323</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MipsISA::MISCREG_VPE_CONTROL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00139">registers.hh:139</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceMipsISA_html_a694edc6ffbff988a923be2505f9d9ce4"><div class="ttname"><a href="namespaceMipsISA.html#a694edc6ffbff988a923be2505f9d9ce4">MipsISA::getVirtProcNum</a></div><div class="ttdeci">unsigned getVirtProcNum(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00119">mt.hh:119</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1b304694f3bbe032a79b95025e14cc00"><div class="ttname"><a href="namespaceMipsISA.html#a1b304694f3bbe032a79b95025e14cc00">MipsISA::getTargetThread</a></div><div class="ttdeci">unsigned getTargetThread(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00127">mt.hh:127</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a21c7c48e77fd3b4c3e2da4805a718d56"><div class="ttname"><a href="namespaceMipsISA.html#a21c7c48e77fd3b4c3e2da4805a718d56">MipsISA::haltThread</a></div><div class="ttdeci">void haltThread(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00135">mt.hh:135</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="arch_2mips_2faults_8hh_html"><div class="ttname"><a href="arch_2mips_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="mips_2isa__traits_8hh_html"><div class="ttname"><a href="mips_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a6aa7a0e4cc37d1b986daa0851fb568f9"><div class="ttname"><a href="namespaceMipsISA.html#a6aa7a0e4cc37d1b986daa0851fb568f9">MipsISA::yieldThread</a></div><div class="ttdeci">int yieldThread(TC *tc, Fault &amp;fault, int src_reg, uint32_t yield_mask)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00239">mt.hh:239</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a144f06efc92fc5f70aba0fa58b57a782"><div class="ttname"><a href="namespaceMipsISA.html#a144f06efc92fc5f70aba0fa58b57a782">MipsISA::forkThread</a></div><div class="ttdeci">void forkThread(TC *tc, Fault &amp;fault, int Rd_bits, int Rs, int Rt)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00171">mt.hh:171</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MipsISA::MISCREG_MVP_CONF0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00135">registers.hh:135</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a192b210a26f038691d0f095d85dc0953"><div class="ttname"><a href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></div><div class="ttdeci">const ThreadID InvalidThreadID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00228">types.hh:228</a></div></div>
<div class="ttc" id="mips_2pra__constants_8hh_html"><div class="ttname"><a href="mips_2pra__constants_8hh.html">pra_constants.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classRegId_html_a485e48f4eb0ffeabc56071195c1790a5"><div class="ttname"><a href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">RegId::classValue</a></div><div class="ttdeci">const RegClass &amp; classValue() const</div><div class="ttdoc">Class accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00206">reg_class.hh:206</a></div></div>
<div class="ttc" id="classBaseCPU_html_a837fda914af56ee5744346d17e6b137d"><div class="ttname"><a href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">BaseCPU::getContext</a></div><div class="ttdeci">virtual ThreadContext * getContext(int tn)</div><div class="ttdoc">Given a thread num get tho thread context for it. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00298">base.hh:298</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac105b0252240cab018a3e81dc291c2b3"><div class="ttname"><a href="namespaceMipsISA.html#ac105b0252240cab018a3e81dc291c2b3">MipsISA::setRegOtherThread</a></div><div class="ttdeci">static void setRegOtherThread(ThreadContext *tc, const RegId &amp;reg, RegVal val, ThreadID tid=InvalidThreadID)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00080">mt.hh:80</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classExecContext_html_a9194e960e9d0a5dd31c785aea19023b2"><div class="ttname"><a href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext::tcBase</a></div><div class="ttdeci">virtual ThreadContext * tcBase()=0</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="mips_2registers_8hh_html"><div class="ttname"><a href="mips_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="mt__constants_8hh_html"><div class="ttname"><a href="mt__constants_8hh.html">mt_constants.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MipsISA::MISCREG_TC_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00148">registers.hh:148</a></div></div>
<div class="ttc" id="classRegId_html_a4c8a305682d6ee991a432977d9f190ca"><div class="ttname"><a href="classRegId.html#a4c8a305682d6ee991a432977d9f190ca">RegId::className</a></div><div class="ttdeci">const char * className() const</div><div class="ttdoc">Return a const char* with the register class name. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00208">reg_class.hh:208</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MipsISA::MISCREG_TC_RESTART</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00150">registers.hh:150</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
