[{"DBLP title": "Accelerating Radiative Transfer Simulation with GPU-FPGA Cooperative Computation.", "DBLP authors": ["Ryohei Kobayashi", "Norihisa Fujita", "Yoshiki Yamaguchi", "Taisuke Boku", "Kohji Yoshikawa", "Makito Abe", "Masayuki Umemura"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00011", "OA papers": [{"PaperId": "https://openalex.org/W3046272470", "PaperTitle": "Accelerating Radiative Transfer Simulation with GPU-FPGA Cooperative Computation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tsukuba": 7.0}, "Authors": ["Ryohei Kobayashi", "Norihisa Fujita", "Yoshiki Yamaguchi", "Taisuke Boku", "Kohji Yoshikawa", "Makito Abe", "Masayuki Umemura"]}]}, {"DBLP title": "BWOLF: Bit-Width Optimization for Statistical Divergence with -Logarithmic Functions.", "DBLP authors": ["Qian Xu", "Guowei Sun", "Gang Qu"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00035", "OA papers": [{"PaperId": "https://openalex.org/W3046573032", "PaperTitle": "BWOLF: Bit-Width Optimization for Statistical Divergence with -Logarithmic Functions", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Qian Xu", "Guowei Sun", "Gang Qu"]}]}, {"DBLP title": "Reconfigurable Stream-based Tensor Unit with Variable-Precision Posit Arithmetic.", "DBLP authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00033", "OA papers": [{"PaperId": "https://openalex.org/W3046615721", "PaperTitle": "Reconfigurable Stream-based Tensor Unit with Variable-Precision Posit Arithmetic", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "Universidade de Lisboa,INESC-ID, Instituto Superior T\u00e9cnico,Lisbon,Portugal": 2.0}, "Authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"]}]}, {"DBLP title": "FPGA-Based Network Microburst Analysis System with Flow Specification and Efficient Packet Capturing.", "DBLP authors": ["Shuhei Yoshida", "Yuta Ukon", "Shoko Ohteru", "Hiroyuki Uzawa", "Namiko Ikeda", "Koyo Nitta"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00014", "OA papers": [{"PaperId": "https://openalex.org/W3046919000", "PaperTitle": "FPGA-Based Network Microburst Analysis System with Flow Specification and Efficient Packet Capturing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NTT (Japan)": 6.0}, "Authors": ["Shuhei Yoshida", "Ukon Yuta", "Shoko Ohteru", "Hiroyuki Uzawa", "Namiko Ikeda", "Koyo Nitta"]}]}, {"DBLP title": "FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort.", "DBLP authors": ["Mikhail Asiatici", "Damian Maiorano", "Paolo Ienne"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00031", "OA papers": [{"PaperId": "https://openalex.org/W3046334334", "PaperTitle": "FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Mikhail Asiatici", "Damian Maiorano", "Paolo Ienne"]}]}, {"DBLP title": "Combining Fixed-Point and SORN Arithmetic in a MIMO BPSK-Symbol Detection Architecture.", "DBLP authors": ["Moritz B\u00e4rthel", "Jochen Rust", "Steffen Paul"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00037", "OA papers": [{"PaperId": "https://openalex.org/W3046801126", "PaperTitle": "Combining Fixed-Point and SORN Arithmetic in a MIMO BPSK-Symbol Detection Architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Moritz Barthel", "Jochen Rust", "Steffen Paul"]}]}, {"DBLP title": "Dynamic Sharing in Multi-accelerators of Neural Networks on an FPGA Edge Device.", "DBLP authors": ["Hsin-Yu Ting", "Tootiya Giyahchi", "Ardalan Amiri Sani", "Eli Bozorgzadeh"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00040", "OA papers": [{"PaperId": "https://openalex.org/W3046471834", "PaperTitle": "Dynamic Sharing in Multi-accelerators of Neural Networks on an FPGA Edge Device", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Hsin-Yu Ting", "Tootiya Giyahchi", "Ardalan Amiri Sani", "Eli Bozorgzadeh"]}]}, {"DBLP title": "A New Hardware Approach to Self-Organizing Maps.", "DBLP authors": ["Leonardo Alves Dias", "Maria G. F. Coutinho", "Elena I. Gaura", "Marcelo A. C. Fernandes"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00041", "OA papers": [{"PaperId": "https://openalex.org/W3046719461", "PaperTitle": "A New Hardware Approach to Self-Organizing Maps", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Norte": 2.0, "Coventry University": 2.0}, "Authors": ["Leonardo Lucas Carnevalli Dias", "Maria Chalfin Coutinho", "Elena Gaura", "Marcelo Fernandes"]}]}, {"DBLP title": "Fast and Accurate Training of Ensemble Models with FPGA-based Switch.", "DBLP authors": ["Jiuxi Meng", "Ce Guo", "Nadeen Gebara", "Wayne Luk"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00023", "OA papers": [{"PaperId": "https://openalex.org/W3046884352", "PaperTitle": "Fast and Accurate Training of Ensemble Models with FPGA-based Switch", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Jiuxi Meng", "Ce Guo", "Nadeen Gebara", "Wayne Luk"]}]}, {"DBLP title": "An Efficient Convolution Engine based on the \u00c0-trous Spatial Pyramid Pooling.", "DBLP authors": ["Cristian Sestito", "Fanny Spagnolo", "Pasquale Corsonello", "Stefania Perri"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00022", "OA papers": [{"PaperId": "https://openalex.org/W3046370136", "PaperTitle": "An Efficient Convolution Engine based on the \u00c0-trous Spatial Pyramid Pooling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Electronics and System Engineering,Department of Informatics, Modeling": 3.0, "University of Calabria": 1.0}, "Authors": ["Cristian Sestito", "Fanny Spagnolo", "Pasquale Corsonello", "Stefania Perri"]}]}, {"DBLP title": "Architecture Support for FPGA Multi-tenancy in the Cloud.", "DBLP authors": ["Joel Mandebi Mbongue", "Alex Shuping", "Pankaj Bhowmik", "Christophe Bobda"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00030", "OA papers": [{"PaperId": "https://openalex.org/W3046533048", "PaperTitle": "Architecture Support for FPGA Multi-tenancy in the Cloud", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Joel Mandebi Mbongue", "Alex Shuping", "Pankaj Kumar Bhowmik", "Christophe Bobda"]}]}, {"DBLP title": "Improved Side-Channel Resistance by Dynamic Fault-Injection Countermeasures.", "DBLP authors": ["Jan Richter-Brockmann", "Tim G\u00fcneysu"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00029", "OA papers": [{"PaperId": "https://openalex.org/W3046581126", "PaperTitle": "Improved Side-Channel Resistance by Dynamic Fault-Injection Countermeasures", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ruhr University Bochum": 2.0}, "Authors": ["Jan Richter-Brockmann", "Tim G\u00fcneysu"]}]}, {"DBLP title": "Termination detection for fine-grained message-passing architectures.", "DBLP authors": ["Matthew Naylor", "Simon W. Moore", "Andrey Mokhov", "David B. Thomas", "Jonathan R. Beaumont", "Shane T. Fleming", "A. Theodore Markettos", "Thomas Bytheway", "Andrew D. Brown"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00012", "OA papers": [{"PaperId": "https://openalex.org/W3045060554", "PaperTitle": "Termination detection for fine-grained message-passing architectures", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Cambridge": 4.0, "Newcastle University": 1.0, "Imperial College London": 2.0, "Microsoft Research (United Kingdom)": 1.0, "University of Southampton": 1.0}, "Authors": ["Matthew J. Naylor", "Simon Christopher Moore", "Andrey Mokhov", "David Thomas", "Jonathan Beaumont", "Shane T. Fleming", "A. Theodore Markettos", "Thomas Bytheway", "Andrew J. Brown"]}]}, {"DBLP title": "Message from the Conference Chairs - ASAP 2020.", "DBLP authors": ["Dirk Koch", "Frank Hannig", "Javier Navaridas"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00005", "OA papers": [{"PaperId": "https://openalex.org/W3046504833", "PaperTitle": "Message from the Conference Chairs - ASAP 2020", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 1.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Dirk Koch", "Frank Hannig", "Javier Navaridas"]}]}, {"DBLP title": "Temporal Motionless Analysis of Video using CNN in MPSoC.", "DBLP authors": ["Somdip Dey", "Amit Kumar Singh", "Dilip Kumar Prasad", "Klaus D. McDonald-Maier"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00021", "OA papers": [{"PaperId": "https://openalex.org/W2914835729", "PaperTitle": "Temporal Motionless Analysis of Video using CNN in MPSoC", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Essex": 3.0, "UiT The Arctic University of Norway": 1.0}, "Authors": ["Somdip Dey", "Amit Singh", "Dilip K. Prasad", "Klaus D. McDonald-Maier"]}]}, {"DBLP title": "ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation.", "DBLP authors": ["Mohammad Pivezhandi", "Phillip H. Jones", "Joseph Zambreno"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00038", "OA papers": [{"PaperId": "https://openalex.org/W3046532581", "PaperTitle": "ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Mohammad Pivezhandi", "Phillip John Jones", "Joseph Zambreno"]}]}, {"DBLP title": "FPGA-Accelerated Time Series Mining on Low-Power IoT Devices.", "DBLP authors": ["Seongyoung Kang", "Jinyeong Moon", "Sang-Woo Jun"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00015", "OA papers": [{"PaperId": "https://openalex.org/W3046408983", "PaperTitle": "FPGA-Accelerated Time Series Mining on Low-Power IoT Devices", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kookmin University": 1.0, "Florida State University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Seongyoung Kang", "Jinyeong Moon", "Sang-Woo Jun"]}]}, {"DBLP title": "Anytime Floating-Point Addition and Multiplication-Concepts and Implementations.", "DBLP authors": ["Marcel Brand", "Michael Witterauf", "Alberto Bosio", "J\u00fcrgen Teich"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00034", "OA papers": [{"PaperId": "https://openalex.org/W3046866487", "PaperTitle": "Anytime Floating-Point Addition and Multiplication-Concepts and Implementations", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Institut des Nanotechnologies de Lyon": 0.5, "\u00c9cole Centrale de Lyon": 0.5}, "Authors": ["Marcel Brand", "Michael Witterauf", "Alberto Bosio", "J\u00fcrgen Teich"]}]}, {"DBLP title": "A Template-based Framework for Exploring Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Artur Podobas", "Kentaro Sano", "Satoshi Matsuoka"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00010", "OA papers": [{"PaperId": "https://openalex.org/W3046659719", "PaperTitle": "A Template-based Framework for Exploring Coarse-Grained Reconfigurable Architectures", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"RIKEN Center for Computational Science": 3.0}, "Authors": ["Artur Podobas", "Kentaro Sano", "Satoshi Matsuoka"]}]}, {"DBLP title": "Hamamu: Specializing FPGAs for ML Applications by Adding Hard Matrix Multiplier Blocks.", "DBLP authors": ["Aman Arora", "Zhigang Wei", "Lizy K. John"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00018", "OA papers": [{"PaperId": "https://openalex.org/W3046638030", "PaperTitle": "Hamamu: Specializing FPGAs for ML Applications by Adding Hard Matrix Multiplier Blocks", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Aman Arora", "Zhigang Wei", "Lizy K. John"]}]}, {"DBLP title": "Hardware Acceleration of Large Scale GCN Inference.", "DBLP authors": ["Bingyi Zhang", "Hanqing Zeng", "Viktor K. Prasanna"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00019", "OA papers": [{"PaperId": "https://openalex.org/W3046757167", "PaperTitle": "Hardware Acceleration of Large Scale GCN Inference", "Year": 2020, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Bingyi Zhang", "Hanqing Zeng", "Viktor K. Prasanna"]}]}, {"DBLP title": "Design Space Exploration for Softmax Implementations.", "DBLP authors": ["Zhigang Wei", "Aman Arora", "Pragenesh Patel", "Lizy Kurian John"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00017", "OA papers": [{"PaperId": "https://openalex.org/W3046387293", "PaperTitle": "Design Space Exploration for Softmax Implementations", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Zhigang Wei", "Aman Arora", "Pragenesh Patel", "Lizy K. John"]}]}, {"DBLP title": "Array Aware Training/Pruning: Methods for Efficient Forward Propagation on Array-based Neural Network Accelerators.", "DBLP authors": ["Krishna Teja Chitty-Venkata", "Arun K. Somani"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00016", "OA papers": [{"PaperId": "https://openalex.org/W3046770517", "PaperTitle": "Array Aware Training/Pruning: Methods for Efficient Forward Propagation on Array-based Neural Network Accelerators", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Krishna Teja Chitty-Venkata", "Arun K. Somani"]}]}, {"DBLP title": "Condensing an overload of parallel computing ingredients into a single architecture recipe.", "DBLP authors": ["Riadh Ben Abdelhamid", "Yoshiki Yamaguchi", "Taisuke Boku"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00013", "OA papers": [{"PaperId": "https://openalex.org/W3046294028", "PaperTitle": "Condensing an overload of parallel computing ingredients into a single architecture recipe", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tsukuba": 3.0}, "Authors": ["Riadh Ben Abdelhamid", "Yoshiki Yamguchi", "Taisuke Boku"]}]}, {"DBLP title": "Training Neural Nets using only an Approximate Tableless LNS ALU.", "DBLP authors": ["Mark G. Arnold", "Ed Chester", "Corey Johnson"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00020", "OA papers": [{"PaperId": "https://openalex.org/W3046792097", "PaperTitle": "Training Neural Nets using only an Approximate Tableless LNS ALU", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"XLNS Research,USA": 2.0, "Goonhilly Earth Station,U.K.": 1.0}, "Authors": ["Mark A. Arnold", "Ed Chester", "Corey W. Johnson"]}]}, {"DBLP title": "A Design Methodology for Post-Moore's Law Accelerators: The Case of a Photonic Neuromorphic Processor.", "DBLP authors": ["Armin Mehrabian", "Volker J. Sorger", "Tarek A. El-Ghazawi"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00028", "OA papers": [{"PaperId": "https://openalex.org/W3046322998", "PaperTitle": "A Design Methodology for Post-Moore\u2019s Law Accelerators: The Case of a Photonic Neuromorphic Processor", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Armin Mehrabian", "Volker J. Sorger", "Tarek El-Ghazawi"]}]}, {"DBLP title": "SLATE: Managing Heterogeneous Cloud Functions.", "DBLP authors": ["Jessica Vandebon", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Mishali Naik"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00032", "OA papers": [{"PaperId": "https://openalex.org/W3046755796", "PaperTitle": "SLATE: Managing Heterogeneous Cloud Functions", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 3.0, "Intel (United States)": 2.0}, "Authors": ["Jessica Vandebon", "Jose G. F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Mishali Naik"]}]}, {"DBLP title": "Efficient Floating-Point Implementation of the Probit Function on FPGAs.", "DBLP authors": ["Mioara Joldes", "Bogdan Pasca"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00036", "OA papers": [{"PaperId": "https://openalex.org/W3037522256", "PaperTitle": "Efficient Floating-Point Implementation of the Probit Function on FPGAs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Laboratory for Analysis and Architecture of Systems": 1.0, "Intel Corporation [France]": 1.0}, "Authors": ["Mioara Joldes", "Bogdan Pasca"]}]}, {"DBLP title": "A Parallel-friendly Majority Gate to Accelerate In-memory Computation.", "DBLP authors": ["John Reuben", "Stefan Pechmann"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00025", "OA papers": [{"PaperId": "https://openalex.org/W3046920646", "PaperTitle": "A Parallel-friendly Majority Gate to Accelerate In-memory Computation", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Erlangen-Nuremberg": 1.0, "University of Bayreuth": 1.0}, "Authors": ["John Reuben", "Stefan Pechmann"]}]}, {"DBLP title": "Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System.", "DBLP authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Huawei Li", "Lei Zhang", "Kwang-Ting Cheng"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00024", "OA papers": [{"PaperId": "https://openalex.org/W3046750121", "PaperTitle": "Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese Academy of Sciences": 3.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Huawei Li", "Lei Zhang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Efficient FeFET Crossbar Accelerator for Binary Neural Networks.", "DBLP authors": ["Taha Soliman", "Ricardo Olivo", "Tobias Kirchner", "Cecilia De la Parra", "Maximilian Lederer", "Thomas K\u00e4mpfe", "Andre Guntoro", "Norbert Wehn"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00027", "OA papers": [{"PaperId": "https://openalex.org/W3046549256", "PaperTitle": "Efficient FeFET Crossbar Accelerator for Binary Neural Networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Robert Bosch (Netherlands)": 4.0, "Fraunhofer Institute for Photonic Microsystems": 3.0, "University of Kaiserslautern": 1.0}, "Authors": ["Taha Soliman", "Ricardo Olivo", "Tobias Kirchner", "Cecilia De la Parra", "Maximilian Lederer", "Lukas M. Eng", "Andre Guntoro", "Norbert Wehn"]}]}, {"DBLP title": "A System for Generating Non-Uniform Random Variates using Graphene Field-Effect Transistors.", "DBLP authors": ["Nathaniel Joseph Tye", "James Timothy Meech", "Bilgesu Arif Bilgin", "Phillip Stanley-Marbell"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00026", "OA papers": [{"PaperId": "https://openalex.org/W3021586309", "PaperTitle": "A System for Generating Non-Uniform Random Variates using Graphene Field-Effect Transistors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Cambridge": 4.0}, "Authors": ["Nathaniel Joseph Tye", "James T. Meech", "Bilgesu A. Bilgin", "Phillip Stanley-Marbell"]}]}, {"DBLP title": "Optimizing Grouped Convolutions on Edge Devices.", "DBLP authors": ["Perry Gibson", "Jos\u00e9 Cano", "Jack Turner", "Elliot J. Crowley", "Michael F. P. O'Boyle", "Amos J. Storkey"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00039", "OA papers": [{"PaperId": "https://openalex.org/W3046503725", "PaperTitle": "Optimizing Grouped Convolutions on Edge Devices", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Glasgow": 3.0, "University of Edinburgh": 3.0}, "Authors": ["Perry Gibson", "Jos\u00e9 Antonio Rubio Cano", "Jack Turner", "Elliot J. Crowley", "Michael O'Boyle", "Amos Storkey"]}]}, {"DBLP title": "Low-Cost DNN Hardware Accelerator for Wearable, High-Quality Cardiac Arrythmia Detection.", "DBLP authors": ["Johnson Loh", "Jianan Wen", "Tobias Gemmeke"], "year": 2020, "doi": "https://doi.org/10.1109/ASAP49362.2020.00042", "OA papers": [{"PaperId": "https://openalex.org/W3046922233", "PaperTitle": "Low-Cost DNN Hardware Accelerator for Wearable, High-Quality Cardiac Arrythmia Detection", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"RWTH Aachen University": 3.0}, "Authors": ["Johnson Loh", "Jianan Wen", "Tobias Gemmeke"]}]}]