==============================================================
File generated on Tue Oct 22 15:21:45 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:27:27 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:28:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:29:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:31:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:32:04 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1128 ; free virtual = 5045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1128 ; free virtual = 5045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1123 ; free virtual = 5041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1120 ; free virtual = 5038
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_AXI_Stream.cpp:110:5) to (mnist_AXI_Stream.cpp:108:47) in function 'network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1097 ; free virtual = 5016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 979 ; free virtual = 4896
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.26 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 216.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 217.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 219.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 228.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 228.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 231.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 233.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 238.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 251.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 253.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Tue Oct 22 15:33:59 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:38:12 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:42:35 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:44:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 1475 ; free virtual = 4956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 1475 ; free virtual = 4956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.121 ; free physical = 1466 ; free virtual = 4953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.996 ; gain = 0.137 ; free physical = 1463 ; free virtual = 4950
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_AXI_Stream.cpp:110:5) to (mnist_AXI_Stream.cpp:108:47) in function 'network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.859 ; gain = 128.000 ; free physical = 1439 ; free virtual = 4926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.859 ; gain = 192.000 ; free physical = 1314 ; free virtual = 4802
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.62 seconds; current allocated memory: 216.127 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 216.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 216.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 217.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 219.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 228.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 228.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 231.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 242.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 251.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Tue Oct 22 15:45:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:49:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:16:37 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:19:16 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2122 ; free virtual = 6875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2122 ; free virtual = 6875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 2113 ; free virtual = 6871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 2109 ; free virtual = 6869
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 2085 ; free virtual = 6845
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1964 ; free virtual = 6725
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.23 seconds; current allocated memory: 216.153 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 216.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 217.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 219.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 219.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 229.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 231.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 238.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 240.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 242.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 245.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 247.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 251.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
==============================================================
File generated on Wed Oct 23 12:20:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:27:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:14:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:15:09 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:15:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:16:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2518 ; free virtual = 6233
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2518 ; free virtual = 6233
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 2509 ; free virtual = 6229
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 2505 ; free virtual = 6226
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2482 ; free virtual = 6203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2356 ; free virtual = 6078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.47 seconds; current allocated memory: 216.319 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 221.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 226.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 229.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 231.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 240.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:17:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:20:04 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:20:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2299 ; free virtual = 6028
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2299 ; free virtual = 6028
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 2295 ; free virtual = 6025
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 2292 ; free virtual = 6022
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 2269 ; free virtual = 5999
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 2144 ; free virtual = 5874
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.1 seconds; current allocated memory: 216.287 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 219.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 228.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 229.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 238.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 245.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:21:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:27:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:28:25 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1197 ; free virtual = 5135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1197 ; free virtual = 5135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1193 ; free virtual = 5132
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1191 ; free virtual = 5130
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1152 ; free virtual = 5092
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1031 ; free virtual = 4971
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.46 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 231.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 252.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:29:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:31:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1173 ; free virtual = 5112
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1173 ; free virtual = 5112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 1168 ; free virtual = 5108
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 1166 ; free virtual = 5105
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1142 ; free virtual = 5082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1021 ; free virtual = 4961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.37 seconds; current allocated memory: 216.359 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 222.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 243.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:32:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:36:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:36:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1164 ; free virtual = 5105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1164 ; free virtual = 5105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1163 ; free virtual = 5104
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1160 ; free virtual = 5101
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1140 ; free virtual = 5081
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1017 ; free virtual = 4959
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.3 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 218.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 219.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 220.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 221.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 229.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 231.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 233.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 238.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 247.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 254.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:37:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:45:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:48:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1114 ; free virtual = 5207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1114 ; free virtual = 5207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1110 ; free virtual = 5203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1107 ; free virtual = 5201
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1083 ; free virtual = 5177
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 963 ; free virtual = 5057
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.29 seconds; current allocated memory: 216.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 228.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 236.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 252.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 14:01:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:03:19 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1088 ; free virtual = 5197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1088 ; free virtual = 5197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 1083 ; free virtual = 5192
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 1080 ; free virtual = 5190
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:38) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:38) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1057 ; free virtual = 5167
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 936 ; free virtual = 5046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.34 seconds; current allocated memory: 216.393 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 219.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 229.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:04:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:17:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:28:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1230 ; free virtual = 5919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1230 ; free virtual = 5919
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 1225 ; free virtual = 5914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 1221 ; free virtual = 5910
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1197 ; free virtual = 5887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1075 ; free virtual = 5765
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.65 seconds; current allocated memory: 219.261 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 226.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 231.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 258.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:29:16 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:51:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:52:03 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 422 ; free virtual = 5615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 422 ; free virtual = 5615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 412 ; free virtual = 5607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 391 ; free virtual = 5586
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 362 ; free virtual = 5557
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 229 ; free virtual = 5425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.65 seconds; current allocated memory: 219.245 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 220.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 220.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 225.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 226.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 231.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 232.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 234.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 243.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 245.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 248.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 250.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 252.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 254.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 257.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 258.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:53:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 15:00:44 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 17:58:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:00:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1803 ; free virtual = 5382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1803 ; free virtual = 5382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 1792 ; free virtual = 5379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 1788 ; free virtual = 5374
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1763 ; free virtual = 5350
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1641 ; free virtual = 5229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.64 seconds; current allocated memory: 219.244 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 231.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 248.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 250.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 258.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 18:04:27 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:06:01 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:08:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:08:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1554 ; free virtual = 5150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1554 ; free virtual = 5150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1549 ; free virtual = 5146
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1545 ; free virtual = 5142
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1521 ; free virtual = 5118
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1400 ; free virtual = 4997
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.94 seconds; current allocated memory: 219.241 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 226.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 231.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 245.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 258.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 18:10:02 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:34:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:34:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:35:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:37:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:39:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:53:35 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:54:53 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2998 ; free virtual = 6649
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2998 ; free virtual = 6649
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 2988 ; free virtual = 6645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 2984 ; free virtual = 6641
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2960 ; free virtual = 6618
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2838 ; free virtual = 6497
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.31 seconds; current allocated memory: 219.730 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 226.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 237.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Thu Oct 24 14:56:37 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 15:38:15 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 15:38:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1403 ; free virtual = 6598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1403 ; free virtual = 6598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1398 ; free virtual = 6594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.195 ; free physical = 1393 ; free virtual = 6589
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1369 ; free virtual = 6566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1248 ; free virtual = 6445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.11 seconds; current allocated memory: 219.778 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 232.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 235.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 237.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 262.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 15:40:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 17:41:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 17:42:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6595
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6595
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1400 ; free virtual = 6591
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1396 ; free virtual = 6587
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1372 ; free virtual = 6563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1250 ; free virtual = 6441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.07 seconds; current allocated memory: 219.833 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 229.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 232.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 232.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 242.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 253.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 255.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 17:44:18 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:00:07 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:00:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:02:15 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:02:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:04:40 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:06:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:09:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:10:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1039 ; free virtual = 6561
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1039 ; free virtual = 6561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1033 ; free virtual = 6556
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1029 ; free virtual = 6552
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1005 ; free virtual = 6529
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 884 ; free virtual = 6407
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.75 seconds; current allocated memory: 219.247 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 227.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 228.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 231.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 245.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Thu Oct 24 18:13:53 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:20:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:22:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:58:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:58:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 366 ; free virtual = 5254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 366 ; free virtual = 5254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 362 ; free virtual = 5248
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 357 ; free virtual = 5243
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 336 ; free virtual = 5219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 214 ; free virtual = 5098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.17 seconds; current allocated memory: 219.495 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 231.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 232.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 241.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 251.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 252.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 20:00:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 20:05:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 20:13:05 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:36:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:45:34 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:45:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 974 ; free virtual = 5716
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 974 ; free virtual = 5716
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.039 ; gain = 0.180 ; free physical = 963 ; free virtual = 5712
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.055 ; gain = 0.195 ; free physical = 955 ; free virtual = 5704
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.859 ; gain = 128.000 ; free physical = 931 ; free virtual = 5680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.859 ; gain = 192.000 ; free physical = 809 ; free virtual = 5559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38 seconds; current allocated memory: 219.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 231.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Fri Oct 25 15:48:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 16:02:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 16:02:39 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 945 ; free virtual = 5830
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 945 ; free virtual = 5830
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 934 ; free virtual = 5826
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 929 ; free virtual = 5822
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 905 ; free virtual = 5798
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 783 ; free virtual = 5677
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.07 seconds; current allocated memory: 219.502 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Fri Oct 25 16:09:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:36:07 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:36:34 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3677 ; free virtual = 6647
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3678 ; free virtual = 6647
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 3668 ; free virtual = 6643
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 3664 ; free virtual = 6639
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 3639 ; free virtual = 6615
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 3522 ; free virtual = 6499
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.37 seconds; current allocated memory: 219.242 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 220.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 226.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 229.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 234.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Sat Oct 26 16:37:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:43:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:22:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:22:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2283 ; free virtual = 7213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2283 ; free virtual = 7213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 2272 ; free virtual = 7208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 2267 ; free virtual = 7204
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2243 ; free virtual = 7181
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2122 ; free virtual = 7061
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.96 seconds; current allocated memory: 219.460 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 231.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 251.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 259.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 13:24:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:35:47 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
