Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: opb_hwti.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "opb_hwti.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "opb_hwti"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : opb_hwti
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../netlist"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v1_00_b
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_bit.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v1_00_b
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
WARNING:HDLCompiler:443 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 347: Function get_rloc_name does not always return a value.
WARNING:HDLCompiler:443 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 372: Function get_reg_file_area does not always return a value.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder_bit.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" into library proc_common_v1_00_b
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter_top.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dly1_mux.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_dly1_mux>.
Parsing architecture <implementation> of entity <pf_dly1_mux>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_top.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd" into library ipif_common_v1_00_d
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v1_00_b
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" into library proc_common_v1_00_b
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" into library proc_common_v1_00_b
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" into library proc_common_v1_00_b
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v1_00_b
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v1_00_b
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_dp_cntl.vhd" into library opb_ipif_v2_00_h
Parsing entity <wrpfifo_dp_cntl>.
Parsing architecture <implementation> of entity <wrpfifo_dp_cntl>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/srl16_fifo.vhd" into library opb_ipif_v2_00_h
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_dp_cntl.vhd" into library opb_ipif_v2_00_h
Parsing entity <rdpfifo_dp_cntl>.
Parsing architecture <implementation> of entity <rdpfifo_dp_cntl>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dpram_select.vhd" into library opb_ipif_v2_00_h
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_reset.vhd" into library opb_ipif_v2_00_h
Parsing entity <ipif_reset>.
Parsing architecture <implementation> of entity <ipif_reset>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_wr.vhd" into library opb_ipif_v2_00_h
Parsing entity <ipif_control_wr>.
Parsing architecture <implementation> of entity <ipif_control_wr>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_rd.vhd" into library opb_ipif_v2_00_h
Parsing entity <ipif_control_rd>.
Parsing architecture <implementation> of entity <ipif_control_rd>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd" into library opb_ipif_v2_00_h
Parsing entity <ip2bus_srmux>.
Parsing architecture <implementation> of entity <ip2bus_srmux>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd" into library opb_ipif_v2_00_h
Parsing entity <ip2bus_dmux>.
Parsing architecture <implementation> of entity <ip2bus_dmux>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" into library opb_ipif_v2_00_h
Parsing entity <addr_load_and_incr>.
Parsing architecture <implementation> of entity <addr_load_and_incr>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.vhd" into library ipif_common_v1_00_d
Parsing package <dma_sg_pkg>.
Parsing package body <dma_sg_pkg>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.vhd" into library ipif_common_v1_00_d
Parsing package <dma_sg_cmp>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd" into library ipif_common_v1_00_d
Parsing entity <dma_sg>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd" into library ipif_common_v1_00_d
Parsing entity <ctrl_reg>.
Parsing architecture <sim> of entity <ctrl_reg>.
Parsing entity <ctrl_reg_0_to_6>.
Parsing architecture <sim> of entity <ctrl_reg_0_to_6>.
Parsing entity <ctrl_reg_0_to_0>.
Parsing architecture <sim> of entity <ctrl_reg_0_to_0>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_calc.vhd" into library ipif_common_v1_00_d
Parsing entity <burst_size_calc>.
Parsing architecture <imp> of entity <burst_size_calc>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" into library proc_common_v1_00_b
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_top.vhd" into library opb_ipif_v2_00_h
Parsing entity <wrpfifo_top>.
Parsing architecture <implementation> of entity <wrpfifo_top>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" into library opb_ipif_v2_00_h
Parsing entity <slave_attachment>.
Parsing architecture <implementation> of entity <slave_attachment>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/reset_control.vhd" into library opb_ipif_v2_00_h
Parsing entity <reset_control>.
Parsing architecture <implementation> of entity <reset_control>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_top.vhd" into library opb_ipif_v2_00_h
Parsing entity <rdpfifo_top>.
Parsing architecture <implementation> of entity <rdpfifo_top>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" into library opb_ipif_v2_00_h
Parsing entity <master_attachment>.
Parsing architecture <implementation> of entity <master_attachment>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd" into library opb_ipif_v2_00_h
Parsing entity <ip2bus_srmux_blk>.
Parsing architecture <implementation> of entity <ip2bus_srmux_blk>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd" into library opb_ipif_v2_00_h
Parsing entity <ip2bus_dmux_blk>.
Parsing architecture <implementation> of entity <ip2bus_dmux_blk>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd" into library opb_ipif_v2_00_h
Parsing entity <bus2ip_amux>.
Parsing architecture <implementation> of entity <bus2ip_amux>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd" into library opb_ipif_v2_00_h
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd" into library ipif_common_v1_00_d
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd" into library ipif_common_v1_00_d
Parsing entity <interrupt_control>.
Parsing architecture <implementation> of entity <interrupt_control>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" into library ipif_common_v1_00_d
Parsing architecture <sim> of entity <dma_sg>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/bram_imp_dual.vhd" into library work
Parsing entity <bram_imp_dual>.
Parsing architecture <beh> of entity <bram_imp_dual>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/common.vhd" into library opb_SynchManager_v1_00_c
Parsing package <common>.
Parsing package body <common>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" into library opb_ipif_v2_00_h
Parsing entity <opb_ipif>.
Parsing architecture <implementation> of entity <opb_ipif>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" into library work
Parsing entity <user_logic_hwti>.
Parsing architecture <IMP> of entity <user_logic_hwti>.
Parsing VHDL file "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/opb_hwti.vhd" into library work
Parsing entity <opb_hwti>.
Parsing architecture <IMP> of entity <opb_hwti>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <opb_hwti> (architecture <IMP>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/opb_hwti.vhd" Line 520: Using initial value "00000000000000000000000000000000" for zero_ip2rfifo_data since it is never assigned
WARNING:HDLCompiler:871 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/opb_hwti.vhd" Line 537: Using initial value "0" for zero_ip2bus_intrevent since it is never assigned

Elaborating entity <opb_ipif> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.
WARNING:HDLCompiler:871 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 921: Using initial value "1111" for const_all_ip_bytes_enabled since it is never assigned

Elaborating entity <master_attachment> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <addr_load_and_incr> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" Line 77: <lut4> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" Line 90: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" Line 105: <fdre> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" Line 97: <muxcy_l> remains a black-box since it has no binding entity.

Elaborating entity <srl_fifo_rbu> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" Line 188: <fds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" Line 149: <srl16e> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" Line 935. Case statement is complete. others clause is never selected

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" Line 114: <mult_and> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" Line 121: <muxcy> remains a black-box since it has no binding entity.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <pselect> (architecture <imp>) with generics from library <proc_common_v1_00_b>.

Elaborating entity <or_gate> (architecture <imp>) with generics from library <proc_common_v1_00_b>.

Elaborating entity <or_gate> (architecture <imp>) with generics from library <proc_common_v1_00_b>.

Elaborating entity <ip2bus_srmux_blk> (architecture <implementation>) from library <opb_ipif_v2_00_h>.

Elaborating entity <ip2bus_srmux> (architecture <implementation>) from library <opb_ipif_v2_00_h>.

Elaborating entity <bus2ip_amux> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <ip2bus_dmux_blk> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <ip2bus_dmux> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <slave_attachment> (architecture <implementation>) with generics from library <opb_ipif_v2_00_h>.

Elaborating entity <pselect> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" Line 114: <muxcy> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" Line 1291. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" Line 1355: Assignment to ma2sa_xferack_d2 ignored, since the identifier is never used

Elaborating entity <ld_arith_reg2> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" Line 122: <mult_and> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" Line 129: <muxcy> remains a black-box since it has no binding entity.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
INFO:HDLCompiler:679 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" Line 1643. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" Line 1648: Assignment to bus2ip_wrreq_mstr ignored, since the identifier is never used

Elaborating entity <srl_fifo_rbu> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" Line 1938: Assignment to rd_or_wr_req ignored, since the identifier is never used

Elaborating entity <IPIF_Steer> (architecture <IMP>) with generics from library <ipif_common_v1_00_d>.
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 1599: Assignment to rfifo2dma_almostempty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 1600: Assignment to rfifo2dma_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 1601: Assignment to rfifo2dma_occupancy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 1703: Assignment to wfifo2dma_full ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../../../../../../../../../../../../../opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" Line 955: Net <DMA2Bus_MstNum[0]> does not have a driver.

Elaborating entity <user_logic_hwti> (architecture <IMP>) with generics from library <work>.

Elaborating entity <bram_imp_dual> (architecture <beh>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 717: Assignment to local_memory_access ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 811: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 812: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 835: system_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 836: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 837: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 838: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 839: system_argument should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 840: bus_data_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 841: debug_system should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 844: system_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 856: write_ce should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 279: bus2ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 862: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 863: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 868: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 876: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 879: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 882: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 899: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 906: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 915: bus2ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 916: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 927: read_ce should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 931: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 935: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 939: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 943: system_argument should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 947: system_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 953: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 957: debug_system should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 961: debug_user should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 965: timer should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 969: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 973: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 977: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 988: bus2ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1001: system_request should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1044: read_ce should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1049: system_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1055: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1074: doa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1084: read_ce should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1088: system_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1112: user_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1113: system_request should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1114: system_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1115: user_return_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1116: data_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1117: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1118: debug_user should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1121: fromuserreg_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1122: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1123: fromuserreg_opcode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1124: fromuserreg_function should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1127: touser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1131: touser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1134: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1135: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1136: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1137: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1140: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1141: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1142: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1143: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1151: user_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1182: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1204: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1237: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1253: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1269: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1285: exist should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1299: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1300: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1301: fromuser_function should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1302: fromuser_opcode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1305: fromuser_opcode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1310: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1312: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1316: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1324: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1330: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1332: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1333: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1341: fromuser_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1342: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1350: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1357: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1364: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1365: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1376: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1380: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1391: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1392: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1395: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1396: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1403: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1409: fromuser_function should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1413: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1420: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1425: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1433: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1457: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1458: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1459: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1466: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1474: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1490: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1497: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1503: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1505: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1515: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1523: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1531: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1540: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1542: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1552: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1559: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1564: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1571: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1576: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1583: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1588: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1595: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1601: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1603: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1613: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1622: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1631: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1640: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1642: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1652: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1660: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1667: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1672: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1679: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1687: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1694: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1699: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1707: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1714: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1722: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1734: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1735: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1739: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1748: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1749: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1751: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1770: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1772: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1779: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1781: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1789: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1791: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1795: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1800: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1808: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1811: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1819: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1823: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1828: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1837: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1842: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1844: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1846: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1848: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1853: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1855: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1857: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1859: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1867: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1868: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1870: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1880: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 1886: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2025: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2033: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2034: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2038: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2048: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2050: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2057: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2060: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2065: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2066: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2071: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2072: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2077: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2087: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2092: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2108: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2116: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2122: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2124: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2125: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2128: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2132: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2138: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2140: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2148: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2162: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2170: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2176: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2178: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2179: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2182: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2186: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2192: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2194: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2202: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2216: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2224: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2230: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2232: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2233: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2236: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2240: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2246: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2248: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2256: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2267: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2274: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2276: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2282: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2293: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2295: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2296: heapptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2297: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2311: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2318: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2319: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2320: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2321: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2327: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2329: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2338: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2340: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2347: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2349: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2361: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2362: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2366: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2371: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2372: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2376: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2377: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2379: fromuserreg_function should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2401: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2404: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2407: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2414: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2421: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2422: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2432: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2437: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2451: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2461: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2472: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2477: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2490: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2491: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2501: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2506: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2520: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2530: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2540: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2552: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2553: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2562: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2566: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2571: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2576: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2581: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2582: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2586: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2588: paramcount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2597: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2604: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2610: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2621: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2622: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2629: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2640: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2645: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2658: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2659: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2665: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2675: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2680: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2693: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2694: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2704: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2709: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2723: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2733: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2743: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2753: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2757: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2763: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2771: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2772: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2776: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2786: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2787: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2794: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2795: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2796: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2812: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2814: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2821: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2828: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2835: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2842: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2849: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2858: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2871: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2873: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2878: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2884: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2892: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2903: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2905: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2914: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2927: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2929: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2934: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2940: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2942: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2953: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2959: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2964: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2965: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2973: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2985: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2986: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2993: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2997: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 2999: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3005: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3007: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3013: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3018: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3019: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3026: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3037: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3052: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3053: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3059: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3069: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3078: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3079: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3093: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3100: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3106: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3113: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3115: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3122: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3135: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3142: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3148: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3155: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3157: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3164: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3182: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3184: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3189: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3195: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3196: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3204: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3221: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3223: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3228: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3234: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3236: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3242: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3243: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3251: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3262: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3264: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3271: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3280: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3293: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3295: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3300: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3306: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3308: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3322: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3328: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3330: reg2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3336: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3338: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3339: reg3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3345: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3346: reg4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3354: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3365: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3377: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3378: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3386: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3397: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3409: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3410: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3420: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3425: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3433: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3441: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3453: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3465: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3466: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3476: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3481: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3493: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3501: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3511: system_command should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3521: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3527: fromuserreg_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3542: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3546: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3551: system_thread_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3558: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3561: stackptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3565: system_status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3585: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3587: frameptr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3588: fromuser_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3603: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3604: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3615: user_return_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3622: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3623: fromuserreg_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3629: fromuserreg_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3631: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3632: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3634: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3635: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3637: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3638: reg1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3655: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3656: dob should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3667: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3668: data_value should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3679: data_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3686: bus2ip_mstlastack should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3687: bus2ip_msterror should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3688: bus2ip_msttimeout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3692: bus2ip_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3694: user_return_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3696: data_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3709: data_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3716: bus2ip_mstlastack should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3717: bus2ip_msterror should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3718: bus2ip_msttimeout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3722: user_return_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/user_logic_hwti.vhd" Line 3724: data_address should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /ise/../hdl/vhdl/opb_hwti.vhd" Line 781: Assignment to ubus2ip_be ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <opb_hwti>.
    Related source file is "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_THREADS = 256
        C_NUM_MUTEXES = 64
        C_THREAD_MANAGER_BADDR = "01100000000000000000000000000000"
        C_MUTEX_MANAGER_BADDR = "01110101000000000000000000000000"
        C_CONVAR_MANAGER_BADDR = "01110110000000000000000000000000"
        C_BASEADDR = "01100011000000000000000000000000"
        C_HIGHADDR = "01100011000000001111111111111111"
        C_OPB_AWIDTH = 32
        C_OPB_DWIDTH = 32
        C_FAMILY = "virtex2p"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_CE> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_BE> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <RFIFO2IP_Vacancy> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <WFIFO2IP_Data> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <WFIFO2IP_Occupancy> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_IPMstTrans> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_Burst> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <RFIFO2IP_AlmostFull> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <RFIFO2IP_Full> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <RFIFO2IP_WrAck> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <WFIFO2IP_AlmostEmpty> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <WFIFO2IP_Empty> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <WFIFO2IP_RdAck> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_DMA_Ack> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <Bus2IP_Freeze> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/opb_hwti.vhd" line 589: Output port <IP2INTC_Irpt> of the instance <OPB_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <opb_hwti> synthesized.

Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd".
        C_ARD_ID_ARRAY = (110)
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100011000000000000000000000000","0000000000000000000000000000000001100011000000001111111111111111")
        C_ARD_DWIDTH_ARRAY = (32)
        C_ARD_NUM_CE_ARRAY = (4)
        C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
        C_DEV_BLK_ID = 0
        C_DEV_MIR_ENABLE = 0
        C_DEV_BURST_ENABLE = 0
        C_DEV_MAX_BURST_SIZE = 64
        C_INCLUDE_DEV_ISC = 0
        C_INCLUDE_DEV_PENCODER = 0
        C_IP_INTR_MODE_ARRAY = (0)
        C_IP_MASTER_PRESENT = 1
        C_MASTER_ARB_MODEL = 0
        C_DMA_CHAN_TYPE_ARRAY = (0)
        C_DMA_LENGTH_WIDTH_ARRAY = (0)
        C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
        C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
        C_DMA_INTR_COALESCE_ARRAY = (0)
        C_DMA_BURST_SIZE = 16
        C_DMA_SHORT_BURST_REMAINDER = 0
        C_DMA_PACKET_WAIT_UNIT_NS = 1000000
        C_OPB_AWIDTH = 32
        C_OPB_DWIDTH = 32
        C_OPB_CLK_PERIOD_PS = 10000
        C_IPIF_DWIDTH = 32
        C_FAMILY = "virtex2p"
WARNING:Xst:647 - Input <IP2RFIFO_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" line 1188: Output port <Addr_Match> of the instance <I_ADDRESS_DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" line 1294: Output port <Bus2IP_RdReq_rfifo> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DMA2Bus_MstNum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <opb_ipif> synthesized.

Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd".
        C_OPB_ABUS_WIDTH = 32
        C_OPB_DBUS_WIDTH = 32
        C_MA2SA_NUM_WIDTH = 5
        C_DMA_ONLY = false
        C_IP_MSTR_ONLY = true
        C_MASTER_ARB_MODEL = 0
WARNING:Xst:647 - Input <DMA2Bus_Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBE<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Output port <Addr> of the instance <SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Output port <FIFO_Full> of the instance <SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Output port <FIFO_Empty> of the instance <SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Output port <Underflow> of the instance <SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Output port <Overflow> of the instance <SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ma2sa_rd_i>.
    Found 3-bit register for signal <FSM_AND_RELATED_LOGIC.Mst_SM_cs>.
    Found 1-bit register for signal <retained_state_retry_active>.
    Found 1-bit register for signal <FSM_AND_RELATED_LOGIC.Mn_Select_i>.
    Found 1-bit register for signal <FSM_AND_RELATED_LOGIC.Bus2IP_MstError_Flag>.
    Found 1-bit register for signal <ipic_rd_was_retried>.
    Found 1-bit register for signal <all_buffered_data_written>.
    Found 1-bit register for signal <FSM_AND_RELATED_LOGIC.bus2ip_mstretry_i>.
    Found 1-bit register for signal <bus2ip_msttimeout_i>.
    Found 1-bit register for signal <FSM_AND_RELATED_LOGIC.Bus2IP_MstRdAck_ma_p1_d1>.
    Found 1-bit register for signal <FSM_AND_RELATED_LOGIC.last_mstrd_burst_ack_d1>.
    Found 1-bit register for signal <Bus2IP_MstLastAck_i>.
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma>.
    Found 1-bit register for signal <Bus2IP_MstWrAck_ma>.
    Found 1-bit register for signal <multiple_beats>.
    Found finite state machine <FSM_0> for signal <FSM_AND_RELATED_LOGIC.Mst_SM_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset_withNotReqs (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_state                                     |
    | Power Up State     | wait_state                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <master_attachment> synthesized.

Synthesizing Unit <addr_load_and_incr>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd".
        C_BUS_WIDTH = 30
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Output port <LO> of the instance <Load_and_increment_vector_Generate[0].I_MUXCY_L_add_incr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr_load_and_incr> synthesized.

Synthesizing Unit <srl_fifo_rbu_1>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
        C_DWIDTH = 4
        C_DEPTH = 16
        C_XON = false
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Output port <LO> of the instance <Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0028> created at line 365
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_1> synthesized.

Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 5
        C_RESET_VALUE = "00000"
        C_LD_WIDTH = 5
        C_LD_OFFSET = 0
        C_AD_WIDTH = 1
        C_AD_OFFSET = 0
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <ld_arith_reg_1> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 16
        C_USE_REG_OUTPUTS = true
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100011000000000000000000000000","0000000000000000000000000000000001100011000000001111111111111111")
        C_ARD_DWIDTH_ARRAY = (32)
        C_ARD_NUM_CE_ARRAY = (4)
    Found 1-bit register for signal <REGISTER_OUTPUTS.decode_hit_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
        C_AB = 0
        C_AW = 16
        C_BAR = "0000000000000000"
WARNING:Xst:647 - Input <A<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_1> synthesized.

Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 3
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate_1> synthesized.

Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate_2> synthesized.

Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd".
    Summary:
	no macro.
Unit <ip2bus_srmux_blk> synthesized.

Synthesizing Unit <ip2bus_srmux>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd".
    Summary:
	no macro.
Unit <ip2bus_srmux> synthesized.

Synthesizing Unit <bus2ip_amux>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd".
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
    Set property "KEEP = TRUE" for signal <reg_addr_plus1>.
    Found 32-bit register for signal <reg_addr_plus1>.
    Found 32-bit adder for signal <addr_plus1> created at line 224.
    Found 32-bit 4-to-1 multiplexer for signal <selected_addr> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <bus2ip_amux> synthesized.

Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd".
        C_DBUS_WIDTH = 32
    Summary:
	no macro.
Unit <ip2bus_dmux_blk> synthesized.

Synthesizing Unit <ip2bus_dmux>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd".
        C_DBUS_WIDTH = 32
    Summary:
	no macro.
Unit <ip2bus_dmux> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd".
        C_OPB_ABUS_WIDTH = 32
        C_OPB_DBUS_WIDTH = 32
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DEV_ADDR_DECODE_WIDTH = 16
        C_DEV_BASEADDR = "01100011000000000000000000000000"
        C_DEV_BURST_ENABLE = false
        C_DEV_IS_SLAVE_ONLY = false
        C_MA2SA_NUM_WIDTH = 5
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001100011000000000000000000000000","0000000000000000000000000000000001100011000000001111111111111111")
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Output port <FIFO_Full> of the instance <GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Output port <Underflow> of the instance <GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Output port <Overflow> of the instance <GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 1-bit register for signal <opb_seqaddr_d1>.
    Found 4-bit register for signal <Bus2IP_BE_sa>.
    Found 32-bit register for signal <Bus2IP_Addr_sa>.
    Found 1-bit register for signal <opb_rnw_d2>.
    Found 1-bit register for signal <eff_seqaddr_d1>.
    Found 1-bit register for signal <valid_decode_d1>.
    Found 1-bit register for signal <opb_burst>.
    Found 3-bit register for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <bus2ip_wrreq_opb>.
    Found 1-bit register for signal <bus2ip_devicesel_opb>.
    Found 1-bit register for signal <opb_busy_reg>.
    Found 1-bit register for signal <ma2sa_xferack_d1>.
    Found 1-bit register for signal <ma2sa_select_d1>.
    Found 1-bit register for signal <ma2sa_select_d2>.
    Found 1-bit register for signal <ma2sa_rd_d1>.
    Found 1-bit register for signal <ma2sa_rd_re>.
    Found 1-bit register for signal <ma2sa_rd_flag>.
    Found 1-bit register for signal <mstr_burst>.
    Found 1-bit register for signal <bus2ip_devicesel_mstr>.
    Found 1-bit register for signal <SA2MA_Retry>.
    Found 1-bit register for signal <mstr_busy>.
    Found 1-bit register for signal <sa2ma_rdrdy_i>.
    Found 1-bit register for signal <SA2MA_WrAck>.
    Found 1-bit register for signal <SA2MA_TimeOut>.
    Found 2-bit register for signal <slv_mstrsm_cs>.
    Found 1-bit register for signal <SA2MA_Error>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_xferack_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <bus2ip_devicesel_i>.
    Found 1-bit register for signal <Bus2IP_WrReq_i>.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 2-bit register for signal <addr_sel_i>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found finite state machine <FSM_1> for signal <slv_opbsm_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 29                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | opb_idle                                       |
    | Power Up State     | opb_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <slv_mstrsm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | mstr_idle                                      |
    | Power Up State     | mstr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 7-to-1 multiplexer for signal <bus2ip_devicesel_opb_cmb> created at line 1138.
    Found 1-bit 3-to-1 multiplexer for signal <mstr_busy_cmb> created at line 1527.
    Found 1-bit 3-to-1 multiplexer for signal <bus2ip_devicesel_mstr_cmb> created at line 1527.
    Found 1-bit 3-to-1 multiplexer for signal <bus2ip_rdreq_mstr_cmb> created at line 1527.
    Found 1-bit 3-to-1 multiplexer for signal <bus2ip_wrreq_mstr_cmb> created at line 1527.
    Found 5-bit comparator greater for signal <GND_88_o_MA2SA_Num[0]_LessThan_37_o> created at line 1554
    Summary:
	inferred 200 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 119 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
        C_AB = 16
        C_AW = 32
        C_BAR = "01100011000000000000000000000000"
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <pselect_2> synthesized.

Synthesizing Unit <ld_arith_reg2>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 5
        C_RESET_VALUE = "00000"
        C_LD_WIDTH = 5
        C_LD_OFFSET = 0
        C_AD_WIDTH = 1
        C_AD_OFFSET = 0
        C_LOAD_OVERRIDES = true
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <ld_arith_reg2> synthesized.

Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = true
        C_REG_WIDTH = 5
        C_RESET_VALUE = "00000"
        C_LD_WIDTH = 1
        C_LD_OFFSET = 0
        C_AD_WIDTH = 1
        C_AD_OFFSET = 0
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
Unit <ld_arith_reg_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_2>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
        C_DWIDTH = 32
        C_DEPTH = 16
        C_XON = false
INFO:Xst:3010 - "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Output port <LO> of the instance <Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0028> created at line 365
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_2> synthesized.

Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/latest/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd".
        C_DWIDTH = 32
        C_SMALLEST = 32
        C_AWIDTH = 32
WARNING:Xst:647 - Input <Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <IPIF_Steer> synthesized.

Synthesizing Unit <user_logic_hwti>.
    Related source file is "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/user_logic_hwti.vhd".
        C_BASEADDR = "01100011000000000000000000000000"
        C_HIGHADDR = "01100011000000001111111111111111"
        C_OPB_AWIDTH = 32
        C_OPB_DWIDTH = 32
        C_FAMILY = "virtex2p"
        C_NUM_THREADS = 256
        C_NUM_MUTEXES = 64
        C_THREAD_MANAGER_BADDR = "01100000000000000000000000000000"
        C_MUTEX_MANAGER_BADDR = "01110101000000000000000000000000"
        C_CONVAR_MANAGER_BADDR = "01110110000000000000000000000000"
WARNING:Xst:647 - Input <Bus2IP_Addr<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <thrd2intrfc<86:95>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <intrfc2thrd<49:63>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <IP2Bus_Data> equivalent to <bus_data_out> has been removed
    Found 8-bit register for signal <system_thread_id>.
    Found 4-bit register for signal <system_command>.
    Found 8-bit register for signal <system_status>.
    Found 32-bit register for signal <system_argument>.
    Found 32-bit register for signal <system_result>.
    Found 32-bit register for signal <fromUser_address>.
    Found 32-bit register for signal <fromUser_value>.
    Found 16-bit register for signal <fromUser_function>.
    Found 6-bit register for signal <fromUser_opcode>.
    Found 32-bit register for signal <fromUserReg_address>.
    Found 32-bit register for signal <fromUserReg_value>.
    Found 16-bit register for signal <fromUserReg_function>.
    Found 32-bit register for signal <toUser_value>.
    Found 32-bit register for signal <bus_data_out>.
    Found 3-bit register for signal <system_request>.
    Found 8-bit register for signal <user_return_state>.
    Found 32-bit register for signal <data_address>.
    Found 32-bit register for signal <data_value>.
    Found 16-bit register for signal <framePtr>.
    Found 16-bit register for signal <stackPtr>.
    Found 16-bit register for signal <heapPtr>.
    Found 8-bit register for signal <paramCount>.
    Found 32-bit register for signal <reg1>.
    Found 32-bit register for signal <reg2>.
    Found 32-bit register for signal <reg3>.
    Found 32-bit register for signal <reg4>.
    Found 32-bit register for signal <debug_system>.
    Found 32-bit register for signal <debug_user>.
    Found 4-bit register for signal <system_state>.
    Found 8-bit register for signal <user_state>.
    Found 32-bit register for signal <timer>.
    Found 8-bit register for signal <cycle_count>.
    Found finite state machine <FSM_3> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset_system_command_next[0]_OR_326_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cycle_count[0]_GND_150_o_add_1_OUT> created at line 695.
    Found 32-bit adder for signal <timer[0]_GND_150_o_add_49_OUT> created at line 793.
    Found 13-bit adder for signal <stackPtr[1]_fromUser_value[19]_add_188_OUT> created at line 1350.
    Found 13-bit adder for signal <framePtr[1]_fromUser_address[19]_add_190_OUT> created at line 1364.
    Found 12-bit adder for signal <framePtr[2]_fromUser_address[20]_add_191_OUT> created at line 1376.
    Found 32-bit adder for signal <reg4[0]_reg1[16]_add_529_OUT> created at line 2072.
    Found 32-bit adder for signal <reg4[16]_reg1[0]_add_530_OUT> created at line 2077.
    Found 8-bit adder for signal <paramCount[0]_GND_150_o_add_595_OUT> created at line 2320.
    Found 13-bit adder for signal <stackPtr[1]_GND_150_o_add_612_OUT> created at line 2377.
    Found 8-bit adder for signal <reg3[24]_reg4[24]_add_746_OUT> created at line 2581.
    Found 32-bit adder for signal <reg4[0]_GND_150_o_add_747_OUT> created at line 2586.
    Found 32-bit adder for signal <reg3[0]_GND_150_o_add_830_OUT> created at line 2753.
    Found 32-bit adder for signal <reg1[0]_GND_150_o_add_832_OUT> created at line 2828.
    Found 32-bit adder for signal <reg1[0]_GND_150_o_add_833_OUT> created at line 2835.
    Found 32-bit adder for signal <reg1[0]_GND_150_o_add_834_OUT> created at line 2842.
    Found 32-bit adder for signal <reg1[0]_GND_150_o_add_835_OUT> created at line 2849.
    Found 32-bit adder for signal <reg1[0]_GND_150_o_add_875_OUT> created at line 3271.
    Found 32-bit adder for signal <reg2[0]_GND_150_o_add_883_OUT> created at line 3330.
    Found 13-bit adder for signal <fromUserReg_address[17]_GND_150_o_add_965_OUT> created at line 3623.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_386_OUT<12:0>> created at line 1751.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_451_OUT<12:0>> created at line 1781.
    Found 32-bit subtractor for signal <GND_150_o_GND_150_o_sub_477_OUT<31:0>> created at line 1870.
    Found 32-bit subtractor for signal <GND_150_o_GND_150_o_sub_540_OUT<31:0>> created at line 2138.
    Found 32-bit subtractor for signal <GND_150_o_GND_150_o_sub_558_OUT<31:0>> created at line 2192.
    Found 32-bit subtractor for signal <GND_150_o_GND_150_o_sub_576_OUT<31:0>> created at line 2246.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_592_OUT<12:0>> created at line 2276.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_598_OUT<12:0>> created at line 2329.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_609_OUT<12:0>> created at line 2338.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_610_OUT<12:0>> created at line 2340.
    Found 8-bit subtractor for signal <GND_150_o_GND_150_o_sub_749_OUT<7:0>> created at line 2588.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_841_OUT<12:0>> created at line 2929.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_951_OUT<12:0>> created at line 3546.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_959_OUT<12:0>> created at line 3587.
    Found 13-bit subtractor for signal <GND_150_o_GND_150_o_sub_960_OUT<12:0>> created at line 3587.
    Found 17x17-bit multiplier for signal <n1302> created at line 2065.
    Found 17x17-bit multiplier for signal <n1303> created at line 2066.
    Found 17x17-bit multiplier for signal <n1304> created at line 2071.
    Found 4x8-bit Read Only RAM for signal <fromUser_address[30]_PWR_48_o_wide_mux_176_OUT>
    Found 4x1-bit Read Only RAM for signal <data_value[0]_GND_150_o_Mux_816_o>
    Found 4x1-bit Read Only RAM for signal <data_value[0]_GND_150_o_Mux_885_o>
    Found 4x32-bit Read Only RAM for signal <data_value[0]_GND_150_o_wide_mux_886_OUT>
    Found 4x1-bit Read Only RAM for signal <data_value[0]_PWR_48_o_Mux_935_o>
    Found 4x8-bit Read Only RAM for signal <n1543>
    Found 4x8-bit Read Only RAM for signal <n1542>
    Found 4x8-bit Read Only RAM for signal <n1541>
    Found 4x8-bit Read Only RAM for signal <n1540>
    Found 4x45-bit Read Only RAM for signal <_n9184>
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[24]_Mux_966_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[25]_Mux_967_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[26]_Mux_968_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[27]_Mux_969_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[28]_Mux_970_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[29]_Mux_971_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[30]_Mux_972_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[31]_Mux_973_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[0]_Mux_974_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[1]_Mux_975_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[2]_Mux_976_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[3]_Mux_977_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[4]_Mux_978_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[5]_Mux_979_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[6]_Mux_980_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[7]_Mux_981_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[8]_Mux_982_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[9]_Mux_983_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[10]_Mux_984_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[11]_Mux_985_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[12]_Mux_986_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[13]_Mux_987_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[14]_Mux_988_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[15]_Mux_989_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[16]_Mux_990_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[17]_Mux_991_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[18]_Mux_992_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[19]_Mux_993_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[20]_Mux_994_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[21]_Mux_995_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[22]_Mux_996_o> created at line 3629.
    Found 1-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_dob[23]_Mux_997_o> created at line 3629.
    Found 32-bit 4-to-1 multiplexer for signal <fromUserReg_address[30]_reg1[24]_wide_mux_998_OUT> created at line 3629.
    Found 32-bit 14-to-1 multiplexer for signal <_n2167> created at line 929.
    Found 8-bit comparator greater for signal <IP2Bus_ToutSup> created at line 707
    Found 16-bit comparator lessequal for signal <n0061> created at line 812
    Found 14-bit comparator lessequal for signal <n0071> created at line 912
    Found 14-bit comparator greater for signal <n0090> created at line 984
    Found 14-bit comparator greater for signal <n0092> created at line 984
    Found 32-bit comparator greater for signal <n0445> created at line 2092
    Found 32-bit comparator greater for signal <n0459> created at line 2148
    Found 32-bit comparator greater for signal <n0473> created at line 2202
    Found 32-bit comparator equal for signal <n0479> created at line 2224
    Found 32-bit comparator greater for signal <reg1[0]_INV_211_o> created at line 2256
    Found 8-bit comparator equal for signal <dob[24]_reg1[24]_equal_839_o> created at line 2884
    Found 8-bit comparator greater for signal <fromUserReg_value[24]_dob[24]_LessThan_958_o> created at line 3585
    Summary:
	inferred  10 RAM(s).
	inferred   3 Multiplier(s).
	inferred  30 Adder/Subtractor(s).
	inferred 621 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 1729 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user_logic_hwti> synthesized.

Synthesizing Unit <bram_imp_dual>.
    Related source file is "/home/abazar63/Desktop/hthread/heterogeneous_hthreads_latest/src/platforms/xilinx/HWTI_Test_01/design/pcores/opb_hwti_v3_00_a /hdl/vhdl/bram_imp_dual.vhd".
    Found 8192x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dob>.
    Found 32-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <bram_imp_dual> synthesized.
RTL-Simplification CPUSTAT: 6.84 
RTL-BasicInf CPUSTAT: 3.57 
RTL-BasicOpt CPUSTAT: 0.07 
RTL-Remain-Bus CPUSTAT: 0.02 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 4x1-bit single-port Read Only RAM                     : 3
 4x32-bit single-port Read Only RAM                    : 1
 4x45-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 5
 8192x32-bit dual-port RAM                             : 1
# Multipliers                                          : 3
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 31
 12-bit adder                                          : 1
 13-bit adder                                          : 4
 13-bit subtractor                                     : 10
 32-bit adder                                          : 10
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
# Registers                                            : 91
 1-bit register                                        : 51
 16-bit register                                       : 5
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 23
 4-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 6
# Comparators                                          : 15
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1890
 1-bit 2-to-1 multiplexer                              : 1395
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 46
 16-bit 2-to-1 multiplexer                             : 15
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 24
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 211
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 143
# FSMs                                                 : 4
# Xors                                                 : 41
 1-bit xor2                                            : 41

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <I_OR_CS> is unconnected in block <I_ADDRESS_DECODER>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <SA2MA_Error> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sln_errack_i> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_AND_RELATED_LOGIC.last_mstrd_burst_ack_d1> (without init value) has a constant value of 0 in block <INCLUDE_MASTER.I_MASTER_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fromUserReg_address_16> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_15> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_14> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_13> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_12> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_11> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_10> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_9> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_8> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_7> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_6> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_5> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_4> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_3> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_2> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_1> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.
WARNING:Xst:2677 - Node <fromUserReg_address_0> of sequential type is unconnected in block <USER_LOGIC_HWTI_I>.

Synthesizing (advanced) Unit <bram_imp_dual>.
INFO:Xst:3040 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <doa> <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enb>           | high     |
    |     weB            | connected to signal <web>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <dib>           |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_imp_dual> synthesized (advanced).

Synthesizing (advanced) Unit <user_logic_hwti>.
The following registers are absorbed into counter <cycle_count>: 1 register on signal <cycle_count>.
INFO:Xst:3048 - The small RAM <Mram_data_value[0]_GND_150_o_Mux_816_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_data_value[0]_GND_150_o_Mux_885_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_data_value[0]_GND_150_o_wide_mux_886_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_data_value[0]_PWR_48_o_Mux_935_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_n1543> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_n1542> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_n1541> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_n1540> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_value<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_fromUser_address[30]_PWR_48_o_wide_mux_176_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fromUser_address<30:31>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram__n9184> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 45-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg1<30:31>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <user_logic_hwti> synthesized (advanced).
WARNING:Xst:2677 - Node <fromUserReg_address_16> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_15> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_14> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_13> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_12> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_11> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_10> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_9> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_8> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_7> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_6> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_5> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_4> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_3> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_2> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_1> of sequential type is unconnected in block <user_logic_hwti>.
WARNING:Xst:2677 - Node <fromUserReg_address_0> of sequential type is unconnected in block <user_logic_hwti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 4x1-bit single-port distributed Read Only RAM         : 3
 4x32-bit single-port distributed Read Only RAM        : 1
 4x45-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 5
 8192x32-bit dual-port block RAM                       : 1
# Multipliers                                          : 3
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 30
 12-bit adder                                          : 1
 13-bit adder                                          : 4
 13-bit subtractor                                     : 10
 32-bit adder                                          : 10
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 962
 Flip-Flops                                            : 962
# Comparators                                          : 15
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1885
 1-bit 2-to-1 multiplexer                              : 1392
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 46
 16-bit 2-to-1 multiplexer                             : 15
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 24
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 209
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 143
# FSMs                                                 : 4
# Xors                                                 : 41
 1-bit xor2                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OPB_IPIF_I/I_SLAVE_ATTACHMENT/FSM_1> on signal <slv_opbsm_cs[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 opb_idle      | 000
 ack           | 001
 retry         | 010
 set_devicesel | 011
 set_req       | 100
 wait_ack      | 101
 fin_wr_burst  | 110
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OPB_IPIF_I/I_SLAVE_ATTACHMENT/FSM_2> on signal <slv_mstrsm_cs[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 mstr_idle       | 00
 mstr_device_sel | 01
 mstr_set_req    | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FSM_0> on signal <FSM_AND_RELATED_LOGIC.Mst_SM_cs[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 wait_state       | 000
 wait_for_req     | 001
 wait_for_rdrdy   | 010
 mn_req           | 011
 burst_count_acks | 100
 check_retry_type | 101
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_HWTI_I/FSM_3> on signal <system_state[1:4]> with user encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 start                                  | 0000
 idle                                   | 0001
 command_reset_init                     | 0010
 command_reset_end_bus_transaction_wait | 0011
 command_run_init                       | 0100
 global_read_wait                       | 0101
 global_read_respond                    | 0110
 end_bus_transaction                    | 0111
 end_bus_transaction_wait               | 1000
----------------------------------------------------
WARNING:Xst:1710 - FF/Latch <heapPtr_15> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <heapPtr_14> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <heapPtr_0> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <system_status_3> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <system_status_0> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <opb_hwti> ...

Optimizing unit <opb_ipif> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <ld_arith_reg2> ...

Optimizing unit <srl_fifo_rbu_2> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <pselect_2> ...

Optimizing unit <master_attachment> ...

Optimizing unit <srl_fifo_rbu_1> ...

Optimizing unit <addr_load_and_incr> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <address_decoder> ...

Optimizing unit <user_logic_hwti> ...
WARNING:Xst:1710 - FF/Latch <system_command_1> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <system_command_0> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stackPtr_15> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stackPtr_14> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stackPtr_0> (without init value) has a constant value of 0 in block <user_logic_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_errack_i> has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPB_IPIF_I/I_SLAVE_ATTACHMENT/SA2MA_Error> (without init value) has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPB_IPIF_I/I_SLAVE_ATTACHMENT/SA2MA_Retry> (without init value) has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPB_IPIF_I/I_SLAVE_ATTACHMENT/mstr_burst> (without init value) has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FSM_AND_RELATED_LOGIC.last_mstrd_burst_ack_d1> (without init value) has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/ipic_rd_was_retried> (without init value) has a constant value of 0 in block <opb_hwti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_0> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_1> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_2> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_3> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_dec> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_0> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_1> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_2> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_3> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstRdAck_ma> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FSM_AND_RELATED_LOGIC.Bus2IP_MstRdAck_ma_p1_d1> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstWrAck_ma> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.decode_hit_reg> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <USER_LOGIC_HWTI_I/data_address_30> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <USER_LOGIC_HWTI_I/data_address_31> of sequential type is unconnected in block <opb_hwti>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/multiple_beats> is unconnected in block <opb_hwti>.
WARNING:Xst:2677 - Node <OPB_IPIF_I/I_SLAVE_ATTACHMENT/ma2sa_select_d2> of sequential type is unconnected in block <opb_hwti>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block opb_hwti, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <opb_hwti> is equivalent to the following FF/Latch : <OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 
FlipFlop USER_LOGIC_HWTI_I/reg1_18 has been replicated 1 time(s)
FlipFlop USER_LOGIC_HWTI_I/reg1_22 has been replicated 1 time(s)
FlipFlop USER_LOGIC_HWTI_I/user_state_0 has been replicated 1 time(s)
FlipFlop USER_LOGIC_HWTI_I/user_state_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 947
 Flip-Flops                                            : 947

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : opb_hwti.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5872
#      GND                         : 1
#      INV                         : 115
#      LUT1                        : 272
#      LUT2                        : 358
#      LUT3                        : 259
#      LUT4                        : 473
#      LUT5                        : 853
#      LUT6                        : 2024
#      MULT_AND                    : 15
#      MUXCY                       : 597
#      MUXCY_L                     : 40
#      MUXF7                       : 253
#      VCC                         : 1
#      XORCY                       : 611
# FlipFlops/Latches                : 947
#      FD                          : 67
#      FDCE                        : 32
#      FDE                         : 578
#      FDR                         : 138
#      FDRE                        : 121
#      FDS                         : 10
#      FDSE                        : 1
# RAMS                             : 8
#      RAMB36E1                    : 8
# Shift Registers                  : 36
#      SRL16E                      : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 475
#      IBUF                        : 162
#      OBUF                        : 313
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             947  out of  301440     0%  
 Number of Slice LUTs:                 4390  out of  150720     2%  
    Number used as Logic:              4354  out of  150720     2%  
    Number used as Memory:               36  out of  58400     0%  
       Number used as SRL:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4606
   Number with an unused Flip Flop:    3659  out of   4606    79%  
   Number with an unused LUT:           216  out of   4606     4%  
   Number of fully used LUT-FF pairs:   731  out of   4606    15%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                         492
 Number of bonded IOBs:                 476  out of    600    79%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    416     1%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OPB_Clk                            | BUFGP                  | 994   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.468ns (Maximum Frequency: 133.905MHz)
   Minimum input arrival time before clock: 4.732ns
   Maximum output required time after clock: 8.343ns
   Maximum combinational path delay: 1.219ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 7.468ns (frequency: 133.905MHz)
  Total number of paths / destination ports: 697891 / 2262
-------------------------------------------------------------------------
Delay:               7.468ns (Levels of Logic = 12)
  Source:            USER_LOGIC_HWTI_I/fromUser_function_8 (FF)
  Destination:       USER_LOGIC_HWTI_I/bram/Mram_RAM1 (RAM)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: USER_LOGIC_HWTI_I/fromUser_function_8 to USER_LOGIC_HWTI_I/bram/Mram_RAM1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.587  USER_LOGIC_HWTI_I/fromUser_function_8 (USER_LOGIC_HWTI_I/fromUser_function_8)
     LUT3:I0->O            2   0.068   0.423  USER_LOGIC_HWTI_I/PWR_48_o_fromUser_function[0]_equal_261_o<0>11_SW0 (N241)
     LUT6:I5->O            3   0.068   0.431  USER_LOGIC_HWTI_I/PWR_48_o_fromUser_function[0]_equal_261_o<0>11 (USER_LOGIC_HWTI_I/N424)
     LUT6:I5->O           12   0.068   0.489  USER_LOGIC_HWTI_I/PWR_48_o_fromUser_function[0]_equal_261_o<0>12 (USER_LOGIC_HWTI_I/N315)
     LUT4:I3->O            5   0.068   0.518  USER_LOGIC_HWTI_I/PWR_48_o_fromUser_function[0]_equal_261_o<0>3 (USER_LOGIC_HWTI_I/PWR_48_o_fromUser_function[0]_equal_261_o)
     LUT6:I4->O            1   0.068   0.000  USER_LOGIC_HWTI_I/out522_F (N1288)
     MUXF7:I0->O           1   0.245   0.417  USER_LOGIC_HWTI_I/out522 (USER_LOGIC_HWTI_I/out521)
     LUT6:I5->O            3   0.068   0.431  USER_LOGIC_HWTI_I/out524 (USER_LOGIC_HWTI_I/N2089)
     LUT6:I5->O            8   0.068   0.684  USER_LOGIC_HWTI_I/Mmux_dib5011 (USER_LOGIC_HWTI_I/N333)
     LUT4:I0->O            1   0.068   0.000  USER_LOGIC_HWTI_I/Mmux_dib8461 (USER_LOGIC_HWTI_I/Mmux_dib8461)
     MUXF7:I1->O           1   0.248   0.417  USER_LOGIC_HWTI_I/Mmux_dib846_f7 (USER_LOGIC_HWTI_I/Mmux_dib845)
     LUT6:I5->O            1   0.068   0.417  USER_LOGIC_HWTI_I/Mmux_dib847 (USER_LOGIC_HWTI_I/Mmux_dib846)
     LUT6:I5->O            1   0.068   0.399  USER_LOGIC_HWTI_I/Mmux_dib848 (USER_LOGIC_HWTI_I/dib<31>)
     RAMB36E1:DIBDI0           0.707          USER_LOGIC_HWTI_I/bram/Mram_RAM1
    ----------------------------------------
    Total                      7.468ns (2.255ns logic, 5.213ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 1885 / 699
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 9)
  Source:            FSL0_S_Exists (PAD)
  Destination:       USER_LOGIC_HWTI_I/user_state_0 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: FSL0_S_Exists to USER_LOGIC_HWTI_I/user_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.581  FSL0_S_Exists_IBUF (FSL0_S_Exists_IBUF)
     LUT3:I0->O           90   0.068   0.943  exist1 (exist)
     LUT6:I0->O            1   0.068   0.417  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1444 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1443)
     LUT6:I5->O            1   0.068   0.491  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1445 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1444)
     LUT6:I4->O            1   0.068   0.491  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1448 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1447)
     LUT6:I4->O            1   0.068   0.417  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1452 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1451)
     LUT6:I5->O            1   0.068   0.417  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1454 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1453)
     LUT6:I5->O            1   0.068   0.417  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1456 (USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1455)
     LUT6:I5->O            2   0.068   0.000  USER_LOGIC_HWTI_I/Mmux_user_state_next[7]_GND_150_o_mux_14_OUT1459 (USER_LOGIC_HWTI_I/user_state_next[7]_GND_150_o_mux_14_OUT<0>)
     FDR:D                     0.011          USER_LOGIC_HWTI_I/user_state_0
    ----------------------------------------
    Total                      4.732ns (0.558ns logic, 4.174ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 97559 / 208
-------------------------------------------------------------------------
Offset:              8.343ns (Levels of Logic = 10)
  Source:            USER_LOGIC_HWTI_I/bram/Mram_RAM3 (RAM)
  Destination:       Tintrfc2thrd_value<31> (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: USER_LOGIC_HWTI_I/bram/Mram_RAM3 to Tintrfc2thrd_value<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOBDO0   21   2.073   0.905  USER_LOGIC_HWTI_I/bram/Mram_RAM3 (USER_LOGIC_HWTI_I/dob<23>)
     LUT6:I1->O            1   0.068   0.491  USER_LOGIC_HWTI_I/dob[0]_GND_150_o_equal_591_o<0>12 (USER_LOGIC_HWTI_I/dob[0]_GND_150_o_equal_591_o<0>12)
     LUT6:I4->O           35   0.068   0.570  USER_LOGIC_HWTI_I/dob[0]_GND_150_o_equal_591_o<0>13 (USER_LOGIC_HWTI_I/N331)
     LUT2:I1->O            7   0.068   0.531  USER_LOGIC_HWTI_I/dob[0]_GND_150_o_equal_591_o<0>5 (USER_LOGIC_HWTI_I/dob[0]_GND_150_o_equal_591_o)
     LUT6:I4->O            3   0.068   0.505  USER_LOGIC_HWTI_I/Mmux__n16701111 (USER_LOGIC_HWTI_I/N30)
     LUT6:I4->O            1   0.068   0.491  USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>56 (USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>55)
     LUT6:I4->O            1   0.068   0.491  USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>57 (USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>56)
     LUT6:I4->O            1   0.068   0.491  USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>59 (USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>58)
     LUT6:I4->O            1   0.068   0.775  USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>510 (USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>59)
     LUT6:I1->O            2   0.068   0.405  USER_LOGIC_HWTI_I/Mmux_intrfc2thrd<31>511 (FSL0_M_Data_31_OBUF)
     OBUF:I->O                 0.003          Tintrfc2thrd_value_31_OBUF (Tintrfc2thrd_value<31>)
    ----------------------------------------
    Total                      8.343ns (2.688ns logic, 5.655ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 96 / 90
-------------------------------------------------------------------------
Delay:               1.219ns (Levels of Logic = 3)
  Source:            FSL0_S_Exists (PAD)
  Destination:       FSL0_S_Read (PAD)

  Data Path: FSL0_S_Exists to FSL0_S_Read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.581  FSL0_S_Exists_IBUF (FSL0_S_Exists_IBUF)
     LUT3:I0->O           90   0.068   0.564  exist1 (exist)
     OBUF:I->O                 0.003          FSL0_S_Read_OBUF (FSL0_S_Read)
    ----------------------------------------
    Total                      1.219ns (0.074ns logic, 1.145ns route)
                                       (6.1% logic, 93.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OPB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OPB_Clk        |    7.468|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 150.00 secs
Total CPU time to Xst completion: 117.51 secs
 
--> 


Total memory usage is 488348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  594 (   0 filtered)
Number of infos    :   45 (   0 filtered)

